-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:31:15 MDT 2014
-- Date        : Tue Nov  4 13:28:12 2014
-- Host        : adrian-lap running 64-bit Debian GNU/Linux testing (jessie)
-- Command     : write_vhdl -force -mode funcsim
--               /home/adrian/praca/elka/CMS/firmware/MTF7_core_vivado/MTF7_core_vivado.srcs/sources_1/ip/control_to_core_slave_axi/control_to_core_slave_axi_funcsim.vhdl
-- Design      : control_to_core_slave_axi
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_clk_gen is
  port (
    O1 : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_clk_gen : entity is "axi_chip2chip_v4_2_clk_gen";
end control_to_core_slave_axi_axi_chip2chip_v4_2_clk_gen;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_clk_gen is
  signal clk_in_ibufg : STD_LOGIC;
  signal clk_locked : STD_LOGIC;
  signal clk_out : STD_LOGIC;
  signal clkfbout : STD_LOGIC;
  signal clkfbout_bufg : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of bufg_inst : label is "PRIMITIVE";
  attribute box_type of fb_bufg_inst : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_clk_gen.ibufg_clk_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \single_end_clk_gen.ibufg_clk_inst\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \single_end_clk_gen.ibufg_clk_inst\ : label is "IBUFG";
  attribute box_type of \single_end_clk_gen.ibufg_clk_inst\ : label is "PRIMITIVE";
begin
bufg_inst: unisim.vcomponents.BUFG
    port map (
      I => clk_out,
      O => clk_ph_out
    );
fb_bufg_inst: unisim.vcomponents.BUFG
    port map (
      I => clkfbout,
      O => clkfbout_bufg
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 2.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 2.500000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 2.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 90.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => clkfbout_bufg,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in_ibufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => clk_locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
\single_end_clk_gen.ibufg_clk_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_clk_in,
      O => clk_in_ibufg
    );
\sync_reset_flop[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => m_aresetn,
      I1 => clk_locked,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_decoder is
  port (
    aw_ch_data_valid : out STD_LOGIC;
    ar_ch_data_valid : out STD_LOGIC;
    wd_ch_data_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_intr_data : out STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rx_user_data_valid_flop : in STD_LOGIC;
    rx_phy_ready : in STD_LOGIC;
    fifo_full : in STD_LOGIC;
    fifo_full_0 : in STD_LOGIC;
    fifo_full_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_decoder : entity is "axi_chip2chip_v4_2_decoder";
end control_to_core_slave_axi_axi_chip2chip_v4_2_decoder;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_decoder is
  signal \^o3\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ar_ch_data_valid\ : STD_LOGIC;
  signal \^aw_ch_data_valid\ : STD_LOGIC;
  signal ch0_valid0 : STD_LOGIC;
  signal ch1_valid0 : STD_LOGIC;
  signal ch2_valid0 : STD_LOGIC;
  signal ch3_valid0 : STD_LOGIC;
  signal \n_0_data_out_reg[12]\ : STD_LOGIC;
  signal \n_0_intr_data[3]_i_2\ : STD_LOGIC;
  signal rx_ch0_valid : STD_LOGIC;
  signal \^wd_ch_data_valid\ : STD_LOGIC;
begin
  O3(11 downto 0) <= \^o3\(11 downto 0);
  ar_ch_data_valid <= \^ar_ch_data_valid\;
  aw_ch_data_valid <= \^aw_ch_data_valid\;
  wd_ch_data_valid <= \^wd_ch_data_valid\;
ch0_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => Q(4),
      O => ch0_valid0
    );
ch0_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch0_valid0,
      Q => rx_ch0_valid,
      R => rx_user_reset
    );
ch1_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => Q(4),
      O => ch1_valid0
    );
ch1_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch1_valid0,
      Q => \^aw_ch_data_valid\,
      R => rx_user_reset
    );
ch2_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => Q(4),
      O => ch2_valid0
    );
ch2_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch2_valid0,
      Q => \^ar_ch_data_valid\,
      R => rx_user_reset
    );
ch3_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rx_user_data_valid_flop,
      I3 => rx_phy_ready,
      I4 => Q(4),
      O => ch3_valid0
    );
ch3_valid_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => ch3_valid0,
      Q => \^wd_ch_data_valid\,
      R => rx_user_reset
    );
\ctrl_info_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(2),
      Q => O4(0),
      R => rx_user_reset
    );
\ctrl_info_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(3),
      Q => O4(1),
      R => rx_user_reset
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(5),
      Q => \^o3\(0),
      R => rx_user_reset
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(15),
      Q => \^o3\(10),
      R => rx_user_reset
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(16),
      Q => \^o3\(11),
      R => rx_user_reset
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(17),
      Q => \n_0_data_out_reg[12]\,
      R => rx_user_reset
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(6),
      Q => \^o3\(1),
      R => rx_user_reset
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(7),
      Q => \^o3\(2),
      R => rx_user_reset
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(8),
      Q => \^o3\(3),
      R => rx_user_reset
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(9),
      Q => \^o3\(4),
      R => rx_user_reset
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(10),
      Q => \^o3\(5),
      R => rx_user_reset
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(11),
      Q => \^o3\(6),
      R => rx_user_reset
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(12),
      Q => \^o3\(7),
      R => rx_user_reset
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(13),
      Q => \^o3\(8),
      R => rx_user_reset
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(14),
      Q => \^o3\(9),
      R => rx_user_reset
    );
\intr_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_intr_data[3]_i_2\,
      I1 => \^o3\(10),
      O => rx_intr_data
    );
\intr_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_data_out_reg[12]\,
      I1 => \^o3\(11),
      I2 => \^o3\(8),
      I3 => \^o3\(9),
      I4 => rx_ch0_valid,
      I5 => \^o3\(7),
      O => \n_0_intr_data[3]_i_2\
    );
\mux_by_4.pack_reg0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^aw_ch_data_valid\,
      I1 => fifo_full,
      O => E(0)
    );
\mux_by_4.pack_reg0[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^ar_ch_data_valid\,
      I1 => fifo_full_0,
      O => O1(0)
    );
\mux_by_4.pack_reg0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^wd_ch_data_valid\,
      I1 => fifo_full_1,
      O => O2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_packer is
  port (
    din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_packer : entity is "axi_chip2chip_v4_2_packer";
end control_to_core_slave_axi_axi_chip2chip_v4_2_packer;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_packer is
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
begin
  O1(0) <= \^o1\(0);
  din(35 downto 0) <= \^din\(35 downto 0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^o1\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^o1\(0),
      R => rx_user_reset
    );
\mux_by_4.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(0),
      Q => \^din\(24),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(10),
      Q => \^din\(34),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(11),
      Q => \^din\(35),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(1),
      Q => \^din\(25),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(2),
      Q => \^din\(26),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(3),
      Q => \^din\(27),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(4),
      Q => \^din\(28),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(5),
      Q => \^din\(29),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(6),
      Q => \^din\(30),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(7),
      Q => \^din\(31),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(8),
      Q => \^din\(32),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(9),
      Q => \^din\(33),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(24),
      Q => \^din\(12),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(34),
      Q => \^din\(22),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(35),
      Q => \^din\(23),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(25),
      Q => \^din\(13),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(26),
      Q => \^din\(14),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(27),
      Q => \^din\(15),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(28),
      Q => \^din\(16),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(29),
      Q => \^din\(17),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(30),
      Q => \^din\(18),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(31),
      Q => \^din\(19),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(32),
      Q => \^din\(20),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(33),
      Q => \^din\(21),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(12),
      Q => \^din\(0),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(22),
      Q => \^din\(10),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(23),
      Q => \^din\(11),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(13),
      Q => \^din\(1),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(14),
      Q => \^din\(2),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(15),
      Q => \^din\(3),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(16),
      Q => \^din\(4),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(17),
      Q => \^din\(5),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(18),
      Q => \^din\(6),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(19),
      Q => \^din\(7),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(20),
      Q => \^din\(8),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(21),
      Q => \^din\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_packer_77 is
  port (
    din : out STD_LOGIC_VECTOR ( 35 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_packer_77 : entity is "axi_chip2chip_v4_2_packer";
end control_to_core_slave_axi_axi_chip2chip_v4_2_packer_77;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_packer_77 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
begin
  O1(0) <= \^o1\(0);
  din(35 downto 0) <= \^din\(35 downto 0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^o1\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^o1\(0),
      R => rx_user_reset
    );
\mux_by_4.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(0),
      Q => \^din\(24),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(10),
      Q => \^din\(34),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(11),
      Q => \^din\(35),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(1),
      Q => \^din\(25),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(2),
      Q => \^din\(26),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(3),
      Q => \^din\(27),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(4),
      Q => \^din\(28),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(5),
      Q => \^din\(29),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(6),
      Q => \^din\(30),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(7),
      Q => \^din\(31),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(8),
      Q => \^din\(32),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => Q(9),
      Q => \^din\(33),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(24),
      Q => \^din\(12),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(34),
      Q => \^din\(22),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(35),
      Q => \^din\(23),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(25),
      Q => \^din\(13),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(26),
      Q => \^din\(14),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(27),
      Q => \^din\(15),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(28),
      Q => \^din\(16),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(29),
      Q => \^din\(17),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(30),
      Q => \^din\(18),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(31),
      Q => \^din\(19),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(32),
      Q => \^din\(20),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(33),
      Q => \^din\(21),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(12),
      Q => \^din\(0),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(22),
      Q => \^din\(10),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(23),
      Q => \^din\(11),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(13),
      Q => \^din\(1),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(14),
      Q => \^din\(2),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(15),
      Q => \^din\(3),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(16),
      Q => \^din\(4),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(17),
      Q => \^din\(5),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(18),
      Q => \^din\(6),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(19),
      Q => \^din\(7),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(20),
      Q => \^din\(8),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(21),
      Q => \^din\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_packer__parameterized0\ is
  port (
    din : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_ph_out : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_packer__parameterized0\ : entity is "axi_chip2chip_v4_2_packer";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_packer__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_packer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^din\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \n_0_mux_by_4.data_count_reg[0]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[1]\ : STD_LOGIC;
  signal \n_0_mux_by_4.data_count_reg[2]\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  din(29 downto 0) <= \^din\(29 downto 0);
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(0),
      Q => \n_0_mux_by_4.data_count_reg[0]\,
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[0]\,
      Q => \n_0_mux_by_4.data_count_reg[1]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[1]\,
      Q => \n_0_mux_by_4.data_count_reg[2]\,
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \n_0_mux_by_4.data_count_reg[2]\,
      Q => \^q\(0),
      R => rx_user_reset
    );
\mux_by_4.pack_reg0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(0),
      Q => \^din\(20),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(1),
      Q => \^din\(21),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(2),
      Q => \^din\(22),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(3),
      Q => \^din\(23),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(4),
      Q => \^din\(24),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(5),
      Q => \^din\(25),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(6),
      Q => \^din\(26),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(7),
      Q => \^din\(27),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(8),
      Q => \^din\(28),
      R => '0'
    );
\mux_by_4.pack_reg0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => D(9),
      Q => \^din\(29),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(20),
      Q => \^din\(10),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(21),
      Q => \^din\(11),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(22),
      Q => \^din\(12),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(23),
      Q => \^din\(13),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(24),
      Q => \^din\(14),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(25),
      Q => \^din\(15),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(26),
      Q => \^din\(16),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(27),
      Q => \^din\(17),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(28),
      Q => \^din\(18),
      R => '0'
    );
\mux_by_4.pack_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(29),
      Q => \^din\(19),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(10),
      Q => \^din\(0),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(11),
      Q => \^din\(1),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(12),
      Q => \^din\(2),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(13),
      Q => \^din\(3),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(14),
      Q => \^din\(4),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(15),
      Q => \^din\(5),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(16),
      Q => \^din\(6),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(17),
      Q => \^din\(7),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(18),
      Q => \^din\(8),
      R => '0'
    );
\mux_by_4.pack_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^din\(19),
      Q => \^din\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_phy_calib is
  port (
    calib_error : out STD_LOGIC;
    calib_done : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_calib : entity is "axi_chip2chip_v4_2_phy_calib";
end control_to_core_slave_axi_axi_chip2chip_v4_2_phy_calib;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_calib is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^calib_done\ : STD_LOGIC;
  signal \^calib_error\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_flip_sel : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_flip_sel0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel00 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_stage_sel10 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal delay_load0 : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal \deskew_enable_gen.f3_val_reg0\ : STD_LOGIC;
  signal \deskew_enable_gen.p3_val_reg0\ : STD_LOGIC;
  signal dout_p0_val : STD_LOGIC;
  signal dout_p0_val0 : STD_LOGIC;
  signal f0_val0 : STD_LOGIC;
  signal f1_val0 : STD_LOGIC;
  signal f2_val0 : STD_LOGIC;
  signal f3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flip_type : STD_LOGIC;
  signal grp_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_flip : STD_LOGIC;
  signal grp_p0_val : STD_LOGIC;
  signal grp_p0_val0 : STD_LOGIC;
  signal grp_p1_val : STD_LOGIC;
  signal grp_p1_val0 : STD_LOGIC;
  signal grp_p3_val : STD_LOGIC;
  signal grp_p3_val0 : STD_LOGIC;
  signal masked_data : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal masked_dout : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal masked_udata : STD_LOGIC_VECTOR ( 7 to 7 );
  signal max_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal max_value_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal min_flip_0 : STD_LOGIC;
  signal min_flip_1 : STD_LOGIC;
  signal min_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal min_value_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \n_0_ddr_data_gen.data_dly_reg[0]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[10]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[12]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[14]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[16]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[2]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[4]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[6]\ : STD_LOGIC;
  signal \n_0_ddr_data_gen.data_dly_reg[8]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_done_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_error_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.calib_error_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.count[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel0[17]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[12]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_load[16]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[1]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[3]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_16\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_17\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_18\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_19\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_20\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_21\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_22\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.delay_tap[4]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f0_val_reg[2]_srl2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_16\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f1_val_reg[1]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.flip_type_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.flip_type_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_count[4]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_flip_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_15\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_17\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_18\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.max_value_0[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.max_value_1[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_0_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_0_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_flip_1_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_0[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.min_value_1[4]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p0_val_reg[2]_srl2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_14\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p1_val_reg[1]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_12\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_13\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val_reg[0]\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val[0]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.pat_count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[10]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[10]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[10]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[11]_i_9\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[1]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[3]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[4]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[5]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[5]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[6]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[7]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[8]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[8]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.state[9]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[0]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[1]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[1]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_10\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_11\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_2\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_3\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_4\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_5\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_6\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_7\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_8\ : STD_LOGIC;
  signal \n_0_deskew_enable_gen.step_count[2]_i_9\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_ack_i_2\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_ack_i_3\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_ack_i_4\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_init_i_2\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_init_i_3\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_init_i_4\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_nack_i_2\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_nack_i_3\ : STD_LOGIC;
  signal \n_0_sio_slav_calib_fsm.master_nack_i_4\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.dout_p0_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.dout_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f0_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f1_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f2_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f3_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.f3_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p0_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p0_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p1_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p1_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p3_val_reg_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.grp_p3_val_reg_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p0_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p0_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p1_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p1_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p2_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p2_val_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p3_val_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_deskew_enable_gen.p3_val_reg[0]_i_2\ : STD_LOGIC;
  signal next_calib_done : STD_LOGIC;
  signal next_grp_flip : STD_LOGIC;
  signal next_min_flip_1 : STD_LOGIC;
  signal next_min_value_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p0_val0 : STD_LOGIC;
  signal p1_val0 : STD_LOGIC;
  signal p2_val0 : STD_LOGIC;
  signal p3_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal pat_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal selected_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal step_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal unalign_data : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.dout_p0_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f0_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f0_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f0_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f1_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f1_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f1_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f2_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.f3_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p0_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p1_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.grp_p3_val_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p0_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p0_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p0_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p1_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p1_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p1_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p2_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_deskew_enable_gen.p3_val_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_error_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \deskew_enable_gen.calib_error_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \deskew_enable_gen.count[2]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[11]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[12]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[14]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[15]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[16]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[17]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_flip_sel[7]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \deskew_enable_gen.data_stage_sel0[17]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[16]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[16]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[16]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_load[16]_i_6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[0]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[1]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[1]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[2]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[2]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[3]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_10\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_12\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_14\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_15\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_18\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_19\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_5\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \deskew_enable_gen.delay_tap[4]_i_8\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_11\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \deskew_enable_gen.dout_p0_val_i_12\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f0_val[0]_i_9\ : label is "soft_lutpair80";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \deskew_enable_gen.f0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg ";
  attribute srl_name : string;
  attribute srl_name of \deskew_enable_gen.f0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_11\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_14\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_15\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f1_val[0]_i_16\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_13\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_15\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f2_val[0]_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \deskew_enable_gen.f3_val[0]_i_9\ : label is "soft_lutpair74";
  attribute KEEP : string;
  attribute KEEP of \deskew_enable_gen.f3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.f3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_7\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_count[4]_i_9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_flip_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_flip_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p0_val_i_10\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p0_val_i_9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_10\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_13\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_14\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_16\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \deskew_enable_gen.grp_p3_val_i_9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_flip_1_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \deskew_enable_gen.min_value_1[4]_i_5\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p0_val[0]_i_9\ : label is "soft_lutpair79";
  attribute srl_bus_name of \deskew_enable_gen.p0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg ";
  attribute srl_name of \deskew_enable_gen.p0_val_reg[2]_srl2\ : label is "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_10\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_12\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_13\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_14\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p1_val[0]_i_9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_13\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p2_val[0]_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \deskew_enable_gen.p3_val[0]_i_9\ : label is "soft_lutpair73";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[0]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[1]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[2]\ : label is "yes";
  attribute KEEP of \deskew_enable_gen.p3_val_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \deskew_enable_gen.pat_count[2]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[10]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[10]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_11\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[11]_i_9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[1]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[6]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \deskew_enable_gen.state[8]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[0]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[1]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[1]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_10\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \deskew_enable_gen.step_count[2]_i_9\ : label is "soft_lutpair72";
begin
  O2 <= \^o2\;
  O3(4 downto 0) <= \^o3\(4 downto 0);
  O5(17 downto 0) <= \^o5\(17 downto 0);
  O8 <= \^o8\;
  O9 <= \^o9\;
  calib_done <= \^calib_done\;
  calib_error <= \^calib_error\;
\ddr_data_gen.data_dly_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(0),
      Q => \n_0_ddr_data_gen.data_dly_reg[0]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(10),
      Q => \n_0_ddr_data_gen.data_dly_reg[10]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(11),
      Q => unalign_data(10),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(12),
      Q => \n_0_ddr_data_gen.data_dly_reg[12]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(13),
      Q => unalign_data(12),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(14),
      Q => \n_0_ddr_data_gen.data_dly_reg[14]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(15),
      Q => unalign_data(14),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(16),
      Q => \n_0_ddr_data_gen.data_dly_reg[16]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(17),
      Q => unalign_data(16),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(1),
      Q => unalign_data(0),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(2),
      Q => \n_0_ddr_data_gen.data_dly_reg[2]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(3),
      Q => unalign_data(2),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(4),
      Q => \n_0_ddr_data_gen.data_dly_reg[4]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(5),
      Q => unalign_data(4),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(6),
      Q => \n_0_ddr_data_gen.data_dly_reg[6]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(7),
      Q => unalign_data(6),
      R => '0'
    );
\ddr_data_gen.data_dly_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(8),
      Q => \n_0_ddr_data_gen.data_dly_reg[8]\,
      R => '0'
    );
\ddr_data_gen.data_dly_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(9),
      Q => unalign_data(8),
      R => '0'
    );
\deskew_enable_gen.calib_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(2),
      I2 => step_count(0),
      I3 => next_calib_done,
      I4 => \^calib_done\,
      O => \n_0_deskew_enable_gen.calib_done_i_1\
    );
\deskew_enable_gen.calib_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.calib_done_i_1\,
      Q => \^calib_done\,
      R => I1
    );
\deskew_enable_gen.calib_error_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
    port map (
      I0 => step_count(0),
      I1 => step_count(1),
      I2 => step_count(2),
      I3 => next_calib_done,
      I4 => \^calib_error\,
      O => \n_0_deskew_enable_gen.calib_error_i_1\
    );
\deskew_enable_gen.calib_error_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_3\,
      I1 => state(9),
      I2 => state(8),
      I3 => state(11),
      I4 => state(10),
      I5 => \n_0_deskew_enable_gen.calib_error_i_3\,
      O => next_calib_done
    );
\deskew_enable_gen.calib_error_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => state(4),
      I1 => state(5),
      I2 => state(6),
      I3 => state(7),
      O => \n_0_deskew_enable_gen.calib_error_i_3\
    );
\deskew_enable_gen.calib_error_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.calib_error_i_1\,
      Q => \^calib_error\,
      R => I1
    );
\deskew_enable_gen.count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I2 => count(0),
      O => \n_0_deskew_enable_gen.count[0]_i_1\
    );
\deskew_enable_gen.count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
    port map (
      I0 => count(0),
      I1 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I2 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I3 => count(1),
      O => \n_0_deskew_enable_gen.count[1]_i_1\
    );
\deskew_enable_gen.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
    port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \n_0_deskew_enable_gen.count[2]_i_2\,
      I3 => \n_0_deskew_enable_gen.count[2]_i_3\,
      I4 => count(2),
      O => \n_0_deskew_enable_gen.count[2]_i_1\
    );
\deskew_enable_gen.count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000011111111"
    )
    port map (
      I0 => state(1),
      I1 => state(3),
      I2 => count(1),
      I3 => count(0),
      I4 => count(2),
      I5 => \n_0_deskew_enable_gen.state[2]_i_2\,
      O => \n_0_deskew_enable_gen.count[2]_i_2\
    );
\deskew_enable_gen.count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.count[2]_i_4\,
      I1 => state(6),
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.count[2]_i_3\
    );
\deskew_enable_gen.count[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(9),
      I1 => state(4),
      I2 => state(0),
      I3 => state(3),
      I4 => state(2),
      I5 => state(1),
      O => \n_0_deskew_enable_gen.count[2]_i_4\
    );
\deskew_enable_gen.count[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => state(7),
      I1 => state(8),
      O => \n_0_deskew_enable_gen.count[2]_i_5\
    );
\deskew_enable_gen.count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[0]_i_1\,
      Q => count(0),
      R => I1
    );
\deskew_enable_gen.count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[1]_i_1\,
      Q => count(1),
      R => I1
    );
\deskew_enable_gen.count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.count[2]_i_1\,
      Q => count(2),
      R => I1
    );
\deskew_enable_gen.data_flip_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
    port map (
      I0 => data_flip_sel(0),
      I1 => grp_flip,
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_flip_sel0(0)
    );
\deskew_enable_gen.data_flip_sel[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
    port map (
      I0 => data_flip_sel(10),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I2 => grp_count(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => grp_flip,
      O => data_flip_sel0(10)
    );
\deskew_enable_gen.data_flip_sel[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      O => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\
    );
\deskew_enable_gen.data_flip_sel[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      O => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\
    );
\deskew_enable_gen.data_flip_sel[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => data_flip_sel(11),
      I1 => grp_flip,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      O => data_flip_sel0(11)
    );
\deskew_enable_gen.data_flip_sel[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      O => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\
    );
\deskew_enable_gen.data_flip_sel[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
    port map (
      I0 => data_flip_sel(12),
      I1 => grp_flip,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => data_flip_sel0(12)
    );
\deskew_enable_gen.data_flip_sel[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\
    );
\deskew_enable_gen.data_flip_sel[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
    port map (
      I0 => data_flip_sel(13),
      I1 => grp_flip,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => data_flip_sel0(13)
    );
\deskew_enable_gen.data_flip_sel[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\
    );
\deskew_enable_gen.data_flip_sel[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
    port map (
      I0 => data_flip_sel(14),
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(14)
    );
\deskew_enable_gen.data_flip_sel[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\
    );
\deskew_enable_gen.data_flip_sel[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(15),
      I1 => \^o2\,
      I2 => grp_flip,
      O => data_flip_sel0(15)
    );
\deskew_enable_gen.data_flip_sel[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(0),
      O => \^o2\
    );
\deskew_enable_gen.data_flip_sel[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(16),
      I1 => \^o8\,
      I2 => grp_flip,
      O => data_flip_sel0(16)
    );
\deskew_enable_gen.data_flip_sel[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF7"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      O => \^o8\
    );
\deskew_enable_gen.data_flip_sel[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(17),
      I1 => \^o9\,
      I2 => grp_flip,
      O => data_flip_sel0(17)
    );
\deskew_enable_gen.data_flip_sel[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF7"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      O => \^o9\
    );
\deskew_enable_gen.data_flip_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
    port map (
      I0 => data_flip_sel(1),
      I1 => grp_flip,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => data_flip_sel0(1)
    );
\deskew_enable_gen.data_flip_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
    port map (
      I0 => data_flip_sel(2),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => grp_flip,
      O => data_flip_sel0(2)
    );
\deskew_enable_gen.data_flip_sel[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      O => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\
    );
\deskew_enable_gen.data_flip_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
    port map (
      I0 => data_flip_sel(3),
      I1 => grp_flip,
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\,
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_flip_sel0(3)
    );
\deskew_enable_gen.data_flip_sel[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      O => \n_0_deskew_enable_gen.data_flip_sel[3]_i_2\
    );
\deskew_enable_gen.data_flip_sel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
    port map (
      I0 => data_flip_sel(4),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(4)
    );
\deskew_enable_gen.data_flip_sel[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
    port map (
      I0 => data_flip_sel(5),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(5)
    );
\deskew_enable_gen.data_flip_sel[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
    port map (
      I0 => data_flip_sel(6),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I4 => grp_flip,
      O => data_flip_sel0(6)
    );
\deskew_enable_gen.data_flip_sel[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => data_flip_sel(7),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I2 => grp_flip,
      O => data_flip_sel0(7)
    );
\deskew_enable_gen.data_flip_sel[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\
    );
\deskew_enable_gen.data_flip_sel[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      I0 => data_flip_sel(8),
      I1 => grp_count(2),
      I2 => grp_count(1),
      I3 => grp_count(0),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I5 => grp_flip,
      O => data_flip_sel0(8)
    );
\deskew_enable_gen.data_flip_sel[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
    port map (
      I0 => data_flip_sel(9),
      I1 => grp_flip,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_flip_sel0(9)
    );
\deskew_enable_gen.data_flip_sel_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(0),
      Q => data_flip_sel(0),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(10),
      Q => data_flip_sel(10),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(11),
      Q => data_flip_sel(11),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(12),
      Q => data_flip_sel(12),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(13),
      Q => data_flip_sel(13),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(14),
      Q => data_flip_sel(14),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(15),
      Q => data_flip_sel(15),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(16),
      Q => data_flip_sel(16),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(17),
      Q => data_flip_sel(17),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(1),
      Q => data_flip_sel(1),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(2),
      Q => data_flip_sel(2),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(3),
      Q => data_flip_sel(3),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(4),
      Q => data_flip_sel(4),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(5),
      Q => data_flip_sel(5),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(6),
      Q => data_flip_sel(6),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(7),
      Q => data_flip_sel(7),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(8),
      Q => data_flip_sel(8),
      R => I1
    );
\deskew_enable_gen.data_flip_sel_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_flip_sel0(9),
      Q => data_flip_sel(9),
      R => I1
    );
\deskew_enable_gen.data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(0),
      I1 => data_stage0(0),
      I2 => data_stage_sel1(0),
      I3 => data_stage1(0),
      I4 => data_stage_sel0(0),
      O => selected_data(0)
    );
\deskew_enable_gen.data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(10),
      I1 => data_stage0(10),
      I2 => data_stage_sel1(10),
      I3 => data_stage1(10),
      I4 => data_stage_sel0(10),
      O => selected_data(10)
    );
\deskew_enable_gen.data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(11),
      I1 => data_stage0(11),
      I2 => data_stage_sel1(11),
      I3 => data_stage1(11),
      I4 => data_stage_sel0(11),
      O => selected_data(11)
    );
\deskew_enable_gen.data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(12),
      I1 => data_stage0(12),
      I2 => data_stage_sel1(12),
      I3 => data_stage1(12),
      I4 => data_stage_sel0(12),
      O => selected_data(12)
    );
\deskew_enable_gen.data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(13),
      I1 => data_stage0(13),
      I2 => data_stage_sel1(13),
      I3 => data_stage1(13),
      I4 => data_stage_sel0(13),
      O => selected_data(13)
    );
\deskew_enable_gen.data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(14),
      I1 => data_stage0(14),
      I2 => data_stage_sel1(14),
      I3 => data_stage1(14),
      I4 => data_stage_sel0(14),
      O => selected_data(14)
    );
\deskew_enable_gen.data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCB800B8"
    )
    port map (
      I0 => data_stage0(15),
      I1 => data_stage_sel1(15),
      I2 => data_stage1(15),
      I3 => data_stage_sel0(15),
      I4 => data_stage2(15),
      O => selected_data(15)
    );
\deskew_enable_gen.data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(16),
      I1 => data_stage0(16),
      I2 => data_stage_sel1(16),
      I3 => data_stage1(16),
      I4 => data_stage_sel0(16),
      O => selected_data(16)
    );
\deskew_enable_gen.data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(17),
      I1 => data_stage0(17),
      I2 => data_stage_sel1(17),
      I3 => data_stage1(17),
      I4 => data_stage_sel0(17),
      O => selected_data(17)
    );
\deskew_enable_gen.data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(1),
      I1 => data_stage0(1),
      I2 => data_stage_sel1(1),
      I3 => data_stage1(1),
      I4 => data_stage_sel0(1),
      O => selected_data(1)
    );
\deskew_enable_gen.data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(2),
      I1 => data_stage0(2),
      I2 => data_stage_sel1(2),
      I3 => data_stage1(2),
      I4 => data_stage_sel0(2),
      O => selected_data(2)
    );
\deskew_enable_gen.data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(3),
      I1 => data_stage0(3),
      I2 => data_stage_sel1(3),
      I3 => data_stage1(3),
      I4 => data_stage_sel0(3),
      O => selected_data(3)
    );
\deskew_enable_gen.data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(4),
      I1 => data_stage0(4),
      I2 => data_stage_sel1(4),
      I3 => data_stage1(4),
      I4 => data_stage_sel0(4),
      O => selected_data(4)
    );
\deskew_enable_gen.data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(5),
      I1 => data_stage0(5),
      I2 => data_stage_sel1(5),
      I3 => data_stage1(5),
      I4 => data_stage_sel0(5),
      O => selected_data(5)
    );
\deskew_enable_gen.data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(6),
      I1 => data_stage0(6),
      I2 => data_stage_sel1(6),
      I3 => data_stage1(6),
      I4 => data_stage_sel0(6),
      O => selected_data(6)
    );
\deskew_enable_gen.data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44540054"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_out[7]_i_2\,
      I1 => data_stage_sel1(7),
      I2 => data_stage1(7),
      I3 => data_stage_sel0(7),
      I4 => data_stage2(7),
      O => selected_data(7)
    );
\deskew_enable_gen.data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
    port map (
      I0 => data_stage_sel0(7),
      I1 => data_stage_sel1(7),
      I2 => unalign_data(6),
      I3 => data_flip_sel(7),
      I4 => I2(6),
      O => \n_0_deskew_enable_gen.data_out[7]_i_2\
    );
\deskew_enable_gen.data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(8),
      I1 => data_stage0(8),
      I2 => data_stage_sel1(8),
      I3 => data_stage1(8),
      I4 => data_stage_sel0(8),
      O => selected_data(8)
    );
\deskew_enable_gen.data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
    port map (
      I0 => data_stage2(9),
      I1 => data_stage0(9),
      I2 => data_stage_sel1(9),
      I3 => data_stage1(9),
      I4 => data_stage_sel0(9),
      O => selected_data(9)
    );
\deskew_enable_gen.data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(0),
      Q => \^o5\(0),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(10),
      Q => \^o5\(10),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(11),
      Q => \^o5\(11),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(12),
      Q => \^o5\(12),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(13),
      Q => \^o5\(13),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(14),
      Q => \^o5\(14),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(15),
      Q => \^o5\(15),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(16),
      Q => \^o5\(16),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(17),
      Q => \^o5\(17),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(1),
      Q => \^o5\(1),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(2),
      Q => \^o5\(2),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(3),
      Q => \^o5\(3),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(4),
      Q => \^o5\(4),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(5),
      Q => \^o5\(5),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(6),
      Q => \^o5\(6),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(7),
      Q => \^o5\(7),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(8),
      Q => \^o5\(8),
      R => '0'
    );
\deskew_enable_gen.data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => selected_data(9),
      Q => \^o5\(9),
      R => '0'
    );
\deskew_enable_gen.data_stage1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(0),
      I1 => data_flip_sel(0),
      I2 => \n_0_ddr_data_gen.data_dly_reg[0]\,
      O => data_stage0(0)
    );
\deskew_enable_gen.data_stage1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(10),
      I1 => data_flip_sel(10),
      I2 => \n_0_ddr_data_gen.data_dly_reg[10]\,
      O => data_stage0(10)
    );
\deskew_enable_gen.data_stage1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(10),
      I1 => data_flip_sel(11),
      I2 => unalign_data(10),
      O => data_stage0(11)
    );
\deskew_enable_gen.data_stage1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(12),
      I1 => data_flip_sel(12),
      I2 => \n_0_ddr_data_gen.data_dly_reg[12]\,
      O => data_stage0(12)
    );
\deskew_enable_gen.data_stage1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(12),
      I1 => data_flip_sel(13),
      I2 => unalign_data(12),
      O => data_stage0(13)
    );
\deskew_enable_gen.data_stage1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(14),
      I1 => data_flip_sel(14),
      I2 => \n_0_ddr_data_gen.data_dly_reg[14]\,
      O => data_stage0(14)
    );
\deskew_enable_gen.data_stage1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(14),
      I1 => data_flip_sel(15),
      I2 => unalign_data(14),
      O => data_stage0(15)
    );
\deskew_enable_gen.data_stage1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(16),
      I1 => data_flip_sel(16),
      I2 => \n_0_ddr_data_gen.data_dly_reg[16]\,
      O => data_stage0(16)
    );
\deskew_enable_gen.data_stage1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(16),
      I1 => data_flip_sel(17),
      I2 => unalign_data(16),
      O => data_stage0(17)
    );
\deskew_enable_gen.data_stage1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(0),
      I1 => data_flip_sel(1),
      I2 => unalign_data(0),
      O => data_stage0(1)
    );
\deskew_enable_gen.data_stage1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(2),
      I1 => data_flip_sel(2),
      I2 => \n_0_ddr_data_gen.data_dly_reg[2]\,
      O => data_stage0(2)
    );
\deskew_enable_gen.data_stage1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(2),
      I1 => data_flip_sel(3),
      I2 => unalign_data(2),
      O => data_stage0(3)
    );
\deskew_enable_gen.data_stage1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(4),
      I1 => data_flip_sel(4),
      I2 => \n_0_ddr_data_gen.data_dly_reg[4]\,
      O => data_stage0(4)
    );
\deskew_enable_gen.data_stage1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(4),
      I1 => data_flip_sel(5),
      I2 => unalign_data(4),
      O => data_stage0(5)
    );
\deskew_enable_gen.data_stage1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(6),
      I1 => data_flip_sel(6),
      I2 => \n_0_ddr_data_gen.data_dly_reg[6]\,
      O => data_stage0(6)
    );
\deskew_enable_gen.data_stage1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(6),
      I1 => data_flip_sel(7),
      I2 => unalign_data(6),
      O => data_stage0(7)
    );
\deskew_enable_gen.data_stage1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => unalign_data(8),
      I1 => data_flip_sel(8),
      I2 => \n_0_ddr_data_gen.data_dly_reg[8]\,
      O => data_stage0(8)
    );
\deskew_enable_gen.data_stage1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(8),
      I1 => data_flip_sel(9),
      I2 => unalign_data(8),
      O => data_stage0(9)
    );
\deskew_enable_gen.data_stage1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(0),
      Q => data_stage1(0),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(10),
      Q => data_stage1(10),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(11),
      Q => data_stage1(11),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(12),
      Q => data_stage1(12),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(13),
      Q => data_stage1(13),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(14),
      Q => data_stage1(14),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(15),
      Q => data_stage1(15),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(16),
      Q => data_stage1(16),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(17),
      Q => data_stage1(17),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(1),
      Q => data_stage1(1),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(2),
      Q => data_stage1(2),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(3),
      Q => data_stage1(3),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(4),
      Q => data_stage1(4),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(5),
      Q => data_stage1(5),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(6),
      Q => data_stage1(6),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(7),
      Q => data_stage1(7),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(8),
      Q => data_stage1(8),
      R => '0'
    );
\deskew_enable_gen.data_stage1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage0(9),
      Q => data_stage1(9),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(0),
      Q => data_stage2(0),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(10),
      Q => data_stage2(10),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(11),
      Q => data_stage2(11),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(12),
      Q => data_stage2(12),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(13),
      Q => data_stage2(13),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(14),
      Q => data_stage2(14),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(15),
      Q => data_stage2(15),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(16),
      Q => data_stage2(16),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(17),
      Q => data_stage2(17),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(1),
      Q => data_stage2(1),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(2),
      Q => data_stage2(2),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(3),
      Q => data_stage2(3),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(4),
      Q => data_stage2(4),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(5),
      Q => data_stage2(5),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(6),
      Q => data_stage2(6),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(7),
      Q => data_stage2(7),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(8),
      Q => data_stage2(8),
      R => '0'
    );
\deskew_enable_gen.data_stage2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => data_stage1(9),
      Q => data_stage2(9),
      R => '0'
    );
\deskew_enable_gen.data_stage_sel0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel0(0),
      O => data_stage_sel00(0)
    );
\deskew_enable_gen.data_stage_sel0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8ABA8"
    )
    port map (
      I0 => data_stage_sel0(10),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel00(10)
    );
\deskew_enable_gen.data_stage_sel0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel0(11),
      O => data_stage_sel00(11)
    );
\deskew_enable_gen.data_stage_sel0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel0(12),
      O => data_stage_sel00(12)
    );
\deskew_enable_gen.data_stage_sel0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel0(13),
      O => data_stage_sel00(13)
    );
\deskew_enable_gen.data_stage_sel0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel0(14),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(14)
    );
\deskew_enable_gen.data_stage_sel0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAACA0"
    )
    port map (
      I0 => data_stage_sel0(15),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel00(15)
    );
\deskew_enable_gen.data_stage_sel0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel0(16),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_stage_sel00(16)
    );
\deskew_enable_gen.data_stage_sel0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\,
      I1 => grp_p1_val,
      I2 => grp_p3_val,
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\
    );
\deskew_enable_gen.data_stage_sel0[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel0(17),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(17)
    );
\deskew_enable_gen.data_stage_sel0[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\,
      I1 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      I2 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I3 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_5\,
      I4 => state(11),
      I5 => grp_p0_val,
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\
    );
\deskew_enable_gen.data_stage_sel0[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => state(4),
      I1 => state(5),
      I2 => state(6),
      I3 => state(2),
      I4 => state(1),
      I5 => state(3),
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_4\
    );
\deskew_enable_gen.data_stage_sel0[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(9),
      I1 => state(0),
      O => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_5\
    );
\deskew_enable_gen.data_stage_sel0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel0(1),
      O => data_stage_sel00(1)
    );
\deskew_enable_gen.data_stage_sel0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel0(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel00(2)
    );
\deskew_enable_gen.data_stage_sel0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel0(3),
      O => data_stage_sel00(3)
    );
\deskew_enable_gen.data_stage_sel0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel0(4),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(4)
    );
\deskew_enable_gen.data_stage_sel0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel0(5),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(5)
    );
\deskew_enable_gen.data_stage_sel0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel0(6),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel00(6)
    );
\deskew_enable_gen.data_stage_sel0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAC"
    )
    port map (
      I0 => data_stage_sel0(7),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel00(7)
    );
\deskew_enable_gen.data_stage_sel0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA8A8"
    )
    port map (
      I0 => data_stage_sel0(8),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => data_stage_sel00(8)
    );
\deskew_enable_gen.data_stage_sel0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel0(9),
      O => data_stage_sel00(9)
    );
\deskew_enable_gen.data_stage_sel0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(0),
      Q => data_stage_sel0(0),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(10),
      Q => data_stage_sel0(10),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(11),
      Q => data_stage_sel0(11),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(12),
      Q => data_stage_sel0(12),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(13),
      Q => data_stage_sel0(13),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(14),
      Q => data_stage_sel0(14),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(15),
      Q => data_stage_sel0(15),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(16),
      Q => data_stage_sel0(16),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(17),
      Q => data_stage_sel0(17),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(1),
      Q => data_stage_sel0(1),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(2),
      Q => data_stage_sel0(2),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(3),
      Q => data_stage_sel0(3),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(4),
      Q => data_stage_sel0(4),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(5),
      Q => data_stage_sel0(5),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(6),
      Q => data_stage_sel0(6),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(7),
      Q => data_stage_sel0(7),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(8),
      Q => data_stage_sel0(8),
      R => I1
    );
\deskew_enable_gen.data_stage_sel0_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_1\,
      D => data_stage_sel00(9),
      Q => data_stage_sel0(9),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel1(0),
      O => data_stage_sel10(0)
    );
\deskew_enable_gen.data_stage_sel1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8ABA8"
    )
    port map (
      I0 => data_stage_sel1(10),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel10(10)
    );
\deskew_enable_gen.data_stage_sel1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel1(11),
      O => data_stage_sel10(11)
    );
\deskew_enable_gen.data_stage_sel1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel1(12),
      O => data_stage_sel10(12)
    );
\deskew_enable_gen.data_stage_sel1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => grp_count(2),
      I5 => data_stage_sel1(13),
      O => data_stage_sel10(13)
    );
\deskew_enable_gen.data_stage_sel1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAA8"
    )
    port map (
      I0 => data_stage_sel1(14),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(14)
    );
\deskew_enable_gen.data_stage_sel1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAACA0"
    )
    port map (
      I0 => data_stage_sel1(15),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel10(15)
    );
\deskew_enable_gen.data_stage_sel1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel1(16),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => data_stage_sel10(16)
    );
\deskew_enable_gen.data_stage_sel1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_3\,
      I1 => grp_p1_val,
      I2 => grp_p3_val,
      O => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\
    );
\deskew_enable_gen.data_stage_sel1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAA8AAA8AAAC"
    )
    port map (
      I0 => data_stage_sel1(17),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(17)
    );
\deskew_enable_gen.data_stage_sel1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel1(1),
      O => data_stage_sel10(1)
    );
\deskew_enable_gen.data_stage_sel1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      I0 => data_stage_sel1(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => grp_count(2),
      O => data_stage_sel10(2)
    );
\deskew_enable_gen.data_stage_sel1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      I5 => data_stage_sel1(3),
      O => data_stage_sel10(3)
    );
\deskew_enable_gen.data_stage_sel1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel1(4),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(4)
    );
\deskew_enable_gen.data_stage_sel1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel1(5),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(5)
    );
\deskew_enable_gen.data_stage_sel1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
    port map (
      I0 => data_stage_sel1(6),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => data_stage_sel10(6)
    );
\deskew_enable_gen.data_stage_sel1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAC"
    )
    port map (
      I0 => data_stage_sel1(7),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => data_stage_sel10(7)
    );
\deskew_enable_gen.data_stage_sel1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABA8A8"
    )
    port map (
      I0 => data_stage_sel1(8),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => data_stage_sel10(8)
    );
\deskew_enable_gen.data_stage_sel1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00000100"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => data_stage_sel1(9),
      O => data_stage_sel10(9)
    );
\deskew_enable_gen.data_stage_sel1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(0),
      Q => data_stage_sel1(0),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(10),
      Q => data_stage_sel1(10),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(11),
      Q => data_stage_sel1(11),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(12),
      Q => data_stage_sel1(12),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(13),
      Q => data_stage_sel1(13),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(14),
      Q => data_stage_sel1(14),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(15),
      Q => data_stage_sel1(15),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(16),
      Q => data_stage_sel1(16),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(17),
      Q => data_stage_sel1(17),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(1),
      Q => data_stage_sel1(1),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(2),
      Q => data_stage_sel1(2),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(3),
      Q => data_stage_sel1(3),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(4),
      Q => data_stage_sel1(4),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(5),
      Q => data_stage_sel1(5),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(6),
      Q => data_stage_sel1(6),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(7),
      Q => data_stage_sel1(7),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(8),
      Q => data_stage_sel1(8),
      R => I1
    );
\deskew_enable_gen.data_stage_sel1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.data_stage_sel1[17]_i_1\,
      D => data_stage_sel10(9),
      Q => data_stage_sel1(9),
      R => I1
    );
\deskew_enable_gen.delay_load[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(2),
      I4 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I5 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      O => \n_0_deskew_enable_gen.delay_load[0]_i_1\
    );
\deskew_enable_gen.delay_load[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      O => delay_load0(10)
    );
\deskew_enable_gen.delay_load[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I4 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      O => \n_0_deskew_enable_gen.delay_load[12]_i_1\
    );
\deskew_enable_gen.delay_load[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => grp_count(2),
      I4 => grp_count(1),
      O => delay_load0(14)
    );
\deskew_enable_gen.delay_load[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \^o8\,
      O => delay_load0(16)
    );
\deskew_enable_gen.delay_load[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_load[16]_i_3\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_4\,
      I2 => \n_0_deskew_enable_gen.delay_load[16]_i_5\,
      I3 => \n_0_deskew_enable_gen.delay_load[16]_i_6\,
      O => \n_0_deskew_enable_gen.delay_load[16]_i_2\
    );
\deskew_enable_gen.delay_load[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_3\
    );
\deskew_enable_gen.delay_load[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_4\
    );
\deskew_enable_gen.delay_load[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_5\
    );
\deskew_enable_gen.delay_load[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.delay_load[16]_i_6\
    );
\deskew_enable_gen.delay_load[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(2),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      O => delay_load0(2)
    );
\deskew_enable_gen.delay_load[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => delay_load0(4)
    );
\deskew_enable_gen.delay_load[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => delay_load0(6)
    );
\deskew_enable_gen.delay_load[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_load[16]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => delay_load0(8)
    );
\deskew_enable_gen.delay_load_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.delay_load[0]_i_1\,
      Q => O10(0),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(10),
      Q => O10(5),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.delay_load[12]_i_1\,
      Q => O10(6),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(14),
      Q => O10(7),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(16),
      Q => O10(8),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(2),
      Q => O10(1),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(4),
      Q => O10(2),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(6),
      Q => O10(3),
      R => I1
    );
\deskew_enable_gen.delay_load_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => delay_load0(8),
      Q => O10(4),
      R => I1
    );
\deskew_enable_gen.delay_tap[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
    port map (
      I0 => \^o3\(0),
      I1 => state(7),
      I2 => \n_0_deskew_enable_gen.delay_tap[0]_i_2\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[0]_i_3\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_1\
    );
\deskew_enable_gen.delay_tap[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => max_value_1(1),
      I1 => min_value_1(1),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_2\
    );
\deskew_enable_gen.delay_tap[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => max_value_0(1),
      I1 => min_value_0(1),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      O => \n_0_deskew_enable_gen.delay_tap[0]_i_3\
    );
\deskew_enable_gen.delay_tap[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[1]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[1]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I3 => \n_0_deskew_enable_gen.delay_tap[1]_i_4\,
      I4 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_1\
    );
\deskew_enable_gen.delay_tap[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => state(7),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_2\
    );
\deskew_enable_gen.delay_tap[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
    port map (
      I0 => max_value_1(2),
      I1 => min_value_1(2),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      I4 => max_value_1(1),
      I5 => min_value_1(1),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_3\
    );
\deskew_enable_gen.delay_tap[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
    port map (
      I0 => max_value_0(2),
      I1 => min_value_0(2),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      I4 => max_value_0(1),
      I5 => min_value_0(1),
      O => \n_0_deskew_enable_gen.delay_tap[1]_i_4\
    );
\deskew_enable_gen.delay_tap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAEBFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[2]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[2]_i_5\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_1\
    );
\deskew_enable_gen.delay_tap[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => state(7),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(2),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_2\
    );
\deskew_enable_gen.delay_tap[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => min_value_1(3),
      I1 => max_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_3\
    );
\deskew_enable_gen.delay_tap[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAEAA8808080"
    )
    port map (
      I0 => min_value_1(2),
      I1 => min_value_1(1),
      I2 => max_value_1(1),
      I3 => min_value_1(0),
      I4 => max_value_1(0),
      I5 => max_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_4\
    );
\deskew_enable_gen.delay_tap[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => max_value_0(3),
      I1 => min_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_15\,
      O => \n_0_deskew_enable_gen.delay_tap[2]_i_5\
    );
\deskew_enable_gen.delay_tap[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABEFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[3]_i_2\,
      I1 => \n_0_deskew_enable_gen.delay_tap[3]_i_3\,
      I2 => \n_0_deskew_enable_gen.delay_tap[3]_i_4\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I4 => \n_0_deskew_enable_gen.delay_tap[3]_i_5\,
      I5 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_1\
    );
\deskew_enable_gen.delay_tap[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => state(7),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_2\
    );
\deskew_enable_gen.delay_tap[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => min_value_1(4),
      I1 => max_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_3\
    );
\deskew_enable_gen.delay_tap[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
    port map (
      I0 => min_value_1(3),
      I1 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I2 => max_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_4\
    );
\deskew_enable_gen.delay_tap[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
    port map (
      I0 => max_value_0(4),
      I1 => min_value_0(4),
      I2 => max_value_0(3),
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_15\,
      I4 => min_value_0(3),
      O => \n_0_deskew_enable_gen.delay_tap[3]_i_5\
    );
\deskew_enable_gen.delay_tap[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001170112"
    )
    port map (
      I0 => state(8),
      I1 => state(7),
      I2 => state(0),
      I3 => state(9),
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_3\,
      I5 => \n_0_deskew_enable_gen.delay_tap[4]_i_4\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_1\
    );
\deskew_enable_gen.delay_tap[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_17\,
      I1 => max_value_0(3),
      I2 => min_value_0(3),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_10\
    );
\deskew_enable_gen.delay_tap[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B2B2FF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_18\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_19\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_20\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_21\,
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_22\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_11\
    );
\deskew_enable_gen.delay_tap[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
    port map (
      I0 => min_value_0(3),
      I1 => max_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_17\,
      I3 => max_value_0(4),
      I4 => min_value_0(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_12\
    );
\deskew_enable_gen.delay_tap[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_16\,
      I1 => max_value_1(3),
      I2 => min_value_1(3),
      I3 => max_value_1(4),
      I4 => min_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_13\
    );
\deskew_enable_gen.delay_tap[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => step_count(2),
      I1 => step_count(0),
      I2 => step_count(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_14\
    );
\deskew_enable_gen.delay_tap[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEAEAEAA8808080"
    )
    port map (
      I0 => min_value_0(2),
      I1 => min_value_0(1),
      I2 => max_value_0(1),
      I3 => min_value_0(0),
      I4 => max_value_0(0),
      I5 => max_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_15\
    );
\deskew_enable_gen.delay_tap[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD0000FFFFD4DD"
    )
    port map (
      I0 => min_value_1(1),
      I1 => max_value_1(1),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      I4 => max_value_1(2),
      I5 => min_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_16\
    );
\deskew_enable_gen.delay_tap[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
    port map (
      I0 => min_value_0(1),
      I1 => max_value_0(1),
      I2 => max_value_0(0),
      I3 => min_value_0(0),
      I4 => max_value_0(2),
      I5 => min_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_17\
    );
\deskew_enable_gen.delay_tap[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
    port map (
      I0 => min_value_1(0),
      I1 => max_value_1(0),
      I2 => max_value_1(1),
      I3 => min_value_1(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_18\
    );
\deskew_enable_gen.delay_tap[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
    port map (
      I0 => min_value_0(0),
      I1 => max_value_0(0),
      I2 => max_value_0(1),
      I3 => min_value_0(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_19\
    );
\deskew_enable_gen.delay_tap[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_5\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_6\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_8\,
      I4 => state(8),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_2\
    );
\deskew_enable_gen.delay_tap[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
    port map (
      I0 => max_value_0(0),
      I1 => min_value_0(0),
      I2 => max_value_1(0),
      I3 => min_value_1(0),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_20\
    );
\deskew_enable_gen.delay_tap[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FD2F022F02D0FD"
    )
    port map (
      I0 => min_value_0(0),
      I1 => max_value_0(0),
      I2 => max_value_0(1),
      I3 => min_value_0(1),
      I4 => max_value_0(2),
      I5 => min_value_0(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_21\
    );
\deskew_enable_gen.delay_tap[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02D0FDD0FD2F02"
    )
    port map (
      I0 => min_value_1(0),
      I1 => max_value_1(0),
      I2 => max_value_1(1),
      I3 => min_value_1(1),
      I4 => max_value_1(2),
      I5 => min_value_1(2),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_22\
    );
\deskew_enable_gen.delay_tap[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[8]_i_2\,
      I1 => state(7),
      I2 => step_count(2),
      I3 => step_count(1),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_3\
    );
\deskew_enable_gen.delay_tap[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => state(11),
      I1 => state(10),
      I2 => state(3),
      I3 => state(1),
      I4 => state(2),
      I5 => \n_0_deskew_enable_gen.state[11]_i_6\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_4\
    );
\deskew_enable_gen.delay_tap[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => state(7),
      I1 => \^o3\(2),
      I2 => \^o3\(0),
      I3 => \^o3\(1),
      I4 => \^o3\(3),
      I5 => \^o3\(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_5\
    );
\deskew_enable_gen.delay_tap[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0115577F"
    )
    port map (
      I0 => min_value_1(4),
      I1 => min_value_1(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[2]_i_4\,
      I3 => max_value_1(3),
      I4 => max_value_1(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_6\
    );
\deskew_enable_gen.delay_tap[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008EFF008E"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_9\,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_10\,
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_11\,
      I3 => \n_0_deskew_enable_gen.delay_tap[4]_i_12\,
      I4 => \n_0_deskew_enable_gen.delay_tap[4]_i_13\,
      I5 => \n_0_deskew_enable_gen.delay_tap[4]_i_14\,
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_7\
    );
\deskew_enable_gen.delay_tap[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0115577F"
    )
    port map (
      I0 => min_value_0(4),
      I1 => min_value_0(3),
      I2 => \n_0_deskew_enable_gen.delay_tap[4]_i_15\,
      I3 => max_value_0(3),
      I4 => max_value_0(4),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_8\
    );
\deskew_enable_gen.delay_tap[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_16\,
      I1 => max_value_1(3),
      I2 => min_value_1(3),
      O => \n_0_deskew_enable_gen.delay_tap[4]_i_9\
    );
\deskew_enable_gen.delay_tap_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[0]_i_1\,
      Q => \^o3\(0),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[1]_i_1\,
      Q => \^o3\(1),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[2]_i_1\,
      Q => \^o3\(2),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[3]_i_1\,
      Q => \^o3\(3),
      R => I1
    );
\deskew_enable_gen.delay_tap_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.delay_tap[4]_i_1\,
      D => \n_0_deskew_enable_gen.delay_tap[4]_i_2\,
      Q => \^o3\(4),
      R => I1
    );
\deskew_enable_gen.dout_p0_val_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(4),
      I2 => grp_count(3),
      I3 => grp_count(1),
      I4 => grp_count(0),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_10\
    );
\deskew_enable_gen.dout_p0_val_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44CF"
    )
    port map (
      I0 => data_stage2(7),
      I1 => data_stage_sel0(7),
      I2 => data_stage1(7),
      I3 => data_stage_sel1(7),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_11\
    );
\deskew_enable_gen.dout_p0_val_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      I3 => grp_count(1),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_12\
    );
\deskew_enable_gen.dout_p0_val_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F002F223F003F22"
    )
    port map (
      I0 => selected_data(16),
      I1 => selected_data(15),
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => selected_data(17),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      O => \n_0_deskew_enable_gen.dout_p0_val_i_3\
    );
\deskew_enable_gen.dout_p0_val_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040404040FF"
    )
    port map (
      I0 => selected_data(13),
      I1 => selected_data(12),
      I2 => selected_data(14),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_4\
    );
\deskew_enable_gen.dout_p0_val_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF00002FFF2222"
    )
    port map (
      I0 => selected_data(10),
      I1 => selected_data(9),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.dout_p0_val_i_9\,
      I5 => selected_data(11),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_5\
    );
\deskew_enable_gen.dout_p0_val_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EE00EE00"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.dout_p0_val_i_10\,
      I1 => selected_data(8),
      I2 => \n_0_deskew_enable_gen.dout_p0_val_i_11\,
      I3 => \n_0_deskew_enable_gen.dout_p0_val_i_12\,
      I4 => \n_0_deskew_enable_gen.data_out[7]_i_2\,
      I5 => selected_data(6),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_6\
    );
\deskew_enable_gen.dout_p0_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2F3F300A200A2"
    )
    port map (
      I0 => selected_data(4),
      I1 => selected_data(3),
      I2 => \n_0_deskew_enable_gen.state[10]_i_2\,
      I3 => selected_data(5),
      I4 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I5 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      O => \n_0_deskew_enable_gen.dout_p0_val_i_7\
    );
\deskew_enable_gen.dout_p0_val_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => selected_data(1),
      I1 => selected_data(0),
      I2 => selected_data(2),
      I3 => \n_0_deskew_enable_gen.state[10]_i_2\,
      O => \n_0_deskew_enable_gen.dout_p0_val_i_8\
    );
\deskew_enable_gen.dout_p0_val_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      O => \n_0_deskew_enable_gen.dout_p0_val_i_9\
    );
\deskew_enable_gen.dout_p0_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => dout_p0_val0,
      Q => dout_p0_val,
      R => '0'
    );
\deskew_enable_gen.dout_p0_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => dout_p0_val0,
      CO(0) => \n_3_deskew_enable_gen.dout_p0_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.dout_p0_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.dout_p0_val_i_4\
    );
\deskew_enable_gen.dout_p0_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.dout_p0_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.dout_p0_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.dout_p0_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.dout_p0_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.dout_p0_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.dout_p0_val_i_8\
    );
\deskew_enable_gen.f0_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0DDD0D0000"
    )
    port map (
      I0 => I2(14),
      I1 => \^o2\,
      I2 => I2(16),
      I3 => \^o9\,
      I4 => \^o8\,
      I5 => unalign_data(16),
      O => \n_0_deskew_enable_gen.f0_val[0]_i_3\
    );
\deskew_enable_gen.f0_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555151555551500"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(12),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => unalign_data(14),
      O => \n_0_deskew_enable_gen.f0_val[0]_i_4\
    );
\deskew_enable_gen.f0_val[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFDF"
    )
    port map (
      I0 => I2(8),
      I1 => grp_count(0),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_10\,
      I5 => \n_0_deskew_enable_gen.f0_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.f0_val[0]_i_5\
    );
\deskew_enable_gen.f0_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I1 => unalign_data(6),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => I2(6),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f0_val[0]_i_6\
    );
\deskew_enable_gen.f0_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515550055155515"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f1_val[0]_i_15\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(4),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I4 => unalign_data(4),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.f0_val[0]_i_7\
    );
\deskew_enable_gen.f0_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDDFFFD"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I1 => grp_count(2),
      I2 => unalign_data(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I4 => I2(0),
      I5 => \n_0_deskew_enable_gen.f1_val[0]_i_16\,
      O => \n_0_deskew_enable_gen.f0_val[0]_i_8\
    );
\deskew_enable_gen.f0_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => unalign_data(10),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.f0_val[0]_i_9\
    );
\deskew_enable_gen.f0_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f0_val0,
      Q => \n_0_deskew_enable_gen.f0_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.f0_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f0_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f0_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f0_val0,
      CO(0) => \n_3_deskew_enable_gen.f0_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f0_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f0_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f0_val[0]_i_4\
    );
\deskew_enable_gen.f0_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f0_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f0_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f0_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f0_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f0_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f0_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f0_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f0_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f0_val[0]_i_8\
    );
\deskew_enable_gen.f0_val_reg[2]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => \n_0_deskew_enable_gen.f0_val_reg[0]\,
      Q => \n_0_deskew_enable_gen.f0_val_reg[2]_srl2\
    );
\deskew_enable_gen.f0_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f0_val_reg[2]_srl2\,
      Q => p_3_in,
      R => '0'
    );
\deskew_enable_gen.f1_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(10),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(4),
      I5 => grp_count(3),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_10\
    );
\deskew_enable_gen.f1_val[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(2),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_11\
    );
\deskew_enable_gen.f1_val[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => unalign_data(6),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_12\
    );
\deskew_enable_gen.f1_val[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => I2(6),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => masked_udata(7)
    );
\deskew_enable_gen.f1_val[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_14\
    );
\deskew_enable_gen.f1_val[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(2),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(4),
      I5 => grp_count(3),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_15\
    );
\deskew_enable_gen.f1_val[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => unalign_data(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.f1_val[0]_i_16\
    );
\deskew_enable_gen.f1_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
    port map (
      I0 => \^o9\,
      I1 => I2(16),
      I2 => I2(14),
      I3 => \^o2\,
      I4 => unalign_data(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_3\
    );
\deskew_enable_gen.f1_val[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(2),
      I2 => unalign_data(12),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_4\
    );
\deskew_enable_gen.f1_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33332033"
    )
    port map (
      I0 => I2(8),
      I1 => \n_0_deskew_enable_gen.f1_val[0]_i_10\,
      I2 => unalign_data(10),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_5\
    );
\deskew_enable_gen.f1_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f1_val[0]_i_12\,
      I1 => masked_udata(7),
      I2 => \n_0_deskew_enable_gen.f1_val[0]_i_14\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => unalign_data(8),
      I5 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_6\
    );
\deskew_enable_gen.f1_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F000B0B0B"
    )
    port map (
      I0 => I2(4),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => \n_0_deskew_enable_gen.f1_val[0]_i_15\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => unalign_data(4),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_7\
    );
\deskew_enable_gen.f1_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDCFF"
    )
    port map (
      I0 => unalign_data(0),
      I1 => grp_count(2),
      I2 => I2(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I5 => \n_0_deskew_enable_gen.f1_val[0]_i_16\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_8\
    );
\deskew_enable_gen.f1_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000F000100010"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I1 => unalign_data(14),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => I2(12),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.f1_val[0]_i_9\
    );
\deskew_enable_gen.f1_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f1_val0,
      Q => \n_0_deskew_enable_gen.f1_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f1_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f1_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f1_val0,
      CO(0) => \n_3_deskew_enable_gen.f1_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f1_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f1_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f1_val[0]_i_4\
    );
\deskew_enable_gen.f1_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f1_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f1_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f1_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f1_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f1_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f1_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f1_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f1_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f1_val[0]_i_8\
    );
\deskew_enable_gen.f1_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f1_val_reg[0]\,
      Q => \n_0_deskew_enable_gen.f1_val_reg[1]\,
      R => '0'
    );
\deskew_enable_gen.f1_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f1_val_reg[1]\,
      Q => p_2_in5_in,
      R => '0'
    );
\deskew_enable_gen.f2_val[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300020"
    )
    port map (
      I0 => unalign_data(10),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => I2(8),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_10\
    );
\deskew_enable_gen.f2_val[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => unalign_data(8),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_11\
    );
\deskew_enable_gen.f2_val[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(2),
      I3 => I2(2),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_12\
    );
\deskew_enable_gen.f2_val[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_13\
    );
\deskew_enable_gen.f2_val[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      I3 => unalign_data(0),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_14\
    );
\deskew_enable_gen.f2_val[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => I2(0),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_15\
    );
\deskew_enable_gen.f2_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \^o2\,
      I1 => I2(14),
      I2 => I2(16),
      I3 => \^o9\,
      I4 => unalign_data(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_3\
    );
\deskew_enable_gen.f2_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F0F7"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I1 => I2(12),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I3 => unalign_data(14),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_4\
    );
\deskew_enable_gen.f2_val[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      I1 => I2(10),
      I2 => \n_0_deskew_enable_gen.f2_val[0]_i_10\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_5\
    );
\deskew_enable_gen.f2_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE0EE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I1 => I2(6),
      I2 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I3 => unalign_data(6),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_6\
    );
\deskew_enable_gen.f2_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA00AA2AAA2A"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_12\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(4),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I4 => unalign_data(4),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_7\
    );
\deskew_enable_gen.f2_val[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => unalign_data(2),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_15\,
      O => \n_0_deskew_enable_gen.f2_val[0]_i_8\
    );
\deskew_enable_gen.f2_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => unalign_data(12),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.f2_val[0]_i_9\
    );
\deskew_enable_gen.f2_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f2_val0,
      Q => \n_0_deskew_enable_gen.f2_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.f2_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => f2_val0,
      CO(0) => \n_3_deskew_enable_gen.f2_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f2_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f2_val[0]_i_4\
    );
\deskew_enable_gen.f2_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f2_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f2_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f2_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f2_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f2_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f2_val[0]_i_8\
    );
\deskew_enable_gen.f2_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.f2_val_reg[0]\,
      Q => p_0_in4_in,
      R => '0'
    );
\deskew_enable_gen.f3_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \^o9\,
      I1 => I2(16),
      I2 => I2(14),
      I3 => \^o2\,
      I4 => unalign_data(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_3\
    );
\deskew_enable_gen.f3_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555155515500"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(12),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => unalign_data(14),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_4\
    );
\deskew_enable_gen.f3_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33332033"
    )
    port map (
      I0 => I2(8),
      I1 => \n_0_deskew_enable_gen.f1_val[0]_i_10\,
      I2 => unalign_data(10),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_5\
    );
\deskew_enable_gen.f3_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I1 => unalign_data(6),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => I2(6),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I5 => \n_0_deskew_enable_gen.f2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_6\
    );
\deskew_enable_gen.f3_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0B0B000B"
    )
    port map (
      I0 => I2(4),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => \n_0_deskew_enable_gen.f1_val[0]_i_15\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => unalign_data(4),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_7\
    );
\deskew_enable_gen.f3_val[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FB"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I2 => unalign_data(2),
      I3 => \n_0_deskew_enable_gen.f2_val[0]_i_14\,
      I4 => \n_0_deskew_enable_gen.f3_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.f3_val[0]_i_8\
    );
\deskew_enable_gen.f3_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(0),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.f3_val[0]_i_9\
    );
\deskew_enable_gen.f3_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.f3_val_reg0\,
      Q => f3_val(0),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \deskew_enable_gen.f3_val_reg0\,
      CO(0) => \n_3_deskew_enable_gen.f3_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.f3_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.f3_val[0]_i_4\
    );
\deskew_enable_gen.f3_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.f3_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.f3_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.f3_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.f3_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.f3_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.f3_val[0]_i_8\
    );
\deskew_enable_gen.f3_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(0),
      Q => f3_val(1),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(1),
      Q => f3_val(2),
      R => '0'
    );
\deskew_enable_gen.f3_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => f3_val(2),
      Q => f3_val(3),
      R => '0'
    );
\deskew_enable_gen.flip_type_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00000200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[6]_i_3\,
      I1 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I2 => state(7),
      I3 => \n_0_deskew_enable_gen.state[11]_i_6\,
      I4 => \n_0_deskew_enable_gen.flip_type_i_2\,
      I5 => flip_type,
      O => \n_0_deskew_enable_gen.flip_type_i_1\
    );
\deskew_enable_gen.flip_type_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => state(8),
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      I4 => \n_0_deskew_enable_gen.data_stage_sel0[17]_i_5\,
      I5 => \n_0_deskew_enable_gen.min_value_1[4]_i_4\,
      O => \n_0_deskew_enable_gen.flip_type_i_2\
    );
\deskew_enable_gen.flip_type_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.flip_type_i_1\,
      Q => flip_type,
      R => I1
    );
\deskew_enable_gen.grp_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => state(7),
      I1 => grp_count(0),
      O => \n_0_deskew_enable_gen.grp_count[0]_i_1\
    );
\deskew_enable_gen.grp_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => state(10),
      O => \n_0_deskew_enable_gen.grp_count[1]_i_1\
    );
\deskew_enable_gen.grp_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => state(10),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_count[2]_i_1\
    );
\deskew_enable_gen.grp_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(3),
      I4 => state(10),
      O => \n_0_deskew_enable_gen.grp_count[3]_i_1\
    );
\deskew_enable_gen.grp_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888A8A888"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_count[4]_i_3\,
      I1 => \n_0_deskew_enable_gen.grp_count[4]_i_4\,
      I2 => \n_0_deskew_enable_gen.grp_count[4]_i_5\,
      I3 => grp_p3_val,
      I4 => grp_p1_val,
      I5 => grp_p0_val,
      O => \n_0_deskew_enable_gen.grp_count[4]_i_1\
    );
\deskew_enable_gen.grp_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => state(10),
      I1 => grp_count(3),
      I2 => grp_count(2),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(4),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_2\
    );
\deskew_enable_gen.grp_count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_count[4]_i_6\,
      I1 => \n_0_deskew_enable_gen.grp_count[4]_i_7\,
      I2 => \n_0_deskew_enable_gen.grp_count[4]_i_8\,
      I3 => \n_0_deskew_enable_gen.grp_count[4]_i_9\,
      O => \n_0_deskew_enable_gen.grp_count[4]_i_3\
    );
\deskew_enable_gen.grp_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[10]_i_2\,
      I1 => step_count(1),
      I2 => step_count(2),
      I3 => step_count(0),
      I4 => state(7),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_4\
    );
\deskew_enable_gen.grp_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => state(10),
      I1 => dout_p0_val,
      O => \n_0_deskew_enable_gen.grp_count[4]_i_5\
    );
\deskew_enable_gen.grp_count[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_6\
    );
\deskew_enable_gen.grp_count[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_7\
    );
\deskew_enable_gen.grp_count[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_8\
    );
\deskew_enable_gen.grp_count[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.grp_count[4]_i_9\
    );
\deskew_enable_gen.grp_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[0]_i_1\,
      Q => grp_count(0),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[1]_i_1\,
      Q => grp_count(1),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[2]_i_1\,
      Q => grp_count(2),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[3]_i_1\,
      Q => grp_count(3),
      R => I1
    );
\deskew_enable_gen.grp_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.grp_count[4]_i_1\,
      D => \n_0_deskew_enable_gen.grp_count[4]_i_2\,
      Q => grp_count(4),
      R => I1
    );
\deskew_enable_gen.grp_flip_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
    port map (
      I0 => min_flip_0,
      I1 => \n_0_deskew_enable_gen.delay_tap[4]_i_7\,
      I2 => min_flip_1,
      I3 => \n_0_deskew_enable_gen.grp_flip_i_2\,
      O => next_grp_flip
    );
\deskew_enable_gen.grp_flip_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
    port map (
      I0 => state(7),
      I1 => \n_0_deskew_enable_gen.grp_flip_i_3\,
      I2 => \n_0_deskew_enable_gen.grp_flip_i_4\,
      I3 => state(8),
      I4 => state(0),
      I5 => \n_0_deskew_enable_gen.grp_flip_i_5\,
      O => \n_0_deskew_enable_gen.grp_flip_i_2\
    );
\deskew_enable_gen.grp_flip_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => state(5),
      I1 => state(6),
      O => \n_0_deskew_enable_gen.grp_flip_i_3\
    );
\deskew_enable_gen.grp_flip_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => state(4),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      O => \n_0_deskew_enable_gen.grp_flip_i_4\
    );
\deskew_enable_gen.grp_flip_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => state(9),
      I1 => state(11),
      I2 => state(10),
      O => \n_0_deskew_enable_gen.grp_flip_i_5\
    );
\deskew_enable_gen.grp_flip_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_grp_flip,
      Q => grp_flip,
      R => I1
    );
\deskew_enable_gen.grp_p0_val_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => selected_data(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_10\
    );
\deskew_enable_gen.grp_p0_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E000E"
    )
    port map (
      I0 => selected_data(16),
      I1 => \^o8\,
      I2 => masked_dout(15),
      I3 => selected_data(17),
      I4 => \^o9\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_3\
    );
\deskew_enable_gen.grp_p0_val_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA00AA2A"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p0_val_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => selected_data(13),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I5 => selected_data(12),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_4\
    );
\deskew_enable_gen.grp_p0_val_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FDFF"
    )
    port map (
      I0 => selected_data(9),
      I1 => grp_count(0),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => masked_dout(11),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_11\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_5\
    );
\deskew_enable_gen.grp_p0_val_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => \n_0_deskew_enable_gen.grp_p3_val_i_15\,
      I3 => selected_data(8),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_6\
    );
\deskew_enable_gen.grp_p0_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F000B0B0B"
    )
    port map (
      I0 => selected_data(4),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => masked_dout(3),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I4 => selected_data(5),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.grp_p0_val_i_7\
    );
\deskew_enable_gen.grp_p0_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAA8AAA8AA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p0_val_i_10\,
      I1 => grp_count(2),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => selected_data(1),
      I5 => selected_data(0),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_8\
    );
\deskew_enable_gen.grp_p0_val_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => selected_data(14),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.grp_p0_val_i_9\
    );
\deskew_enable_gen.grp_p0_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p0_val0,
      Q => grp_p0_val,
      R => '0'
    );
\deskew_enable_gen.grp_p0_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p0_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p0_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p0_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p0_val_i_4\
    );
\deskew_enable_gen.grp_p0_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p0_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p0_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p0_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p0_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p0_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p0_val_i_8\
    );
\deskew_enable_gen.grp_p1_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
    port map (
      I0 => masked_dout(15),
      I1 => selected_data(16),
      I2 => \^o8\,
      I3 => selected_data(17),
      I4 => \^o9\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_3\
    );
\deskew_enable_gen.grp_p1_val_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_10\,
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => selected_data(12),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_4\
    );
\deskew_enable_gen.grp_p1_val_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEF"
    )
    port map (
      I0 => grp_count(0),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => selected_data(9),
      I4 => masked_dout(11),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_11\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_5\
    );
\deskew_enable_gen.grp_p1_val_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => selected_data(8),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_15\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_6\
    );
\deskew_enable_gen.grp_p1_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515550055155515"
    )
    port map (
      I0 => masked_dout(3),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => selected_data(4),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I4 => selected_data(5),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p1_val_i_7\
    );
\deskew_enable_gen.grp_p1_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_18\,
      I1 => grp_count(2),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => selected_data(0),
      O => \n_0_deskew_enable_gen.grp_p1_val_i_8\
    );
\deskew_enable_gen.grp_p1_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p1_val0,
      Q => grp_p1_val,
      R => '0'
    );
\deskew_enable_gen.grp_p1_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p1_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p1_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p1_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p1_val_i_4\
    );
\deskew_enable_gen.grp_p1_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p1_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p1_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p1_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p1_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p1_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p1_val_i_8\
    );
\deskew_enable_gen.grp_p3_val_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0FFFEFFFEF"
    )
    port map (
      I0 => selected_data(14),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => selected_data(13),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_10\
    );
\deskew_enable_gen.grp_p3_val_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(3),
      I4 => grp_count(4),
      I5 => selected_data(10),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_11\
    );
\deskew_enable_gen.grp_p3_val_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(2),
      I5 => selected_data(11),
      O => masked_dout(11)
    );
\deskew_enable_gen.grp_p3_val_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => selected_data(6),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_13\
    );
\deskew_enable_gen.grp_p3_val_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BB30"
    )
    port map (
      I0 => data_stage2(7),
      I1 => data_stage_sel0(7),
      I2 => data_stage1(7),
      I3 => data_stage_sel1(7),
      I4 => \n_0_deskew_enable_gen.data_out[7]_i_2\,
      I5 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      O => masked_dout(7)
    );
\deskew_enable_gen.grp_p3_val_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(1),
      I2 => grp_count(0),
      I3 => grp_count(4),
      I4 => grp_count(3),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_15\
    );
\deskew_enable_gen.grp_p3_val_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(0),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(2),
      I5 => selected_data(3),
      O => masked_dout(3)
    );
\deskew_enable_gen.grp_p3_val_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(2),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_17\
    );
\deskew_enable_gen.grp_p3_val_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
    port map (
      I0 => selected_data(2),
      I1 => selected_data(1),
      I2 => grp_count(3),
      I3 => grp_count(4),
      I4 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_18\
    );
\deskew_enable_gen.grp_p3_val_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E0E00"
    )
    port map (
      I0 => selected_data(16),
      I1 => \^o8\,
      I2 => masked_dout(15),
      I3 => \^o9\,
      I4 => selected_data(17),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_3\
    );
\deskew_enable_gen.grp_p3_val_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_10\,
      I1 => grp_count(1),
      I2 => grp_count(2),
      I3 => selected_data(12),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_4\
    );
\deskew_enable_gen.grp_p3_val_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111011"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_11\,
      I1 => masked_dout(11),
      I2 => selected_data(9),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_5\
    );
\deskew_enable_gen.grp_p3_val_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_13\,
      I1 => masked_dout(7),
      I2 => \n_0_deskew_enable_gen.grp_p3_val_i_15\,
      I3 => selected_data(8),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_6\
    );
\deskew_enable_gen.grp_p3_val_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0B0B000B"
    )
    port map (
      I0 => selected_data(4),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I2 => masked_dout(3),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I4 => selected_data(5),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.grp_p3_val_i_7\
    );
\deskew_enable_gen.grp_p3_val_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_18\,
      I1 => selected_data(0),
      I2 => grp_count(2),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.grp_p3_val_i_8\
    );
\deskew_enable_gen.grp_p3_val_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => selected_data(15),
      I1 => grp_count(0),
      I2 => grp_count(2),
      I3 => grp_count(1),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => masked_dout(15)
    );
\deskew_enable_gen.grp_p3_val_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => grp_p3_val0,
      Q => grp_p3_val,
      R => '0'
    );
\deskew_enable_gen.grp_p3_val_reg_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => grp_p3_val0,
      CO(0) => \n_3_deskew_enable_gen.grp_p3_val_reg_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.grp_p3_val_i_3\,
      S(0) => \n_0_deskew_enable_gen.grp_p3_val_i_4\
    );
\deskew_enable_gen.grp_p3_val_reg_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(2) => \n_1_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(1) => \n_2_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CO(0) => \n_3_deskew_enable_gen.grp_p3_val_reg_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.grp_p3_val_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.grp_p3_val_i_5\,
      S(2) => \n_0_deskew_enable_gen.grp_p3_val_i_6\,
      S(1) => \n_0_deskew_enable_gen.grp_p3_val_i_7\,
      S(0) => \n_0_deskew_enable_gen.grp_p3_val_i_8\
    );
\deskew_enable_gen.max_value_0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33040000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[1]_i_2\,
      I1 => state(5),
      I2 => step_count(2),
      I3 => state(9),
      I4 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      O => \n_0_deskew_enable_gen.max_value_0[4]_i_1\
    );
\deskew_enable_gen.max_value_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(0),
      Q => max_value_0(0),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(1),
      Q => max_value_0(1),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(2),
      Q => max_value_0(2),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(3),
      Q => max_value_0(3),
      R => I1
    );
\deskew_enable_gen.max_value_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_0[4]_i_1\,
      D => next_min_value_0(4),
      Q => max_value_0(4),
      R => I1
    );
\deskew_enable_gen.max_value_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01CC00CC00000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I1 => state(9),
      I2 => step_count(2),
      I3 => state(5),
      I4 => \n_0_deskew_enable_gen.step_count[1]_i_2\,
      I5 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      O => \n_0_deskew_enable_gen.max_value_1[4]_i_1\
    );
\deskew_enable_gen.max_value_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(0),
      Q => max_value_1(0),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(1),
      Q => max_value_1(1),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(2),
      Q => max_value_1(2),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(3),
      Q => max_value_1(3),
      R => I1
    );
\deskew_enable_gen.max_value_1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.max_value_1[4]_i_1\,
      D => next_min_value_0(4),
      Q => max_value_1(4),
      R => I1
    );
\deskew_enable_gen.min_flip_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
    port map (
      I0 => flip_type,
      I1 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I2 => \n_0_deskew_enable_gen.min_flip_0_i_2\,
      I3 => step_count(1),
      I4 => step_count(0),
      I5 => min_flip_0,
      O => \n_0_deskew_enable_gen.min_flip_0_i_1\
    );
\deskew_enable_gen.min_flip_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => state(9),
      I1 => step_count(2),
      I2 => state(5),
      O => \n_0_deskew_enable_gen.min_flip_0_i_2\
    );
\deskew_enable_gen.min_flip_0_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.min_flip_0_i_1\,
      Q => min_flip_0,
      R => I1
    );
\deskew_enable_gen.min_flip_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => flip_type,
      I1 => next_min_flip_1,
      I2 => min_flip_1,
      O => \n_0_deskew_enable_gen.min_flip_1_i_1\
    );
\deskew_enable_gen.min_flip_1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000140055000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_flip_0_i_2\,
      I1 => flip_type,
      I2 => min_flip_0,
      I3 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      I4 => step_count(1),
      I5 => step_count(0),
      O => next_min_flip_1
    );
\deskew_enable_gen.min_flip_1_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.min_flip_1_i_1\,
      Q => min_flip_1,
      R => I1
    );
\deskew_enable_gen.min_value_0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF010000000000"
    )
    port map (
      I0 => step_count(0),
      I1 => step_count(1),
      I2 => step_count(2),
      I3 => state(5),
      I4 => state(9),
      I5 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      O => \n_0_deskew_enable_gen.min_value_0[4]_i_1\
    );
\deskew_enable_gen.min_value_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(0),
      Q => min_value_0(0),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(1),
      Q => min_value_0(1),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(2),
      Q => min_value_0(2),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(3),
      Q => min_value_0(3),
      R => I1
    );
\deskew_enable_gen.min_value_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_0[4]_i_1\,
      D => next_min_value_0(4),
      Q => min_value_0(4),
      R => I1
    );
\deskew_enable_gen.min_value_1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(0),
      I1 => state(9),
      O => next_min_value_0(0)
    );
\deskew_enable_gen.min_value_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(1),
      I1 => state(9),
      O => next_min_value_0(1)
    );
\deskew_enable_gen.min_value_1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(2),
      I1 => state(9),
      O => next_min_value_0(2)
    );
\deskew_enable_gen.min_value_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(3),
      I1 => state(9),
      O => next_min_value_0(3)
    );
\deskew_enable_gen.min_value_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF040000000000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_10\,
      I1 => \n_0_deskew_enable_gen.step_count[1]_i_2\,
      I2 => step_count(2),
      I3 => state(5),
      I4 => state(9),
      I5 => \n_0_deskew_enable_gen.min_value_1[4]_i_3\,
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_1\
    );
\deskew_enable_gen.min_value_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(4),
      I1 => state(9),
      O => next_min_value_0(4)
    );
\deskew_enable_gen.min_value_1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.min_value_1[4]_i_4\,
      I1 => \n_0_deskew_enable_gen.count[2]_i_5\,
      I2 => state(0),
      I3 => state(6),
      I4 => state(4),
      I5 => \n_0_deskew_enable_gen.min_value_1[4]_i_5\,
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_3\
    );
\deskew_enable_gen.min_value_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(10),
      I1 => state(11),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_4\
    );
\deskew_enable_gen.min_value_1[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(2),
      O => \n_0_deskew_enable_gen.min_value_1[4]_i_5\
    );
\deskew_enable_gen.min_value_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(0),
      Q => min_value_1(0),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(1),
      Q => min_value_1(1),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(2),
      Q => min_value_1(2),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(3),
      Q => min_value_1(3),
      R => I1
    );
\deskew_enable_gen.min_value_1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.min_value_1[4]_i_1\,
      D => next_min_value_0(4),
      Q => min_value_1(4),
      R => I1
    );
\deskew_enable_gen.p0_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555151555551500"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(13),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I5 => I2(14),
      O => \n_0_deskew_enable_gen.p0_val[0]_i_4\
    );
\deskew_enable_gen.p0_val[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFDF"
    )
    port map (
      I0 => I2(9),
      I1 => grp_count(0),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => masked_data(11),
      I5 => \n_0_deskew_enable_gen.p0_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.p0_val[0]_i_5\
    );
\deskew_enable_gen.p0_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I1 => I2(6),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => I2(7),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I5 => \n_0_deskew_enable_gen.p2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p0_val[0]_i_6\
    );
\deskew_enable_gen.p0_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515550055155515"
    )
    port map (
      I0 => masked_data(3),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(5),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I4 => I2(4),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.p0_val[0]_i_7\
    );
\deskew_enable_gen.p0_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDDFFFD"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I1 => grp_count(2),
      I2 => I2(0),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I4 => I2(1),
      I5 => \n_0_deskew_enable_gen.p1_val[0]_i_14\,
      O => \n_0_deskew_enable_gen.p0_val[0]_i_8\
    );
\deskew_enable_gen.p0_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => I2(10),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.p0_val[0]_i_9\
    );
\deskew_enable_gen.p0_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p0_val0,
      Q => \n_0_deskew_enable_gen.p0_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.p0_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p0_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p0_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p0_val0,
      CO(0) => \n_3_deskew_enable_gen.p0_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p0_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => S(0),
      S(0) => \n_0_deskew_enable_gen.p0_val[0]_i_4\
    );
\deskew_enable_gen.p0_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p0_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p0_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p0_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p0_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p0_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p0_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p0_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p0_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.p0_val[0]_i_8\
    );
\deskew_enable_gen.p0_val_reg[2]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk_ph_out,
      D => \n_0_deskew_enable_gen.p0_val_reg[0]\,
      Q => \n_0_deskew_enable_gen.p0_val_reg[2]_srl2\
    );
\deskew_enable_gen.p0_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p0_val_reg[2]_srl2\,
      Q => p_3_in9_in,
      R => '0'
    );
\deskew_enable_gen.p1_val[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(11),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(4),
      I5 => grp_count(3),
      O => masked_data(11)
    );
\deskew_enable_gen.p1_val[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => I2(6),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.p1_val[0]_i_11\
    );
\deskew_enable_gen.p1_val[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => I2(7),
      I1 => grp_count(0),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => grp_count(3),
      I5 => grp_count(4),
      O => masked_data(7)
    );
\deskew_enable_gen.p1_val[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(3),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(4),
      I5 => grp_count(3),
      O => masked_data(3)
    );
\deskew_enable_gen.p1_val[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => I2(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(2),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.p1_val[0]_i_14\
    );
\deskew_enable_gen.p1_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
    port map (
      I0 => \^o9\,
      I1 => I2(17),
      I2 => I2(15),
      I3 => \^o2\,
      I4 => I2(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_3\
    );
\deskew_enable_gen.p1_val[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFFF"
    )
    port map (
      I0 => grp_count(1),
      I1 => grp_count(2),
      I2 => I2(12),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => \n_0_deskew_enable_gen.p1_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_4\
    );
\deskew_enable_gen.p1_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33332033"
    )
    port map (
      I0 => I2(9),
      I1 => masked_data(11),
      I2 => I2(10),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_5\
    );
\deskew_enable_gen.p1_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p1_val[0]_i_11\,
      I1 => masked_data(7),
      I2 => \n_0_deskew_enable_gen.f1_val[0]_i_14\,
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => I2(8),
      I5 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_6\
    );
\deskew_enable_gen.p1_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F000B0B0B"
    )
    port map (
      I0 => I2(5),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => masked_data(3),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => I2(4),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_7\
    );
\deskew_enable_gen.p1_val[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDCFF"
    )
    port map (
      I0 => I2(0),
      I1 => grp_count(2),
      I2 => I2(1),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.data_flip_sel[2]_i_2\,
      I5 => \n_0_deskew_enable_gen.p1_val[0]_i_14\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_8\
    );
\deskew_enable_gen.p1_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001000F000100010"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I1 => I2(14),
      I2 => grp_count(1),
      I3 => grp_count(2),
      I4 => I2(13),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      O => \n_0_deskew_enable_gen.p1_val[0]_i_9\
    );
\deskew_enable_gen.p1_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p1_val0,
      Q => \n_0_deskew_enable_gen.p1_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p1_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p1_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p1_val0,
      CO(0) => \n_3_deskew_enable_gen.p1_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p1_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p1_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.p1_val[0]_i_4\
    );
\deskew_enable_gen.p1_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p1_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p1_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p1_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p1_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p1_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p1_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p1_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p1_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.p1_val[0]_i_8\
    );
\deskew_enable_gen.p1_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p1_val_reg[0]\,
      Q => \n_0_deskew_enable_gen.p1_val_reg[1]\,
      R => '0'
    );
\deskew_enable_gen.p1_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p1_val_reg[1]\,
      Q => p_2_in8_in,
      R => '0'
    );
\deskew_enable_gen.p2_val[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300020"
    )
    port map (
      I0 => I2(10),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => grp_count(0),
      I4 => I2(9),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_10\
    );
\deskew_enable_gen.p2_val[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => I2(8),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(0),
      I4 => grp_count(1),
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_11\
    );
\deskew_enable_gen.p2_val[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => grp_count(4),
      I1 => grp_count(3),
      I2 => grp_count(2),
      I3 => I2(3),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_12\
    );
\deskew_enable_gen.p2_val[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(2),
      I3 => I2(0),
      I4 => grp_count(0),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_13\
    );
\deskew_enable_gen.p2_val[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => I2(1),
      I1 => grp_count(2),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => masked_data(1)
    );
\deskew_enable_gen.p2_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \^o2\,
      I1 => I2(15),
      I2 => I2(17),
      I3 => \^o9\,
      I4 => I2(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_3\
    );
\deskew_enable_gen.p2_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7F0F7"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I1 => I2(13),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I3 => I2(14),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_4\
    );
\deskew_enable_gen.p2_val[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[11]_i_2\,
      I1 => I2(11),
      I2 => \n_0_deskew_enable_gen.p2_val[0]_i_10\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_5\
    );
\deskew_enable_gen.p2_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE0EE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I1 => I2(7),
      I2 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I3 => I2(6),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I5 => \n_0_deskew_enable_gen.p2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_6\
    );
\deskew_enable_gen.p2_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA00AA2AAA2A"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p2_val[0]_i_12\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(5),
      I3 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I4 => I2(4),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      O => \n_0_deskew_enable_gen.p2_val[0]_i_7\
    );
\deskew_enable_gen.p2_val[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => I2(2),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I3 => \n_0_deskew_enable_gen.p2_val[0]_i_13\,
      I4 => masked_data(1),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_8\
    );
\deskew_enable_gen.p2_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => I2(12),
      I4 => grp_count(2),
      I5 => grp_count(1),
      O => \n_0_deskew_enable_gen.p2_val[0]_i_9\
    );
\deskew_enable_gen.p2_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p2_val0,
      Q => \n_0_deskew_enable_gen.p2_val_reg[0]\,
      R => '0'
    );
\deskew_enable_gen.p2_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p2_val0,
      CO(0) => \n_3_deskew_enable_gen.p2_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p2_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.p2_val[0]_i_4\
    );
\deskew_enable_gen.p2_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p2_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p2_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p2_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p2_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p2_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.p2_val[0]_i_8\
    );
\deskew_enable_gen.p2_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.p2_val_reg[0]\,
      Q => p_0_in7_in,
      R => '0'
    );
\deskew_enable_gen.p3_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0EEE0E0000"
    )
    port map (
      I0 => \^o9\,
      I1 => I2(17),
      I2 => I2(15),
      I3 => \^o2\,
      I4 => I2(16),
      I5 => \^o8\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_3\
    );
\deskew_enable_gen.p3_val[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555155515500"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.p2_val[0]_i_9\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => I2(13),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_2\,
      I4 => I2(14),
      I5 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_4\
    );
\deskew_enable_gen.p3_val[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33332033"
    )
    port map (
      I0 => I2(9),
      I1 => masked_data(11),
      I2 => I2(10),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I4 => \n_0_deskew_enable_gen.f1_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_5\
    );
\deskew_enable_gen.p3_val[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      I1 => I2(6),
      I2 => \n_0_deskew_enable_gen.data_flip_sel[14]_i_2\,
      I3 => I2(7),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[7]_i_2\,
      I5 => \n_0_deskew_enable_gen.p2_val[0]_i_11\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_6\
    );
\deskew_enable_gen.p3_val[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0B0B000B"
    )
    port map (
      I0 => I2(5),
      I1 => \n_0_deskew_enable_gen.data_flip_sel[13]_i_2\,
      I2 => masked_data(3),
      I3 => \n_0_deskew_enable_gen.data_flip_sel[12]_i_2\,
      I4 => I2(4),
      I5 => \n_0_deskew_enable_gen.grp_p3_val_i_17\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_7\
    );
\deskew_enable_gen.p3_val[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FB"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.f2_val[0]_i_13\,
      I1 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I2 => I2(2),
      I3 => \n_0_deskew_enable_gen.p2_val[0]_i_13\,
      I4 => \n_0_deskew_enable_gen.p3_val[0]_i_9\,
      O => \n_0_deskew_enable_gen.p3_val[0]_i_8\
    );
\deskew_enable_gen.p3_val[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => grp_count(2),
      I1 => I2(1),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(1),
      I5 => grp_count(0),
      O => \n_0_deskew_enable_gen.p3_val[0]_i_9\
    );
\deskew_enable_gen.p3_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \deskew_enable_gen.p3_val_reg0\,
      Q => p3_val(0),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(3 downto 2) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \deskew_enable_gen.p3_val_reg0\,
      CO(0) => \n_3_deskew_enable_gen.p3_val_reg[0]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_deskew_enable_gen.p3_val[0]_i_3\,
      S(0) => \n_0_deskew_enable_gen.p3_val[0]_i_4\
    );
\deskew_enable_gen.p3_val_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(2) => \n_1_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(1) => \n_2_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CO(0) => \n_3_deskew_enable_gen.p3_val_reg[0]_i_2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_deskew_enable_gen.p3_val_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_deskew_enable_gen.p3_val[0]_i_5\,
      S(2) => \n_0_deskew_enable_gen.p3_val[0]_i_6\,
      S(1) => \n_0_deskew_enable_gen.p3_val[0]_i_7\,
      S(0) => \n_0_deskew_enable_gen.p3_val[0]_i_8\
    );
\deskew_enable_gen.p3_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(0),
      Q => p3_val(1),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(1),
      Q => p3_val(2),
      R => '0'
    );
\deskew_enable_gen.p3_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => p3_val(2),
      Q => p3_val(3),
      R => '0'
    );
\deskew_enable_gen.pat_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[5]_i_2\,
      I1 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I2 => pat_count(0),
      O => \n_0_deskew_enable_gen.pat_count[0]_i_1\
    );
\deskew_enable_gen.pat_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F80"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[5]_i_2\,
      I1 => pat_count(0),
      I2 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I3 => pat_count(1),
      O => \n_0_deskew_enable_gen.pat_count[1]_i_1\
    );
\deskew_enable_gen.pat_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[5]_i_2\,
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \n_0_deskew_enable_gen.pat_count[2]_i_2\,
      I4 => pat_count(2),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_1\
    );
\deskew_enable_gen.pat_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010112"
    )
    port map (
      I0 => state(0),
      I1 => \n_0_deskew_enable_gen.pat_count[2]_i_3\,
      I2 => state(1),
      I3 => state(2),
      I4 => state(4),
      I5 => state(9),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_2\
    );
\deskew_enable_gen.pat_count[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => state(8),
      I1 => state(3),
      I2 => \n_0_deskew_enable_gen.min_value_1[4]_i_4\,
      I3 => state(5),
      I4 => state(6),
      I5 => state(7),
      O => \n_0_deskew_enable_gen.pat_count[2]_i_3\
    );
\deskew_enable_gen.pat_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[0]_i_1\,
      Q => pat_count(0),
      R => I1
    );
\deskew_enable_gen.pat_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[1]_i_1\,
      Q => pat_count(1),
      R => I1
    );
\deskew_enable_gen.pat_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.pat_count[2]_i_1\,
      Q => pat_count(2),
      R => I1
    );
\deskew_enable_gen.state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => state(0),
      I1 => calib_start,
      O => \n_0_deskew_enable_gen.state[0]_i_1\
    );
\deskew_enable_gen.state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
    port map (
      I0 => state(7),
      I1 => step_count(0),
      I2 => step_count(2),
      I3 => step_count(1),
      I4 => \n_0_deskew_enable_gen.state[10]_i_2\,
      I5 => \n_0_deskew_enable_gen.state[10]_i_3\,
      O => \n_0_deskew_enable_gen.state[10]_i_1\
    );
\deskew_enable_gen.state[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => grp_count(3),
      I1 => grp_count(4),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.state[10]_i_2\
    );
\deskew_enable_gen.state[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880AAAA"
    )
    port map (
      I0 => state(10),
      I1 => grp_p3_val,
      I2 => grp_p1_val,
      I3 => grp_p0_val,
      I4 => dout_p0_val,
      O => \n_0_deskew_enable_gen.state[10]_i_3\
    );
\deskew_enable_gen.state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0A22002A0A2200"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_3\,
      I1 => \n_0_deskew_enable_gen.state[11]_i_4\,
      I2 => \n_0_deskew_enable_gen.state[11]_i_5\,
      I3 => \n_0_deskew_enable_gen.state[11]_i_6\,
      I4 => \n_0_deskew_enable_gen.state[11]_i_7\,
      I5 => \n_0_deskew_enable_gen.state[11]_i_8\,
      O => \n_0_deskew_enable_gen.state[11]_i_1\
    );
\deskew_enable_gen.state[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(0),
      O => \n_0_deskew_enable_gen.state[11]_i_10\
    );
\deskew_enable_gen.state[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => dout_p0_val,
      I1 => state(10),
      I2 => grp_p0_val,
      I3 => grp_p1_val,
      I4 => grp_p3_val,
      O => \n_0_deskew_enable_gen.state[11]_i_11\
    );
\deskew_enable_gen.state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_9\,
      I1 => state(11),
      I2 => state(7),
      I3 => \n_0_deskew_enable_gen.state[11]_i_10\,
      I4 => step_count(2),
      I5 => \n_0_deskew_enable_gen.state[11]_i_11\,
      O => \n_0_deskew_enable_gen.state[11]_i_2\
    );
\deskew_enable_gen.state[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      O => \n_0_deskew_enable_gen.state[11]_i_3\
    );
\deskew_enable_gen.state[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => state(7),
      I1 => state(8),
      I2 => state(9),
      I3 => state(11),
      I4 => state(10),
      O => \n_0_deskew_enable_gen.state[11]_i_4\
    );
\deskew_enable_gen.state[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E9"
    )
    port map (
      I0 => state(5),
      I1 => state(6),
      I2 => state(4),
      O => \n_0_deskew_enable_gen.state[11]_i_5\
    );
\deskew_enable_gen.state[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => state(6),
      I1 => state(5),
      I2 => state(4),
      O => \n_0_deskew_enable_gen.state[11]_i_6\
    );
\deskew_enable_gen.state[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => state(10),
      I1 => state(11),
      I2 => state(9),
      I3 => state(8),
      I4 => state(7),
      O => \n_0_deskew_enable_gen.state[11]_i_7\
    );
\deskew_enable_gen.state[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(2),
      I3 => state(1),
      O => \n_0_deskew_enable_gen.state[11]_i_8\
    );
\deskew_enable_gen.state[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => grp_count(2),
      I1 => grp_count(3),
      I2 => grp_count(4),
      I3 => grp_count(1),
      I4 => grp_count(0),
      I5 => state(9),
      O => \n_0_deskew_enable_gen.state[11]_i_9\
    );
\deskew_enable_gen.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[1]_i_2\,
      I1 => count(1),
      I2 => count(0),
      I3 => count(2),
      I4 => state(1),
      O => \n_0_deskew_enable_gen.state[1]_i_1\
    );
\deskew_enable_gen.state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFFFEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.delay_tap[4]_i_3\,
      I1 => state(8),
      I2 => state(0),
      I3 => calib_start,
      I4 => state(9),
      I5 => \n_0_deskew_enable_gen.state[1]_i_3\,
      O => \n_0_deskew_enable_gen.state[1]_i_2\
    );
\deskew_enable_gen.state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => grp_count(0),
      I1 => grp_count(1),
      I2 => grp_count(4),
      I3 => grp_count(3),
      I4 => grp_count(2),
      O => \n_0_deskew_enable_gen.state[1]_i_3\
    );
\deskew_enable_gen.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
    port map (
      I0 => state(1),
      I1 => count(1),
      I2 => count(0),
      I3 => count(2),
      I4 => \n_0_deskew_enable_gen.state[2]_i_2\,
      O => \n_0_deskew_enable_gen.state[2]_i_1\
    );
\deskew_enable_gen.state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
    port map (
      I0 => state(2),
      I1 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I2 => p_3_in,
      I3 => f3_val(0),
      I4 => p_2_in5_in,
      I5 => p_0_in4_in,
      O => \n_0_deskew_enable_gen.state[2]_i_2\
    );
\deskew_enable_gen.state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[3]_i_2\,
      I1 => state(3),
      I2 => \n_0_deskew_enable_gen.state[3]_i_3\,
      I3 => state(2),
      I4 => \n_0_deskew_enable_gen.state[3]_i_4\,
      O => \n_0_deskew_enable_gen.state[3]_i_1\
    );
\deskew_enable_gen.state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[5]_i_2\,
      I1 => pat_count(2),
      I2 => pat_count(0),
      I3 => pat_count(1),
      O => \n_0_deskew_enable_gen.state[3]_i_2\
    );
\deskew_enable_gen.state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => count(2),
      I1 => count(1),
      I2 => count(0),
      O => \n_0_deskew_enable_gen.state[3]_i_3\
    );
\deskew_enable_gen.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
    port map (
      I0 => p_0_in4_in,
      I1 => p_2_in5_in,
      I2 => f3_val(0),
      I3 => p_3_in,
      I4 => \n_0_deskew_enable_gen.state[6]_i_2\,
      O => \n_0_deskew_enable_gen.state[3]_i_4\
    );
\deskew_enable_gen.state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count(2),
      I3 => state(3),
      O => \n_0_deskew_enable_gen.state[4]_i_1\
    );
\deskew_enable_gen.state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_count(2),
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => \n_0_deskew_enable_gen.state[5]_i_2\,
      O => \n_0_deskew_enable_gen.state[5]_i_1\
    );
\deskew_enable_gen.state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
    port map (
      I0 => state(4),
      I1 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I2 => flip_type,
      I3 => \n_0_deskew_enable_gen.state[6]_i_3\,
      O => \n_0_deskew_enable_gen.state[5]_i_2\
    );
\deskew_enable_gen.state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004488FC004488CC"
    )
    port map (
      I0 => flip_type,
      I1 => state(4),
      I2 => state(2),
      I3 => \n_0_deskew_enable_gen.state[6]_i_2\,
      I4 => \n_0_deskew_enable_gen.state[6]_i_3\,
      I5 => \n_0_deskew_enable_gen.state[6]_i_4\,
      O => \n_0_deskew_enable_gen.state[6]_i_1\
    );
\deskew_enable_gen.state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_3_in9_in,
      I1 => p3_val(0),
      I2 => p_2_in8_in,
      I3 => p_0_in7_in,
      O => \n_0_deskew_enable_gen.state[6]_i_2\
    );
\deskew_enable_gen.state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_3_in,
      I1 => f3_val(0),
      I2 => p_2_in5_in,
      I3 => p_0_in4_in,
      O => \n_0_deskew_enable_gen.state[6]_i_3\
    );
\deskew_enable_gen.state[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      O => \n_0_deskew_enable_gen.state[6]_i_4\
    );
\deskew_enable_gen.state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(6),
      I1 => state(5),
      O => \n_0_deskew_enable_gen.state[7]_i_1\
    );
\deskew_enable_gen.state[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[8]_i_2\,
      I1 => state(7),
      I2 => step_count(2),
      I3 => step_count(1),
      O => \n_0_deskew_enable_gen.state[8]_i_1\
    );
\deskew_enable_gen.state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      O => \n_0_deskew_enable_gen.state[8]_i_2\
    );
\deskew_enable_gen.state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF16000000"
    )
    port map (
      I0 => grp_p0_val,
      I1 => grp_p1_val,
      I2 => grp_p3_val,
      I3 => dout_p0_val,
      I4 => state(10),
      I5 => \n_0_deskew_enable_gen.grp_count[4]_i_4\,
      O => \n_0_deskew_enable_gen.state[9]_i_1\
    );
\deskew_enable_gen.state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[0]_i_1\,
      Q => state(0),
      S => I1
    );
\deskew_enable_gen.state_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[10]_i_1\,
      Q => state(10),
      R => I1
    );
\deskew_enable_gen.state_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[11]_i_2\,
      Q => state(11),
      R => I1
    );
\deskew_enable_gen.state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[1]_i_1\,
      Q => state(1),
      R => I1
    );
\deskew_enable_gen.state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[2]_i_1\,
      Q => state(2),
      R => I1
    );
\deskew_enable_gen.state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[3]_i_1\,
      Q => state(3),
      R => I1
    );
\deskew_enable_gen.state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[4]_i_1\,
      Q => state(4),
      R => I1
    );
\deskew_enable_gen.state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[5]_i_1\,
      Q => state(5),
      R => I1
    );
\deskew_enable_gen.state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[6]_i_1\,
      Q => state(6),
      R => I1
    );
\deskew_enable_gen.state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[7]_i_1\,
      Q => state(7),
      R => I1
    );
\deskew_enable_gen.state_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[8]_i_1\,
      Q => state(8),
      R => I1
    );
\deskew_enable_gen.state_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_deskew_enable_gen.state[11]_i_1\,
      D => \n_0_deskew_enable_gen.state[9]_i_1\,
      Q => state(9),
      R => I1
    );
\deskew_enable_gen.step_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[0]_i_2\,
      I1 => state(6),
      I2 => \n_0_deskew_enable_gen.step_count[0]_i_3\,
      I3 => state(10),
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_5\,
      I5 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[0]_i_1\
    );
\deskew_enable_gen.step_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82AAAAAA"
    )
    port map (
      I0 => state(5),
      I1 => flip_type,
      I2 => min_flip_1,
      I3 => step_count(1),
      I4 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[0]_i_2\
    );
\deskew_enable_gen.step_count[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => step_count(1),
      I1 => step_count(2),
      I2 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[0]_i_3\
    );
\deskew_enable_gen.step_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF200000"
    )
    port map (
      I0 => state(5),
      I1 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I2 => \n_0_deskew_enable_gen.step_count[1]_i_2\,
      I3 => \n_0_deskew_enable_gen.step_count[1]_i_3\,
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_5\,
      I5 => step_count(1),
      O => \n_0_deskew_enable_gen.step_count[1]_i_1\
    );
\deskew_enable_gen.step_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
    port map (
      I0 => step_count(1),
      I1 => flip_type,
      I2 => min_flip_0,
      I3 => step_count(0),
      O => \n_0_deskew_enable_gen.step_count[1]_i_2\
    );
\deskew_enable_gen.step_count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFEFEEE"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.state[11]_i_9\,
      I1 => state(10),
      I2 => state(6),
      I3 => step_count(0),
      I4 => step_count(1),
      I5 => state(8),
      O => \n_0_deskew_enable_gen.step_count[1]_i_3\
    );
\deskew_enable_gen.step_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_2\,
      I1 => \n_0_deskew_enable_gen.step_count[2]_i_3\,
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.step_count[2]_i_4\,
      I4 => \n_0_deskew_enable_gen.step_count[2]_i_5\,
      I5 => step_count(2),
      O => \n_0_deskew_enable_gen.step_count[2]_i_1\
    );
\deskew_enable_gen.step_count[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.step_count[2]_i_10\
    );
\deskew_enable_gen.step_count[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(6),
      I1 => state(7),
      I2 => state(8),
      I3 => state(9),
      I4 => state(10),
      I5 => state(11),
      O => \n_0_deskew_enable_gen.step_count[2]_i_11\
    );
\deskew_enable_gen.step_count[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      I0 => state(10),
      I1 => state(9),
      I2 => grp_count(0),
      I3 => grp_count(1),
      I4 => \n_0_deskew_enable_gen.data_flip_sel[10]_i_3\,
      I5 => grp_count(2),
      O => \n_0_deskew_enable_gen.step_count[2]_i_2\
    );
\deskew_enable_gen.step_count[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
    port map (
      I0 => state(8),
      I1 => step_count(2),
      I2 => step_count(0),
      I3 => step_count(1),
      I4 => state(6),
      O => \n_0_deskew_enable_gen.step_count[2]_i_3\
    );
\deskew_enable_gen.step_count[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => step_count(0),
      I1 => step_count(1),
      I2 => min_flip_1,
      I3 => flip_type,
      O => \n_0_deskew_enable_gen.step_count[2]_i_4\
    );
\deskew_enable_gen.step_count[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA20"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_6\,
      I1 => step_count(2),
      I2 => state(5),
      I3 => \n_0_deskew_enable_gen.step_count[2]_i_7\,
      I4 => state(6),
      I5 => \n_0_deskew_enable_gen.state[11]_i_11\,
      O => \n_0_deskew_enable_gen.step_count[2]_i_5\
    );
\deskew_enable_gen.step_count[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
    port map (
      I0 => \n_0_deskew_enable_gen.step_count[2]_i_8\,
      I1 => \n_0_deskew_enable_gen.step_count[2]_i_9\,
      I2 => \n_0_deskew_enable_gen.step_count[2]_i_10\,
      I3 => \n_0_deskew_enable_gen.step_count[2]_i_11\,
      O => \n_0_deskew_enable_gen.step_count[2]_i_6\
    );
\deskew_enable_gen.step_count[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => state(8),
      I1 => state(9),
      O => \n_0_deskew_enable_gen.step_count[2]_i_7\
    );
\deskew_enable_gen.step_count[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.step_count[2]_i_8\
    );
\deskew_enable_gen.step_count[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
    port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      I5 => state(5),
      O => \n_0_deskew_enable_gen.step_count[2]_i_9\
    );
\deskew_enable_gen.step_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[0]_i_1\,
      Q => step_count(0),
      R => I1
    );
\deskew_enable_gen.step_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[1]_i_1\,
      Q => step_count(1),
      R => I1
    );
\deskew_enable_gen.step_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_deskew_enable_gen.step_count[2]_i_1\,
      Q => step_count(2),
      R => I1
    );
\sio_slav_calib_fsm.master_ack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_sio_slav_calib_fsm.master_ack_i_2\,
      I1 => \n_0_sio_slav_calib_fsm.master_ack_i_3\,
      I2 => \n_0_sio_slav_calib_fsm.master_ack_i_4\,
      O => O6
    );
\sio_slav_calib_fsm.master_ack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \^o5\(0),
      I2 => \^o5\(4),
      I3 => \^o5\(5),
      I4 => \^o5\(2),
      I5 => \^o5\(3),
      O => \n_0_sio_slav_calib_fsm.master_ack_i_2\
    );
\sio_slav_calib_fsm.master_ack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \^o5\(12),
      I2 => \^o5\(16),
      I3 => \^o5\(17),
      I4 => \^o5\(14),
      I5 => \^o5\(15),
      O => \n_0_sio_slav_calib_fsm.master_ack_i_3\
    );
\sio_slav_calib_fsm.master_ack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \^o5\(6),
      I2 => \^o5\(10),
      I3 => \^o5\(11),
      I4 => \^o5\(8),
      I5 => \^o5\(9),
      O => \n_0_sio_slav_calib_fsm.master_ack_i_4\
    );
\sio_slav_calib_fsm.master_init_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_sio_slav_calib_fsm.master_init_i_2\,
      I1 => \n_0_sio_slav_calib_fsm.master_init_i_3\,
      I2 => \n_0_sio_slav_calib_fsm.master_init_i_4\,
      O => O4
    );
\sio_slav_calib_fsm.master_init_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \^o5\(0),
      I2 => \^o5\(4),
      I3 => \^o5\(5),
      I4 => \^o5\(2),
      I5 => \^o5\(3),
      O => \n_0_sio_slav_calib_fsm.master_init_i_2\
    );
\sio_slav_calib_fsm.master_init_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \^o5\(12),
      I2 => \^o5\(16),
      I3 => \^o5\(17),
      I4 => \^o5\(14),
      I5 => \^o5\(15),
      O => \n_0_sio_slav_calib_fsm.master_init_i_3\
    );
\sio_slav_calib_fsm.master_init_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \^o5\(6),
      I2 => \^o5\(10),
      I3 => \^o5\(11),
      I4 => \^o5\(8),
      I5 => \^o5\(9),
      O => \n_0_sio_slav_calib_fsm.master_init_i_4\
    );
\sio_slav_calib_fsm.master_nack_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_sio_slav_calib_fsm.master_nack_i_2\,
      I1 => \n_0_sio_slav_calib_fsm.master_nack_i_3\,
      I2 => \n_0_sio_slav_calib_fsm.master_nack_i_4\,
      O => O7
    );
\sio_slav_calib_fsm.master_nack_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \^o5\(0),
      I2 => \^o5\(4),
      I3 => \^o5\(5),
      I4 => \^o5\(2),
      I5 => \^o5\(3),
      O => \n_0_sio_slav_calib_fsm.master_nack_i_2\
    );
\sio_slav_calib_fsm.master_nack_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \^o5\(12),
      I2 => \^o5\(16),
      I3 => \^o5\(17),
      I4 => \^o5\(14),
      I5 => \^o5\(15),
      O => \n_0_sio_slav_calib_fsm.master_nack_i_3\
    );
\sio_slav_calib_fsm.master_nack_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \^o5\(6),
      I2 => \^o5\(10),
      I3 => \^o5\(11),
      I4 => \^o5\(8),
      I5 => \^o5\(9),
      O => \n_0_sio_slav_calib_fsm.master_nack_i_4\
    );
\state[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => \^calib_done\,
      I1 => \^calib_error\,
      I2 => Q(0),
      I3 => Q(1),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_reset_sync is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_reset_sync : entity is "axi_chip2chip_v4_2_reset_sync";
end control_to_core_slave_axi_axi_chip2chip_v4_2_reset_sync;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_reset_sync is
  signal sync_reset_flop : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => '0',
      PRE => I2,
      Q => sync_reset_flop(0)
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(0),
      PRE => I2,
      Q => sync_reset_flop(1)
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(1),
      PRE => I2,
      Q => sync_reset_flop(2)
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(2),
      PRE => I2,
      Q => sync_reset_flop(3)
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(3),
      PRE => I2,
      Q => sync_reset_flop(4)
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(4),
      PRE => I2,
      Q => sync_reset_flop(5)
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(5),
      PRE => I2,
      Q => sync_reset_flop(6)
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(6),
      PRE => I2,
      Q => sync_reset_flop(7)
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
    port map (
      C => I1,
      CE => '1',
      D => sync_reset_flop(7),
      PRE => I2,
      Q => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_sio_output is
  port (
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk_in : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_sio_output : entity is "axi_chip2chip_v4_2_sio_output";
end control_to_core_slave_axi_axi_chip2chip_v4_2_sio_output;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_sio_output is
  signal clk_out_oddr : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_oddr.oddr_clk_out_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type : string;
  attribute box_type of \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "FALSE";
  attribute box_type of \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \gen_oddr.oddr_clk_out_inst\ : label is "TRUE";
  attribute box_type of \gen_oddr.oddr_clk_out_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_clk_out_gen.clk_obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_clk_out_gen.clk_obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[0].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[1].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[2].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[3].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[4].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[5].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[6].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[7].obuf_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "DONT_CARE";
  attribute box_type of \single_end_out_gen.single_ended_buf_gen[8].obuf_inst\ : label is "PRIMITIVE";
begin
\ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(0),
      D2 => data_in(1),
      Q => p_16_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(2),
      D2 => data_in(3),
      Q => p_14_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(4),
      D2 => data_in(5),
      Q => p_12_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(6),
      D2 => data_in(7),
      Q => p_10_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(8),
      D2 => data_in(9),
      Q => p_8_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(10),
      D2 => data_in(11),
      Q => p_6_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(12),
      D2 => data_in(13),
      Q => p_4_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(14),
      D2 => data_in(15),
      Q => p_2_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => data_in(16),
      D2 => data_in(17),
      Q => p_0_in,
      R => I1,
      S => \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED\
    );
\gen_oddr.oddr_clk_out_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => clk_in,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => clk_out_oddr,
      R => \NLW_gen_oddr.oddr_clk_out_inst_R_UNCONNECTED\,
      S => \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED\
    );
\single_end_clk_out_gen.clk_obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => clk_out_oddr,
      O => axi_c2c_selio_tx_clk_out
    );
\single_end_out_gen.single_ended_buf_gen[0].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_16_in,
      O => axi_c2c_selio_tx_data_out(0)
    );
\single_end_out_gen.single_ended_buf_gen[1].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_14_in,
      O => axi_c2c_selio_tx_data_out(1)
    );
\single_end_out_gen.single_ended_buf_gen[2].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_12_in,
      O => axi_c2c_selio_tx_data_out(2)
    );
\single_end_out_gen.single_ended_buf_gen[3].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_10_in,
      O => axi_c2c_selio_tx_data_out(3)
    );
\single_end_out_gen.single_ended_buf_gen[4].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_8_in,
      O => axi_c2c_selio_tx_data_out(4)
    );
\single_end_out_gen.single_ended_buf_gen[5].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_6_in,
      O => axi_c2c_selio_tx_data_out(5)
    );
\single_end_out_gen.single_ended_buf_gen[6].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_4_in,
      O => axi_c2c_selio_tx_data_out(6)
    );
\single_end_out_gen.single_ended_buf_gen[7].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_2_in,
      O => axi_c2c_selio_tx_data_out(7)
    );
\single_end_out_gen.single_ended_buf_gen[8].obuf_inst\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_0_in,
      O => axi_c2c_selio_tx_data_out(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell is
  port (
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_user_reset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_ph_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell : entity is "axi_chip2chip_v4_2_sync_cell";
end control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell is
  signal \^o1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_calib_intr_gen.intr_flop_i_2\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.intr_flop_i_3\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[3]\ : label is std.standard.true;
begin
  O1(3 downto 0) <= \^o1\(3 downto 0);
\calib_intr_gen.intr_flop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02030202"
    )
    port map (
      I0 => \n_0_calib_intr_gen.intr_flop_i_2\,
      I1 => rx_user_reset,
      I2 => I2,
      I3 => I1,
      I4 => I3,
      O => O2
    );
\calib_intr_gen.intr_flop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
    port map (
      I0 => Q(0),
      I1 => \^o1\(0),
      I2 => Q(3),
      I3 => \^o1\(3),
      I4 => \n_0_calib_intr_gen.intr_flop_i_3\,
      O => \n_0_calib_intr_gen.intr_flop_i_2\
    );
\calib_intr_gen.intr_flop_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => \^o1\(1),
      I1 => Q(1),
      I2 => \^o1\(2),
      I3 => Q(2),
      O => \n_0_calib_intr_gen.intr_flop_i_3\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => axi_c2c_s2m_intr_in(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_1(3),
      Q => sync_flop_2(3),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_2(3),
      Q => sync_flop_3(3),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_3(3),
      Q => sync_flop_4(3),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(0),
      Q => \^o1\(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(1),
      Q => \^o1\(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(2),
      Q => \^o1\(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_4(3),
      Q => \^o1\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell_41 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell_41 : entity is "axi_chip2chip_v4_2_sync_cell";
end control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell_41;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell_41 is
  signal \n_0_sync_flop_0_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[3]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[3]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[3]\ : label is std.standard.true;
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => Q(0),
      Q => \n_0_sync_flop_0_reg[0]\,
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => Q(1),
      Q => \n_0_sync_flop_0_reg[1]\,
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => Q(2),
      Q => \n_0_sync_flop_0_reg[2]\,
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => Q(3),
      Q => \n_0_sync_flop_0_reg[3]\,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[0]\,
      Q => \n_0_sync_flop_1_reg[0]\,
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[1]\,
      Q => \n_0_sync_flop_1_reg[1]\,
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[2]\,
      Q => \n_0_sync_flop_1_reg[2]\,
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[3]\,
      Q => \n_0_sync_flop_1_reg[3]\,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[0]\,
      Q => \n_0_sync_flop_2_reg[0]\,
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[1]\,
      Q => \n_0_sync_flop_2_reg[1]\,
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[2]\,
      Q => \n_0_sync_flop_2_reg[2]\,
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[3]\,
      Q => \n_0_sync_flop_2_reg[3]\,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[0]\,
      Q => \n_0_sync_flop_3_reg[0]\,
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[1]\,
      Q => \n_0_sync_flop_3_reg[1]\,
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[2]\,
      Q => \n_0_sync_flop_3_reg[2]\,
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[3]\,
      Q => \n_0_sync_flop_3_reg[3]\,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[0]\,
      Q => \n_0_sync_flop_4_reg[0]\,
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[1]\,
      Q => \n_0_sync_flop_4_reg[1]\,
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[2]\,
      Q => \n_0_sync_flop_4_reg[2]\,
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[3]\,
      Q => \n_0_sync_flop_4_reg[3]\,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[0]\,
      Q => O1(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[1]\,
      Q => O1(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[2]\,
      Q => O1(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[3]\,
      Q => O1(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell__parameterized0\ is
  port (
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell__parameterized0\ : entity is "axi_chip2chip_v4_2_sync_cell";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell__parameterized0\ is
  signal \n_0_sync_flop_0_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_0_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_1_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_2_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_3_reg[2]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[0]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[1]\ : STD_LOGIC;
  signal \n_0_sync_flop_4_reg[2]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \sync_flop_5_reg[2]\ : label is std.standard.true;
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => D(0),
      Q => \n_0_sync_flop_0_reg[0]\,
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => D(1),
      Q => \n_0_sync_flop_0_reg[1]\,
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => D(2),
      Q => \n_0_sync_flop_0_reg[2]\,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[0]\,
      Q => \n_0_sync_flop_1_reg[0]\,
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[1]\,
      Q => \n_0_sync_flop_1_reg[1]\,
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_0_reg[2]\,
      Q => \n_0_sync_flop_1_reg[2]\,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[0]\,
      Q => \n_0_sync_flop_2_reg[0]\,
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[1]\,
      Q => \n_0_sync_flop_2_reg[1]\,
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_1_reg[2]\,
      Q => \n_0_sync_flop_2_reg[2]\,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[0]\,
      Q => \n_0_sync_flop_3_reg[0]\,
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[1]\,
      Q => \n_0_sync_flop_3_reg[1]\,
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_2_reg[2]\,
      Q => \n_0_sync_flop_3_reg[2]\,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[0]\,
      Q => \n_0_sync_flop_4_reg[0]\,
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[1]\,
      Q => \n_0_sync_flop_4_reg[1]\,
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_3_reg[2]\,
      Q => \n_0_sync_flop_4_reg[2]\,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[0]\,
      Q => O7(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[1]\,
      Q => O7(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => m_aclk,
      CE => '1',
      D => \n_0_sync_flop_4_reg[2]\,
      Q => O7(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_tdm is
  port (
    tx_ch0_ready : out STD_LOGIC;
    rd_ch_data_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_re : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    rx_user_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC;
    fifo_empty : in STD_LOGIC;
    calib_pattern : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_empty_0 : in STD_LOGIC;
    p_12_in : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    int_ch1_ready5 : in STD_LOGIC;
    send_ch0 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_ch0_valid : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_tdm : entity is "axi_chip2chip_v4_2_tdm";
end control_to_core_slave_axi_axi_chip2chip_v4_2_tdm;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_tdm is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal br_ch_data_ready : STD_LOGIC;
  signal \n_0_slot_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_slot_count[1]_i_1\ : STD_LOGIC;
  signal \n_0_slot_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_slot_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_slot_select[2]_i_2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[5]_i_1\ : STD_LOGIC;
  signal \n_0_tdm_data_out[5]_i_3\ : STD_LOGIC;
  signal next_int_ch1_ready : STD_LOGIC;
  signal next_int_ch2_ready : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^rd_ch_data_ready\ : STD_LOGIC;
  signal slot_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_ch0_ready\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  rd_ch_data_ready <= \^rd_ch_data_ready\;
  tx_ch0_ready <= \^tx_ch0_ready\;
\U0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => br_ch_data_ready,
      I1 => fifo_empty_0,
      O => fifo_re
    );
int_ch0_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => D(0),
      Q => \^tx_ch0_ready\,
      R => rx_user_reset
    );
int_ch1_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch1_ready,
      Q => \^rd_ch_data_ready\,
      R => rx_user_reset
    );
int_ch2_ready_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch2_ready,
      Q => br_ch_data_ready,
      R => rx_user_reset
    );
\mux_by_4.data_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rd_ch_data_ready\,
      I1 => fifo_empty,
      O => E(0)
    );
\slot_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1A"
    )
    port map (
      I0 => slot_count(0),
      I1 => send_ch0,
      I2 => tx_phy_ready,
      O => \n_0_slot_count[0]_i_1\
    );
\slot_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111FFFF20220000"
    )
    port map (
      I0 => slot_count(0),
      I1 => send_ch0,
      I2 => slot_count(2),
      I3 => slot_count(3),
      I4 => tx_phy_ready,
      I5 => slot_count(1),
      O => \n_0_slot_count[1]_i_1\
    );
\slot_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FF0800"
    )
    port map (
      I0 => slot_count(0),
      I1 => slot_count(1),
      I2 => send_ch0,
      I3 => tx_phy_ready,
      I4 => slot_count(2),
      O => \n_0_slot_count[2]_i_1\
    );
\slot_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007DFFFF00800000"
    )
    port map (
      I0 => slot_count(0),
      I1 => slot_count(1),
      I2 => slot_count(2),
      I3 => send_ch0,
      I4 => tx_phy_ready,
      I5 => slot_count(3),
      O => \n_0_slot_count[3]_i_1\
    );
\slot_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_slot_count[0]_i_1\,
      Q => slot_count(0),
      R => rx_user_reset
    );
\slot_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_slot_count[1]_i_1\,
      Q => slot_count(1),
      R => rx_user_reset
    );
\slot_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_slot_count[2]_i_1\,
      Q => slot_count(2),
      R => rx_user_reset
    );
\slot_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_slot_count[3]_i_1\,
      Q => slot_count(3),
      R => rx_user_reset
    );
\slot_select[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0A0E0E0"
    )
    port map (
      I0 => \n_0_slot_select[2]_i_2\,
      I1 => p_1_in,
      I2 => p_12_in,
      I3 => O4(1),
      I4 => tx_phy_ready,
      I5 => fifo_empty_0,
      O => next_int_ch1_ready
    );
\slot_select[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AA8A0000"
    )
    port map (
      I0 => \n_0_slot_select[2]_i_2\,
      I1 => O4(0),
      I2 => tx_phy_ready,
      I3 => fifo_empty,
      I4 => int_ch1_ready5,
      I5 => p_1_in,
      O => next_int_ch2_ready
    );
\slot_select[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008D0F2F1B"
    )
    port map (
      I0 => slot_count(0),
      I1 => slot_count(2),
      I2 => slot_count(3),
      I3 => tx_phy_ready,
      I4 => slot_count(1),
      I5 => send_ch0,
      O => \n_0_slot_select[2]_i_2\
    );
\slot_select[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001800000140"
    )
    port map (
      I0 => slot_count(1),
      I1 => tx_phy_ready,
      I2 => slot_count(3),
      I3 => slot_count(2),
      I4 => send_ch0,
      I5 => slot_count(0),
      O => p_1_in
    );
\slot_select_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => rx_user_reset
    );
\slot_select_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch1_ready,
      Q => \^q\(1),
      R => rx_user_reset
    );
\slot_select_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_int_ch2_ready,
      Q => \^q\(2),
      R => rx_user_reset
    );
\slot_select_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      Q => \^q\(3),
      R => rx_user_reset
    );
\tdm_data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^rd_ch_data_ready\,
      I2 => fifo_empty,
      I3 => calib_pattern(0),
      I4 => \n_0_tdm_data_out[5]_i_3\,
      O => \n_0_tdm_data_out[5]_i_1\
    );
\tdm_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF808080808080"
    )
    port map (
      I0 => \^tx_ch0_ready\,
      I1 => \^q\(0),
      I2 => tx_ch0_valid,
      I3 => fifo_empty_0,
      I4 => br_ch_data_ready,
      I5 => \^q\(2),
      O => \n_0_tdm_data_out[5]_i_3\
    );
\tdm_data_out[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(2),
      O => O1
    );
\tdm_data_out[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(0),
      O => O5
    );
\tdm_data_out[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(1),
      O => O2
    );
\tdm_data_out[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => I1(3),
      O => O3
    );
\tdm_data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(0),
      Q => O6(0),
      R => rx_user_reset
    );
\tdm_data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(9),
      Q => O6(10),
      R => rx_user_reset
    );
\tdm_data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(10),
      Q => O6(11),
      R => rx_user_reset
    );
\tdm_data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(11),
      Q => O6(12),
      R => rx_user_reset
    );
\tdm_data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(12),
      Q => O6(13),
      R => rx_user_reset
    );
\tdm_data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(13),
      Q => O6(14),
      R => rx_user_reset
    );
\tdm_data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(14),
      Q => O6(15),
      R => rx_user_reset
    );
\tdm_data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(15),
      Q => O6(16),
      R => rx_user_reset
    );
\tdm_data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(16),
      Q => O6(17),
      R => rx_user_reset
    );
\tdm_data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(1),
      Q => O6(1),
      R => rx_user_reset
    );
\tdm_data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(2),
      Q => O6(2),
      R => rx_user_reset
    );
\tdm_data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(3),
      Q => O6(3),
      R => rx_user_reset
    );
\tdm_data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(4),
      Q => O6(4),
      R => rx_user_reset
    );
\tdm_data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_tdm_data_out[5]_i_1\,
      Q => O6(5),
      R => rx_user_reset
    );
\tdm_data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(5),
      Q => O6(6),
      R => rx_user_reset
    );
\tdm_data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(6),
      Q => O6(7),
      R => rx_user_reset
    );
\tdm_data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(7),
      Q => O6(8),
      R => rx_user_reset
    );
\tdm_data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2(8),
      Q => O6(9),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_unpacker__parameterized1\ is
  port (
    unpack_data_re : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_ch_data_ready : in STD_LOGIC;
    fifo_empty : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_ph_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_unpacker__parameterized1\ : entity is "axi_chip2chip_v4_2_unpacker";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_unpacker__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_unpacker__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
U0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rd_ch_data_ready,
      I1 => \^q\(3),
      I2 => fifo_empty,
      O => unpack_data_re
    );
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(3),
      Q => \^q\(0),
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end control_to_core_slave_axi_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_prim_wrapper is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => O2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => O3(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29 downto 24) => din(23 downto 18),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21 downto 16) => din(17 downto 12),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13 downto 8) => din(11 downto 6),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29 downto 24) => din(47 downto 42),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21 downto 16) => din(41 downto 36),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13 downto 8) => din(35 downto 30),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5 downto 0) => din(29 downto 24),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29 downto 24) => D(23 downto 18),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21 downto 16) => D(17 downto 12),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13 downto 8) => D(11 downto 6),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5 downto 0) => D(5 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29 downto 24) => D(47 downto 42),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21 downto 16) => D(41 downto 36),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13 downto 8) => D(35 downto 30),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5 downto 0) => D(29 downto 24),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_prim_wrapper_91 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_prim_wrapper_91 : entity is "blk_mem_gen_prim_wrapper";
end control_to_core_slave_axi_blk_mem_gen_prim_wrapper_91;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_prim_wrapper_91 is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => O2(7 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => O4(7 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29 downto 24) => din(23 downto 18),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21 downto 16) => din(17 downto 12),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13 downto 8) => din(11 downto 6),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29 downto 24) => din(47 downto 42),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21 downto 16) => din(41 downto 36),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13 downto 8) => din(35 downto 30),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5 downto 0) => din(29 downto 24),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29 downto 24) => D(23 downto 18),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21 downto 16) => D(17 downto 12),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13 downto 8) => D(11 downto 6),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5 downto 0) => D(5 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29 downto 24) => D(47 downto 42),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21 downto 16) => D(41 downto 36),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13 downto 8) => D(35 downto 30),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5 downto 0) => D(29 downto 24),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => O2(8 downto 0),
      ADDRARDADDR(5) => '1',
      ADDRARDADDR(4) => '1',
      ADDRARDADDR(3) => '1',
      ADDRARDADDR(2) => '1',
      ADDRARDADDR(1) => '1',
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => '1',
      ADDRBWRADDR(4) => '1',
      ADDRBWRADDR(3) => '1',
      ADDRBWRADDR(2) => '1',
      ADDRBWRADDR(1) => '1',
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28 downto 24) => din(19 downto 15),
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20 downto 16) => din(14 downto 10),
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12 downto 8) => din(9 downto 5),
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4 downto 0) => din(4 downto 0),
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28 downto 24) => din(39 downto 35),
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20 downto 16) => din(34 downto 30),
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12 downto 8) => din(29 downto 25),
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4 downto 0) => din(24 downto 20),
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(30) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(29) => \n_6_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(28 downto 24) => D(19 downto 15),
      DOADO(23) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(22) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(21) => \n_14_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(20 downto 16) => D(14 downto 10),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(14) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(13) => \n_22_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(12 downto 8) => D(9 downto 5),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOADO(4 downto 0) => D(4 downto 0),
      DOBDO(31) => \n_36_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(30) => \n_37_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(29) => \n_38_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(28 downto 24) => D(39 downto 35),
      DOBDO(23) => \n_44_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(22) => \n_45_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(21) => \n_46_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(20 downto 16) => D(34 downto 30),
      DOBDO(15) => \n_52_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(14) => \n_53_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(13) => \n_54_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(12 downto 8) => D(29 downto 25),
      DOBDO(7) => \n_60_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(6) => \n_61_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(5) => \n_62_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOBDO(4 downto 0) => D(24 downto 20),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(3) => \n_72_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(2) => \n_73_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(1) => \n_74_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      DOPBDOP(0) => \n_75_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(13 downto 5) => O2(8 downto 0),
      ADDRARDADDR(4) => '0',
      ADDRARDADDR(3) => '0',
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 5) => I1(8 downto 0),
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 8) => din(16 downto 9),
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(15 downto 8) => din(34 downto 27),
      DIBDI(7 downto 0) => din(25 downto 18),
      DIPADIP(1) => din(17),
      DIPADIP(0) => din(8),
      DIPBDIP(1) => din(35),
      DIPBDIP(0) => din(26),
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 8) => D(34 downto 27),
      DOBDO(7 downto 0) => D(25 downto 18),
      DOPADOP(1) => D(17),
      DOPADOP(0) => D(8),
      DOPBDOP(1) => D(35),
      DOPBDOP(0) => D(26),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_1\ is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_1\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_1\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_1\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_2\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_2\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_2\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_2\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_22\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_22\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_22\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_22\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_23\ is
  port (
    comp2 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_23\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_23\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_23\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_27\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_27\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_27\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_27\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_28\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_28\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_28\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_28\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_compare__parameterized0_3\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_compare__parameterized0_3\ : entity is "compare";
end \control_to_core_slave_axi_compare__parameterized0_3\;

architecture STRUCTURE of \control_to_core_slave_axi_compare__parameterized0_3\ is
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_dmem is
  port (
    p_0_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_out_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_dmem : entity is "dmem";
end control_to_core_slave_axi_dmem;

architecture STRUCTURE of control_to_core_slave_axi_dmem is
  signal n_0_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_0_RAM_reg_128_191_0_2 : STD_LOGIC;
  signal n_0_RAM_reg_192_255_0_2 : STD_LOGIC;
  signal n_0_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_128_191_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_192_255_0_2 : STD_LOGIC;
  signal n_1_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_0_63_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_128_191_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_192_255_0_2 : STD_LOGIC;
  signal n_2_RAM_reg_64_127_0_2 : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O3(5 downto 0),
      ADDRB(5 downto 0) => O3(5 downto 0),
      ADDRC(5 downto 0) => O3(5 downto 0),
      ADDRD(5 downto 0) => O4(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => n_0_RAM_reg_0_63_0_2,
      DOB => n_1_RAM_reg_0_63_0_2,
      DOC => n_2_RAM_reg_0_63_0_2,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => I4
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O3(5 downto 0),
      ADDRB(5 downto 0) => O3(5 downto 0),
      ADDRC(5 downto 0) => O3(5 downto 0),
      ADDRD(5 downto 0) => O4(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => n_0_RAM_reg_128_191_0_2,
      DOB => n_1_RAM_reg_128_191_0_2,
      DOC => n_2_RAM_reg_128_191_0_2,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => I6
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O3(5 downto 0),
      ADDRB(5 downto 0) => O3(5 downto 0),
      ADDRC(5 downto 0) => O3(5 downto 0),
      ADDRD(5 downto 0) => O4(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => n_0_RAM_reg_192_255_0_2,
      DOB => n_1_RAM_reg_192_255_0_2,
      DOC => n_2_RAM_reg_192_255_0_2,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => I7
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
    port map (
      ADDRA(5 downto 0) => O3(5 downto 0),
      ADDRB(5 downto 0) => O3(5 downto 0),
      ADDRC(5 downto 0) => O3(5 downto 0),
      ADDRD(5 downto 0) => O4(5 downto 0),
      DIA => din(0),
      DIB => din(1),
      DIC => din(2),
      DID => '0',
      DOA => n_0_RAM_reg_64_127_0_2,
      DOB => n_1_RAM_reg_64_127_0_2,
      DOC => n_2_RAM_reg_64_127_0_2,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => wr_clk,
      WE => I5
    );
\gpr1.dout_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_0_RAM_reg_192_255_0_2,
      I1 => n_0_RAM_reg_128_191_0_2,
      I2 => O3(7),
      I3 => n_0_RAM_reg_64_127_0_2,
      I4 => O3(6),
      I5 => n_0_RAM_reg_0_63_0_2,
      O => p_0_out_0(0)
    );
\gpr1.dout_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_1_RAM_reg_192_255_0_2,
      I1 => n_1_RAM_reg_128_191_0_2,
      I2 => O3(7),
      I3 => n_1_RAM_reg_64_127_0_2,
      I4 => O3(6),
      I5 => n_1_RAM_reg_0_63_0_2,
      O => p_0_out_0(1)
    );
\gpr1.dout_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => n_2_RAM_reg_192_255_0_2,
      I1 => n_2_RAM_reg_128_191_0_2,
      I2 => O3(7),
      I3 => n_2_RAM_reg_64_127_0_2,
      I4 => O3(6),
      I5 => n_2_RAM_reg_0_63_0_2,
      O => p_0_out_0(2)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => I3,
      Q => p_0_out(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => I2,
      Q => p_0_out(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => I1,
      Q => p_0_out(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_bin_cntr : entity is "rd_bin_cntr";
end control_to_core_slave_axi_rd_bin_cntr;

architecture STRUCTURE of control_to_core_slave_axi_rd_bin_cntr is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gras.rsts/comp0\ : STD_LOGIC;
  signal \n_0_gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_6 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__0\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => rd_pntr_plus1(4),
      O => \n_0_gc0.count[7]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(0),
      Q => \^o3\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(1),
      Q => \^o3\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(2),
      Q => \^o3\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(3),
      Q => \^o3\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(4),
      Q => \^o3\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(5),
      Q => \^o3\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(6),
      Q => \^o3\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I3(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(7),
      Q => rd_pntr_plus1(7)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \gras.rsts/comp0\,
      I1 => n_0_ram_empty_fb_i_i_3,
      I2 => n_0_ram_empty_fb_i_i_4,
      O => O1
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o3\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^o3\(6),
      I3 => WR_PNTR_RD(6),
      I4 => n_0_ram_empty_fb_i_i_5,
      I5 => n_0_ram_empty_fb_i_i_6,
      O => \gras.rsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => WR_PNTR_RD(5),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      I4 => WR_PNTR_RD(6),
      I5 => rd_pntr_plus1(6),
      O => n_0_ram_empty_fb_i_i_3
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => WR_PNTR_RD(3),
      I2 => rd_pntr_plus1(4),
      I3 => WR_PNTR_RD(4),
      I4 => I1,
      I5 => I2,
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^o3\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(2),
      I5 => \^o3\(2),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^o3\(4),
      I3 => WR_PNTR_RD(4),
      I4 => WR_PNTR_RD(5),
      I5 => \^o3\(5),
      O => n_0_ram_empty_fb_i_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_bin_cntr_63 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_bin_cntr_63 : entity is "rd_bin_cntr";
end control_to_core_slave_axi_rd_bin_cntr_63;

architecture STRUCTURE of control_to_core_slave_axi_rd_bin_cntr_63 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gras.rsts/comp0\ : STD_LOGIC;
  signal \n_0_gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_6 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair22";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__0\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => rd_pntr_plus1(4),
      O => \n_0_gc0.count[7]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => rd_pntr_plus1(7),
      Q => \^o2\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I3(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I3(0),
      D => \plusOp__0\(7),
      Q => rd_pntr_plus1(7)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \gras.rsts/comp0\,
      I1 => n_0_ram_empty_fb_i_i_3,
      I2 => n_0_ram_empty_fb_i_i_4,
      O => O1
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o2\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^o2\(6),
      I3 => WR_PNTR_RD(6),
      I4 => n_0_ram_empty_fb_i_i_5,
      I5 => n_0_ram_empty_fb_i_i_6,
      O => \gras.rsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => WR_PNTR_RD(5),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(7),
      I4 => WR_PNTR_RD(6),
      I5 => rd_pntr_plus1(6),
      O => n_0_ram_empty_fb_i_i_3
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => WR_PNTR_RD(3),
      I2 => rd_pntr_plus1(4),
      I3 => WR_PNTR_RD(4),
      I4 => I1,
      I5 => I2,
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^o2\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(2),
      I5 => \^o2\(2),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^o2\(4),
      I3 => WR_PNTR_RD(4),
      I4 => WR_PNTR_RD(5),
      I5 => \^o2\(5),
      O => n_0_ram_empty_fb_i_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_bin_cntr_97 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_bin_cntr_97 : entity is "rd_bin_cntr";
end control_to_core_slave_axi_rd_bin_cntr_97;

architecture STRUCTURE of control_to_core_slave_axi_rd_bin_cntr_97 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gras.rsts/comp0\ : STD_LOGIC;
  signal \n_0_gc0.count[7]_i_2\ : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_3 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_4 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_5 : STD_LOGIC;
  signal n_0_ram_empty_fb_i_i_6 : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair10";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[7]_i_2\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => \plusOp__0\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => rd_pntr_plus1(4),
      O => \n_0_gc0.count[7]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => rd_pntr_plus1(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => rd_pntr_plus1(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => rd_pntr_plus1(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => rd_pntr_plus1(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => rd_pntr_plus1(7),
      Q => \^o2\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I4(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__0\(7),
      Q => rd_pntr_plus1(7)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \gras.rsts/comp0\,
      I1 => n_0_ram_empty_fb_i_i_3,
      I2 => n_0_ram_empty_fb_i_i_4,
      O => O1
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o2\(7),
      I1 => I1(7),
      I2 => \^o2\(6),
      I3 => I1(6),
      I4 => n_0_ram_empty_fb_i_i_5,
      I5 => n_0_ram_empty_fb_i_i_6,
      O => \gras.rsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => rd_pntr_plus1(5),
      I1 => I1(5),
      I2 => rd_pntr_plus1(7),
      I3 => I1(7),
      I4 => I1(6),
      I5 => rd_pntr_plus1(6),
      O => n_0_ram_empty_fb_i_i_3
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => rd_pntr_plus1(3),
      I1 => I1(3),
      I2 => rd_pntr_plus1(4),
      I3 => I1(4),
      I4 => I2,
      I5 => I3,
      O => n_0_ram_empty_fb_i_i_4
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => I1(0),
      I2 => \^o2\(1),
      I3 => I1(1),
      I4 => I1(2),
      I5 => \^o2\(2),
      O => n_0_ram_empty_fb_i_i_5
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I1(3),
      I2 => \^o2\(4),
      I3 => I1(4),
      I4 => I1(5),
      I5 => \^o2\(5),
      O => n_0_ram_empty_fb_i_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_bin_cntr__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \control_to_core_slave_axi_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_bin_cntr__parameterized0\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_2\ : label is "soft_lutpair66";
begin
  O2(8 downto 0) <= \^o2\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \n_0_gc0.count[8]_i_2\,
      I3 => \^q\(5),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \n_0_gc0.count[8]_i_2\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \n_0_gc0.count[8]_i_2\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \n_0_gc0.count[8]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(7),
      Q => \^o2\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^o2\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I1(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(1),
      I1 => I2(1),
      I2 => \^o2\(0),
      I3 => I2(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I2(3),
      I2 => \^o2\(2),
      I3 => I2(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => I2(5),
      I2 => \^o2\(4),
      I3 => I2(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(7),
      I1 => I2(7),
      I2 => \^o2\(6),
      I3 => I2(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I2(8),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_bin_cntr__parameterized0_26\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_bin_cntr__parameterized0_26\ : entity is "rd_bin_cntr";
end \control_to_core_slave_axi_rd_bin_cntr__parameterized0_26\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_bin_cntr__parameterized0_26\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O2(8 downto 0) <= \^o2\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \n_0_gc0.count[8]_i_2\,
      I3 => \^q\(5),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \n_0_gc0.count[8]_i_2\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \n_0_gc0.count[8]_i_2\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \n_0_gc0.count[8]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o2\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o2\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o2\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o2\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o2\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => \^o2\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(6),
      Q => \^o2\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(7),
      Q => \^o2\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^o2\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => I1(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(1),
      I1 => WR_PNTR_RD(1),
      I2 => \^o2\(0),
      I3 => WR_PNTR_RD(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^o2\(2),
      I3 => WR_PNTR_RD(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => WR_PNTR_RD(5),
      I2 => \^o2\(4),
      I3 => WR_PNTR_RD(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^o2\(6),
      I3 => WR_PNTR_RD(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(8),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_fwft : entity is "rd_fwft";
end control_to_core_slave_axi_rd_fwft;

architecture STRUCTURE of control_to_core_slave_axi_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair63";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair62";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
    port map (
      I0 => Q(0),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF08"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => p_18_out,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => E(0)
    );
\goreg_bm.dout_i[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => O2(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \n_0_gpregsm1.curr_fwft_state[0]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => p_18_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1\,
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
    port map (
      I0 => comp0,
      I1 => p_18_out,
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => comp1,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_fwft_24 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_fwft_24 : entity is "rd_fwft";
end control_to_core_slave_axi_rd_fwft_24;

architecture STRUCTURE of control_to_core_slave_axi_rd_fwft_24 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair44";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[35]_i_1\ : label is "soft_lutpair44";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_1 : label is "soft_lutpair43";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
    port map (
      I0 => Q(0),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I4 => p_18_out,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF08"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
    port map (
      I0 => p_18_out,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => E(0)
    );
\goreg_bm.dout_i[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => O2(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => \n_0_gpregsm1.curr_fwft_state[0]_i_1\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => p_18_out,
      O => \n_0_gpregsm1.curr_fwft_state[1]_i_1\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \n_0_gpregsm1.curr_fwft_state[0]_i_1\,
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => \n_0_gpregsm1.curr_fwft_state[1]_i_1\,
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBBAAAAAAAA"
    )
    port map (
      I0 => comp0,
      I1 => p_18_out,
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => curr_fwft_state(0),
      I4 => rd_en,
      I5 => comp1,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_fwft_42 is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_18_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_out_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_fwft_42 : entity is "rd_fwft";
end control_to_core_slave_axi_rd_fwft_42;

architecture STRUCTURE of control_to_core_slave_axi_rd_fwft_42 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair32";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gpr1.dout_i[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gpr1.dout_i[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gpr1.dout_i[2]_i_1\ : label is "soft_lutpair30";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_7 : label is "soft_lutpair30";
begin
  O2(1 downto 0) <= \^o2\(1 downto 0);
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \^o2\(1),
      I2 => rd_en,
      I3 => \^o2\(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => rd_en,
      I1 => \^o2\(0),
      I2 => \^o2\(1),
      I3 => p_18_out,
      O => E(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
    port map (
      I0 => p_0_out(0),
      I1 => \^o2\(1),
      I2 => \^o2\(0),
      I3 => rd_en,
      I4 => p_18_out,
      I5 => p_0_out_0(0),
      O => O6
    );
\gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
    port map (
      I0 => p_0_out(1),
      I1 => \^o2\(1),
      I2 => \^o2\(0),
      I3 => rd_en,
      I4 => p_18_out,
      I5 => p_0_out_0(1),
      O => O5
    );
\gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAEA0000AA2A"
    )
    port map (
      I0 => p_0_out(2),
      I1 => \^o2\(1),
      I2 => \^o2\(0),
      I3 => rd_en,
      I4 => p_18_out,
      I5 => p_0_out_0(2),
      O => O4
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^o2\(1),
      I1 => rd_en,
      I2 => \^o2\(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => rd_en,
      I1 => \^o2\(0),
      I2 => \^o2\(1),
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^o2\(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \^o2\(1)
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515000000005515"
    )
    port map (
      I0 => p_18_out,
      I1 => \^o2\(1),
      I2 => \^o2\(0),
      I3 => rd_en,
      I4 => WR_PNTR_RD(0),
      I5 => I1(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_fwft_61 is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_18_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_fwft_61 : entity is "rd_fwft";
end control_to_core_slave_axi_rd_fwft_61;

architecture STRUCTURE of control_to_core_slave_axi_rd_fwft_61 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair19";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair18";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
    port map (
      I0 => Q(0),
      I1 => p_18_out,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => O2(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515000000005515"
    )
    port map (
      I0 => p_18_out,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      I4 => WR_PNTR_RD(0),
      I5 => I1(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_fwft_95 is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_18_out : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_fwft_95 : entity is "rd_fwft";
end control_to_core_slave_axi_rd_fwft_95;

architecture STRUCTURE of control_to_core_slave_axi_rd_fwft_95 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_i_i_1 : label is "soft_lutpair7";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[47]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair6";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBBBB"
    )
    port map (
      I0 => Q(0),
      I1 => p_18_out,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      I4 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      O => tmp_ram_rd_en
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => rd_en,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => p_18_out,
      O => E(0)
    );
\goreg_bm.dout_i[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => O2(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I3 => p_18_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => \n_0_gpregsm1.curr_fwft_state_reg[1]\
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515000000005515"
    )
    port map (
      I0 => p_18_out,
      I1 => \n_0_gpregsm1.curr_fwft_state_reg[1]\,
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      I4 => I1(0),
      I5 => I2(0),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_status_flags_as is
  port (
    p_18_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_status_flags_as : entity is "rd_status_flags_as";
end control_to_core_slave_axi_rd_status_flags_as;

architecture STRUCTURE of control_to_core_slave_axi_rd_status_flags_as is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => I1,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_status_flags_as_62 is
  port (
    p_18_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_status_flags_as_62 : entity is "rd_status_flags_as";
end control_to_core_slave_axi_rd_status_flags_as_62;

architecture STRUCTURE of control_to_core_slave_axi_rd_status_flags_as_62 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => I1,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_status_flags_as_96 is
  port (
    p_18_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_status_flags_as_96 : entity is "rd_status_flags_as";
end control_to_core_slave_axi_rd_status_flags_as_96;

architecture STRUCTURE of control_to_core_slave_axi_rd_status_flags_as_96 is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => I1,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_reset_blk_ramfifo is
  port (
    rst_d2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end control_to_core_slave_axi_reset_blk_ramfifo;

architecture STRUCTURE of control_to_core_slave_axi_reset_blk_ramfifo is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \^rst_d2\,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_reset_blk_ramfifo_18 is
  port (
    rst_d2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_reset_blk_ramfifo_18 : entity is "reset_blk_ramfifo";
end control_to_core_slave_axi_reset_blk_ramfifo_18;

architecture STRUCTURE of control_to_core_slave_axi_reset_blk_ramfifo_18 is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \^rst_d2\,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_reset_blk_ramfifo_57 is
  port (
    rst_d2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_reset_blk_ramfifo_57 : entity is "reset_blk_ramfifo";
end control_to_core_slave_axi_reset_blk_ramfifo_57;

architecture STRUCTURE of control_to_core_slave_axi_reset_blk_ramfifo_57 is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \^rst_d2\,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_reset_blk_ramfifo_85 is
  port (
    rst_d2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_reset_blk_ramfifo_85 : entity is "reset_blk_ramfifo";
end control_to_core_slave_axi_reset_blk_ramfifo_85;

architecture STRUCTURE of control_to_core_slave_axi_reset_blk_ramfifo_85 is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \^rst_d2\,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_reset_blk_ramfifo__parameterized0\ is
  port (
    rst_d2 : out STD_LOGIC;
    rst_full_gen_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \control_to_core_slave_axi_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_reset_blk_ramfifo__parameterized0\ is
  signal \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is std.standard.true;
  attribute msgon of \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  rst_d2 <= \^rst_d2\;
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => rst,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \^rst_d2\,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\,
      Q => O1(2)
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\,
      Q => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_100 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_100 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_100;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_100 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_101 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_101 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_101;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_101 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_102 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_102 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_102;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_102 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_103 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_103 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_103;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_103 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_104 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_104 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_104;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_104 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_105 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_105 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_105;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_105 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_106 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_106 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_106;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_106 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_107 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_107 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_107;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_107 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_108 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_108 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_108;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_108 is
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1\ : label is "soft_lutpair2";
begin
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => \^p_0_in\(7)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^p_0_in\(3),
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^p_0_in\(7),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^p_0_in\(7),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(7),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^p_0_in\(7),
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^p_0_in\(7),
      O => \^p_0_in\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_109 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_109 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_109;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_109 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_bin[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair4";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_43 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_43 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_43;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_43 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_44 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_44 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_44;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_44 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_45 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_45 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_45;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_45 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_46 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_46 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_46;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_46 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_47 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_47 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_47;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_47 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_48 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_48 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_48;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_48 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_49 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_49 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_49;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_49 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_50 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_50 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_50;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_50 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_51 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_51 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_51;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_51 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_52 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_52 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_52;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_52 is
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_bin[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair25";
begin
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \^p_0_in\(7)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^p_0_in\(3),
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^p_0_in\(7),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^p_0_in\(7),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(7),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^p_0_in\(7),
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^p_0_in\(7),
      O => \^p_0_in\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_53 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_53 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_53;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_53 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1\ : label is "soft_lutpair29";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_64 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_64 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_64;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_64 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_65 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_65 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_65;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_65 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_66 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_66 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_66;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_66 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_67 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_67 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_67;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_67 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_68 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_68 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_68;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_68 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_69 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_69 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_69;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_69 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_70 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_70;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_70 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_71 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_71 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_71;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_71 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_72 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_72 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_72;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_72 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_73 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_73 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_73;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_73 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_74 is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_74 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_74;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_74 is
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1\ : label is "soft_lutpair14";
begin
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \^p_0_in\(7)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^p_0_in\(3),
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^p_0_in\(7),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^p_0_in\(7),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(7),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^p_0_in\(7),
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^p_0_in\(7),
      O => \^p_0_in\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_75 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_75 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_75;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_75 is
  signal \^o1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rd_pntr_bin[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair16";
begin
  O1(6 downto 0) <= \^o1\(6 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[3]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \n_0_Q_reg_reg[6]\,
      I4 => \n_0_Q_reg_reg[4]\,
      I5 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[5]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \n_0_Q_reg_reg[5]\,
      I2 => \^q\(0),
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[6]\,
      I1 => \^q\(0),
      O => \^o1\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_98 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_98 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_98;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_98 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_synchronizer_ff_99 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_synchronizer_ff_99 : entity is "synchronizer_ff";
end control_to_core_slave_axi_synchronizer_ff_99;

architecture STRUCTURE of control_to_core_slave_axi_synchronizer_ff_99 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_10\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_10\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_10\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_11\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_11\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_11\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_12\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_12\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_12\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_13\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_13\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_13\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_13\ is
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \wr_pntr_bin[7]_i_1\ : label is "soft_lutpair58";
begin
  p_0_in(8 downto 0) <= \^p_0_in\(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => \^p_0_in\(8)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^p_0_in\(3),
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^p_0_in\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^p_0_in\(8),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^p_0_in\(8),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(8),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^p_0_in\(8),
      O => \^p_0_in\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^p_0_in\(8),
      O => \^p_0_in\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_14\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_14\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_14\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rd_pntr_bin[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1\ : label is "soft_lutpair61";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_29\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_29\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_29\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_29\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_30\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_30\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_30\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_31\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_31\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_31\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_32\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_32\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_32\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_32\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_33\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_33\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_33\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_34\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_34\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_34\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_34\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_35\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_35\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_35\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_35\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_36\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_36\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_36\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_37\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_37\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_37\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_37\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_38\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_38\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_38\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_38\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_39\ is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_39\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_39\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_39\ is
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_bin[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wr_pntr_bin[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wr_pntr_bin[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_pntr_bin[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wr_pntr_bin[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_pntr_bin[6]_i_1\ : label is "soft_lutpair39";
begin
  p_0_in(8 downto 0) <= \^p_0_in\(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => \^p_0_in\(8)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^p_0_in\(3),
      O => \^p_0_in\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^p_0_in\(3),
      O => \^p_0_in\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^p_0_in\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^p_0_in\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^p_0_in\(8),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^p_0_in\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^p_0_in\(8),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^p_0_in\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^p_0_in\(8),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^p_0_in\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^p_0_in\(8),
      O => \^p_0_in\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^p_0_in\(8),
      O => \^p_0_in\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_4\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_4\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_4\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I1(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_40\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_40\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_40\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_40\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_Q_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_Q_reg_reg[7]\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_bin[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_pntr_bin[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rd_pntr_bin[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rd_pntr_bin[5]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rd_pntr_bin[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_pntr_bin[7]_i_1\ : label is "soft_lutpair42";
begin
  O1(7 downto 0) <= \^o1\(7 downto 0);
  Q(0) <= \^q\(0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(0),
      Q => \n_0_Q_reg_reg[0]\
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(1),
      Q => \n_0_Q_reg_reg[1]\
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(2),
      Q => \n_0_Q_reg_reg[2]\
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(3),
      Q => \n_0_Q_reg_reg[3]\
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(4),
      Q => \n_0_Q_reg_reg[4]\
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(5),
      Q => \n_0_Q_reg_reg[5]\
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(6),
      Q => \n_0_Q_reg_reg[6]\
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(7),
      Q => \n_0_Q_reg_reg[7]\
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => D(8),
      Q => \^q\(0)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \n_0_Q_reg_reg[0]\,
      I3 => \^o1\(3),
      O => \^o1\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[2]\,
      I1 => \n_0_Q_reg_reg[1]\,
      I2 => \^o1\(3),
      O => \^o1\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\(3),
      I1 => \n_0_Q_reg_reg[2]\,
      O => \^o1\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[4]\,
      I1 => \^q\(0),
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \n_0_Q_reg_reg[7]\,
      I4 => \n_0_Q_reg_reg[5]\,
      I5 => \n_0_Q_reg_reg[3]\,
      O => \^o1\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_Q_reg_reg[5]\,
      I1 => \n_0_Q_reg_reg[7]\,
      I2 => \n_0_Q_reg_reg[6]\,
      I3 => \^q\(0),
      I4 => \n_0_Q_reg_reg[4]\,
      O => \^o1\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \n_0_Q_reg_reg[7]\,
      I3 => \n_0_Q_reg_reg[5]\,
      O => \^o1\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \n_0_Q_reg_reg[6]\,
      I2 => \^q\(0),
      O => \^o1\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_Q_reg_reg[7]\,
      I1 => \^q\(0),
      O => \^o1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_5\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_5\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_5\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_6\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_6\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_6\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_7\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_7\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_7\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_8\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_8\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_8\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_synchronizer_ff__parameterized0_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_synchronizer_ff__parameterized0_9\ : entity is "synchronizer_ff";
end \control_to_core_slave_axi_synchronizer_ff__parameterized0_9\;

architecture STRUCTURE of \control_to_core_slave_axi_synchronizer_ff__parameterized0_9\ is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute msgon : string;
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(0),
      Q => Q(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(1),
      Q => Q(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(2),
      Q => Q(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(3),
      Q => Q(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(4),
      Q => Q(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(5),
      Q => Q(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(6),
      Q => Q(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(7),
      Q => Q(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_bin_cntr : entity is "wr_bin_cntr";
end control_to_core_slave_axi_wr_bin_cntr;

architecture STRUCTURE of control_to_core_slave_axi_wr_bin_cntr is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair35";
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  O4(5 downto 0) <= \^o4\(5 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
RAM_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => p_1_out,
      I1 => wr_en,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => O3
    );
RAM_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => wr_en,
      I3 => p_1_out,
      O => O6
    );
RAM_reg_192_255_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => p_1_out,
      I1 => wr_en,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => O7
    );
RAM_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => wr_en,
      I3 => p_1_out,
      O => O5
    );
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(6),
      I1 => RD_PNTR_WR(6),
      O => I2(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(5),
      I1 => RD_PNTR_WR(5),
      O => I2(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(4),
      I1 => RD_PNTR_WR(4),
      O => I2(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(3),
      I1 => RD_PNTR_WR(3),
      O => I2(0)
    );
\gdiff.diff_pntr_pad[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(7),
      I1 => RD_PNTR_WR(7),
      O => I3(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => \^o4\(0),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => \^o4\(0),
      I3 => \^o4\(1),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o4\(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => \^o4\(1),
      I4 => \^o4\(2),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o4\(1),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => \^o4\(0),
      I4 => \^o4\(2),
      I5 => \^o4\(3),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^o4\(4),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^o4\(4),
      I2 => \^o4\(5),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(1),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => \^o4\(0),
      I5 => \^o4\(2),
      O => \n_0_gic0.gc0.count[7]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => I1(0),
      Q => \^o2\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => wr_pntr_plus2(1),
      Q => \^o2\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(0),
      Q => \^o2\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(1),
      Q => \^o2\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(2),
      Q => \^o2\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(3),
      Q => \^o2\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(4),
      Q => \^o2\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(5),
      Q => \^o2\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => I1(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(2),
      Q => \^o4\(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(3),
      Q => \^o4\(1)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(4),
      Q => \^o4\(2)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(5),
      Q => \^o4\(3)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(6),
      Q => \^o4\(4)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(7),
      Q => \^o4\(5)
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
    port map (
      I0 => RD_PNTR_WR(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => wr_pntr_plus2(1),
      I5 => RD_PNTR_WR(1),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_bin_cntr_60 is
  port (
    O1 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_bin_cntr_60 : entity is "wr_bin_cntr";
end control_to_core_slave_axi_wr_bin_cntr_60;

architecture STRUCTURE of control_to_core_slave_axi_wr_bin_cntr_60 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(6),
      I1 => RD_PNTR_WR(6),
      O => I2(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(5),
      I1 => RD_PNTR_WR(5),
      O => I2(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(4),
      I1 => RD_PNTR_WR(4),
      O => I2(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(3),
      I1 => RD_PNTR_WR(3),
      O => I2(0)
    );
\gdiff.diff_pntr_pad[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(7),
      I1 => RD_PNTR_WR(7),
      O => I3(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => \^q\(0),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(4),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \n_0_gic0.gc0.count[7]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => I1(0),
      Q => \^o2\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => wr_pntr_plus2(1),
      Q => \^o2\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o2\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o2\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o2\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o2\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o2\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => \^o2\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(0),
      Q => O3(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(1),
      Q => O3(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(2),
      Q => O3(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(3),
      Q => O3(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(4),
      Q => O3(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(5),
      Q => O3(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(6),
      Q => O3(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o2\(7),
      Q => O3(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => I1(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(2),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(3),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(4),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(5),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(6),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(7),
      Q => \^q\(5)
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
    port map (
      I0 => RD_PNTR_WR(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => wr_pntr_plus2(1),
      I5 => RD_PNTR_WR(1),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_bin_cntr_94 is
  port (
    O1 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_bin_cntr_94 : entity is "wr_bin_cntr";
end control_to_core_slave_axi_wr_bin_cntr_94;

architecture STRUCTURE of control_to_core_slave_axi_wr_bin_cntr_94 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_gic0.gc0.count[7]_i_2\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(2),
      I1 => O2(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(1),
      I1 => O2(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(0),
      I1 => O2(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(6),
      I1 => O2(6),
      O => I2(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(5),
      I1 => O2(5),
      O => I2(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(4),
      I1 => O2(4),
      O => I2(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(3),
      I1 => O2(3),
      O => I2(0)
    );
\gdiff.diff_pntr_pad[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(7),
      I1 => O2(7),
      O => I3(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => \^q\(0),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(1),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(4),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gic0.gc0.count[7]_i_2\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \n_0_gic0.gc0.count[7]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => wr_pntr_plus2(1),
      Q => \^o3\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => \^o3\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => \^o3\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => \^o3\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => \^o3\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => \^o3\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => \^o3\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(0),
      Q => O4(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(1),
      Q => O4(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(2),
      Q => O4(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(3),
      Q => O4(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(4),
      Q => O4(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(5),
      Q => O4(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(6),
      Q => O4(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(7),
      Q => O4(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => I1(0),
      Q => wr_pntr_plus2(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(2),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(3),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(4),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(5),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(6),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(7),
      Q => \^q\(5)
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000090"
    )
    port map (
      I0 => O2(0),
      I1 => wr_pntr_plus2(0),
      I2 => wr_en,
      I3 => p_1_out,
      I4 => wr_pntr_plus2(1),
      I5 => O2(1),
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_bin_cntr__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    comp2 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \control_to_core_slave_axi_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_bin_cntr__parameterized0\ is
  signal \^o4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O4(7 downto 0) <= \^o4\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(2),
      I1 => O2(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => O2(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => O2(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(6),
      I1 => O2(6),
      O => I2(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(5),
      I1 => O2(5),
      O => I2(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(4),
      I1 => O2(4),
      O => I2(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => O2(3),
      O => I2(0)
    );
\gdiff.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => O2(8),
      O => I3(1)
    );
\gdiff.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(7),
      I1 => O2(7),
      O => I3(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o4\(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o4\(0),
      I1 => \^o4\(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o4\(2),
      I1 => \^o4\(0),
      I2 => \^o4\(1),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o4\(1),
      I1 => \^o4\(0),
      I2 => \^o4\(2),
      I3 => \^o4\(3),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o4\(4),
      I1 => \^o4\(1),
      I2 => \^o4\(0),
      I3 => \^o4\(2),
      I4 => \^o4\(3),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o4\(5),
      I1 => \^o4\(3),
      I2 => \^o4\(2),
      I3 => \^o4\(0),
      I4 => \^o4\(1),
      I5 => \^o4\(4),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o4\(6),
      I1 => \^o4\(4),
      I2 => \n_0_gic0.gc0.count[8]_i_2\,
      I3 => \^o4\(5),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o4\(7),
      I1 => \^o4\(5),
      I2 => \n_0_gic0.gc0.count[8]_i_2\,
      I3 => \^o4\(4),
      I4 => \^o4\(6),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => \^o4\(6),
      I2 => \^o4\(4),
      I3 => \n_0_gic0.gc0.count[8]_i_2\,
      I4 => \^o4\(5),
      I5 => \^o4\(7),
      O => \plusOp__1\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o4\(3),
      I1 => \^o4\(2),
      I2 => \^o4\(0),
      I3 => \^o4\(1),
      O => \n_0_gic0.gc0.count[8]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \^o4\(0),
      PRE => I1(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o4\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => wr_pntr_plus2(8),
      Q => p_8_out(8)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => O5(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => O5(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => O5(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => O5(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => O5(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => O5(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(6),
      Q => O5(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(7),
      Q => O5(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => p_8_out(8),
      Q => O5(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(0),
      Q => \^o4\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => I1(0),
      Q => \^o4\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(2),
      Q => \^o4\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(3),
      Q => \^o4\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(4),
      Q => \^o4\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(5),
      Q => \^o4\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(6),
      Q => \^o4\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(7),
      Q => \^o4\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(8),
      Q => wr_pntr_plus2(8)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => O2(8),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => O2(8),
      O => O3
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
    port map (
      I0 => comp2,
      I1 => wr_en,
      I2 => p_1_out,
      I3 => comp1,
      I4 => rst_full_gen_i,
      O => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_bin_cntr__parameterized0_21\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    comp2 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_bin_cntr__parameterized0_21\ : entity is "wr_bin_cntr";
end \control_to_core_slave_axi_wr_bin_cntr__parameterized0_21\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_bin_cntr__parameterized0_21\ is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gic0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_2\ : label is "soft_lutpair47";
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gdiff.diff_pntr_pad[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
\gdiff.diff_pntr_pad[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
\gdiff.diff_pntr_pad[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
\gdiff.diff_pntr_pad[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => I2(3)
    );
\gdiff.diff_pntr_pad[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => I2(2)
    );
\gdiff.diff_pntr_pad[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => I2(1)
    );
\gdiff.diff_pntr_pad[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => I2(0)
    );
\gdiff.diff_pntr_pad[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => RD_PNTR_WR(8),
      O => I3(1)
    );
\gdiff.diff_pntr_pad[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => I3(0)
    );
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__1\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__1\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      O => \plusOp__1\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__1\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o3\(4),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(3),
      O => \plusOp__1\(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(2),
      I3 => \^o3\(0),
      I4 => \^o3\(1),
      I5 => \^o3\(4),
      O => \plusOp__1\(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \^o3\(4),
      I2 => \n_0_gic0.gc0.count[8]_i_2\,
      I3 => \^o3\(5),
      O => \plusOp__1\(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \^o3\(7),
      I1 => \^o3\(5),
      I2 => \n_0_gic0.gc0.count[8]_i_2\,
      I3 => \^o3\(4),
      I4 => \^o3\(6),
      O => \plusOp__1\(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => \^o3\(6),
      I2 => \^o3\(4),
      I3 => \n_0_gic0.gc0.count[8]_i_2\,
      I4 => \^o3\(5),
      I5 => \^o3\(7),
      O => \plusOp__1\(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(2),
      I2 => \^o3\(0),
      I3 => \^o3\(1),
      O => \n_0_gic0.gc0.count[8]_i_2\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \^o3\(0),
      PRE => I1(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => wr_pntr_plus2(8),
      Q => p_8_out(8)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(0),
      Q => O4(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(1),
      Q => O4(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(2),
      Q => O4(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(3),
      Q => O4(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(4),
      Q => O4(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(5),
      Q => O4(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(6),
      Q => O4(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \^q\(7),
      Q => O4(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => p_8_out(8),
      Q => O4(8)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(0),
      Q => \^o3\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      PRE => I1(0),
      Q => \^o3\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(2),
      Q => \^o3\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(3),
      Q => \^o3\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(4),
      Q => \^o3\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(5),
      Q => \^o3\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(6),
      Q => \^o3\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(7),
      Q => \^o3\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => E(0),
      CLR => I1(0),
      D => \plusOp__1\(8),
      Q => wr_pntr_plus2(8)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_8_out(8),
      I1 => RD_PNTR_WR(8),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(8),
      O => O2
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
    port map (
      I0 => comp2,
      I1 => wr_en,
      I2 => p_1_out,
      I3 => comp1,
      I4 => rst_full_gen_i,
      O => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_pf_as is
  port (
    prog_full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_pf_as : entity is "wr_pf_as";
end control_to_core_slave_axi_wr_pf_as;

architecture STRUCTURE of control_to_core_slave_axi_wr_pf_as is
  signal diff_pntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(2),
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(3),
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(4),
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(7),
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(8),
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(8),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I3(0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(5),
      I2 => diff_pntr(2),
      I3 => diff_pntr(1),
      I4 => diff_pntr(4),
      I5 => diff_pntr(3),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => rst_d2,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_pf_as_58 is
  port (
    prog_full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_pf_as_58 : entity is "wr_pf_as";
end control_to_core_slave_axi_wr_pf_as_58;

architecture STRUCTURE of control_to_core_slave_axi_wr_pf_as_58 is
  signal diff_pntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(2),
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(3),
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(4),
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(7),
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(8),
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(8),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I3(0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(5),
      I2 => diff_pntr(2),
      I3 => diff_pntr(1),
      I4 => diff_pntr(4),
      I5 => diff_pntr(3),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => rst_d2,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_pf_as_92 is
  port (
    prog_full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_pf_as_92 : entity is "wr_pf_as";
end control_to_core_slave_axi_wr_pf_as_92;

architecture STRUCTURE of control_to_core_slave_axi_wr_pf_as_92 is
  signal diff_pntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(2),
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(3),
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(4),
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(7),
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(8),
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(8),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I3(0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => rst_full_gen_i,
      I3 => p_1_out,
      I4 => \^prog_full\,
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(5),
      I2 => diff_pntr(2),
      I3 => diff_pntr(1),
      I4 => diff_pntr(4),
      I5 => diff_pntr(3),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => rst_d2,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_pf_as__parameterized0\ is
  port (
    prog_full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_pf_as__parameterized0\ : entity is "wr_pf_as";
end \control_to_core_slave_axi_wr_pf_as__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_pf_as__parameterized0\ is
  signal diff_pntr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(2),
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(3),
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(4),
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(7),
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(8),
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(9),
      Q => diff_pntr(8)
    );
\gdiff.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3) => '0',
      S(2) => '0',
      S(1 downto 0) => I3(1 downto 0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => diff_pntr(8),
      I3 => rst_full_gen_i,
      I4 => p_1_out,
      I5 => \^prog_full\,
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(1),
      I2 => diff_pntr(3),
      I3 => diff_pntr(6),
      I4 => diff_pntr(4),
      I5 => diff_pntr(5),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => rst_d2,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_pf_as__parameterized0_19\ is
  port (
    prog_full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_pf_as__parameterized0_19\ : entity is "wr_pf_as";
end \control_to_core_slave_axi_wr_pf_as__parameterized0_19\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_pf_as__parameterized0_19\ is
  signal diff_pntr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_1\ : STD_LOGIC;
  signal \n_0_gpf1.prog_full_i_i_2\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  prog_full <= \^prog_full\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(2),
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(3),
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(3 downto 0),
      O(3 downto 0) => plusOp(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => '0'
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(4),
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(5),
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(6),
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(7),
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[3]_i_1\,
      CO(3) => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(2) => \n_1_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(1) => \n_2_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => wr_pntr_plus1_pad(7 downto 4),
      O(3 downto 0) => plusOp(7 downto 4),
      S(3 downto 0) => I2(3 downto 0)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(8),
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I1(0),
      D => plusOp(9),
      Q => diff_pntr(8)
    );
\gdiff.diff_pntr_pad_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gdiff.diff_pntr_pad_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gdiff.diff_pntr_pad_reg[9]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => wr_pntr_plus1_pad(8),
      O(3 downto 2) => \NLW_gdiff.diff_pntr_pad_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(9 downto 8),
      S(3) => '0',
      S(2) => '0',
      S(1 downto 0) => I3(1 downto 0)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
    port map (
      I0 => \n_0_gpf1.prog_full_i_i_2\,
      I1 => diff_pntr(7),
      I2 => diff_pntr(8),
      I3 => rst_full_gen_i,
      I4 => p_1_out,
      I5 => \^prog_full\,
      O => \n_0_gpf1.prog_full_i_i_1\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(1),
      I2 => diff_pntr(3),
      I3 => diff_pntr(6),
      I4 => diff_pntr(4),
      I5 => diff_pntr(5),
      O => \n_0_gpf1.prog_full_i_i_2\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => \n_0_gpf1.prog_full_i_i_1\,
      PRE => rst_d2,
      Q => \^prog_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_status_flags_as : entity is "wr_status_flags_as";
end control_to_core_slave_axi_wr_status_flags_as;

architecture STRUCTURE of control_to_core_slave_axi_wr_status_flags_as is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
\gic0.gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_status_flags_as_59 is
  port (
    full : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_status_flags_as_59 : entity is "wr_status_flags_as";
end control_to_core_slave_axi_wr_status_flags_as_59;

architecture STRUCTURE of control_to_core_slave_axi_wr_status_flags_as_59 is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_status_flags_as_93 is
  port (
    full : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_status_flags_as_93 : entity is "wr_status_flags_as";
end control_to_core_slave_axi_wr_status_flags_as_93;

architecture STRUCTURE of control_to_core_slave_axi_wr_status_flags_as_93 is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_ch0_ctrl is
  port (
    send_ch0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    calib_pattern : out STD_LOGIC_VECTOR ( 0 to 0 );
    send_intr6_out : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    send_ch01_out : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    ar_ch_fc : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wd_ch_fc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    aw_ch_fc : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_aresetn : in STD_LOGIC;
    rx_intr_data : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC;
    tx_ch0_ready : in STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_ch0_ctrl : entity is "axi_chip2chip_v4_2_ch0_ctrl";
end control_to_core_slave_axi_axi_chip2chip_v4_2_ch0_ctrl;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_ch0_ctrl is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal intr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\ : signal is "yes";
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\ : signal is "yes";
  signal \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\ : signal is "yes";
  signal n_0_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal \n_0_calib_intr_gen.send_intr_reg\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[10]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[11]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[3]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[4]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[5]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[6]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[7]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[8]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_data_reg[9]\ : STD_LOGIC;
  signal \n_0_calib_intr_gen.tx_ch0_valid_i_1\ : STD_LOGIC;
  signal n_1_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_sync_cell_intr_out_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_sync_cell_intr_in_inst : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal send_calib : STD_LOGIC;
  signal \^send_ch0\ : STD_LOGIC;
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\ : label is "yes";
begin
  AR(0) <= \^ar\(0);
  O1 <= \^o1\;
  O6 <= \^o6\;
  send_ch0 <= \^send_ch0\;
\FSM_sequential_calib_intr_gen.cal_nibble[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0002FF"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => tx_phy_ctrl(1),
      I4 => tx_phy_ctrl(0),
      I5 => I10,
      O => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[0]_i_1\
    );
\FSM_sequential_calib_intr_gen.cal_nibble[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2000"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I3 => tx_phy_ctrl(1),
      I4 => tx_phy_ctrl(0),
      I5 => I10,
      O => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[1]_i_1\
    );
\FSM_sequential_calib_intr_gen.cal_nibble[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => tx_phy_ctrl(1),
      I3 => tx_phy_ctrl(0),
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I5 => I10,
      O => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[2]_i_1\
    );
\FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[0]_i_1\,
      Q => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      R => '0'
    );
\FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[1]_i_1\,
      Q => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      R => '0'
    );
\FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_FSM_sequential_calib_intr_gen.cal_nibble[2]_i_1\,
      Q => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      R => '0'
    );
axi_chip2chip_sync_cell_intr_in_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell
    port map (
      I1 => \n_0_calib_intr_gen.send_intr_reg\,
      I2 => I2,
      I3 => \^o1\,
      O1(3 downto 0) => sync_flop_5(3 downto 0),
      O2 => n_4_axi_chip2chip_sync_cell_intr_in_inst,
      Q(3 downto 0) => p_1_in(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      clk_ph_out => clk_ph_out,
      rx_user_reset => rx_user_reset
    );
axi_chip2chip_sync_cell_intr_out_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell_41
    port map (
      O1(3) => n_0_axi_chip2chip_sync_cell_intr_out_inst,
      O1(2) => n_1_axi_chip2chip_sync_cell_intr_out_inst,
      O1(1) => n_2_axi_chip2chip_sync_cell_intr_out_inst,
      O1(0) => n_3_axi_chip2chip_sync_cell_intr_out_inst,
      Q(3 downto 0) => intr_data(3 downto 0),
      m_aclk => m_aclk
    );
\calib_intr_gen.intr_flop_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => n_4_axi_chip2chip_sync_cell_intr_in_inst,
      Q => \^o1\,
      R => '0'
    );
\calib_intr_gen.send_calib_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2,
      Q => send_calib,
      R => rx_user_reset
    );
\calib_intr_gen.send_ch0_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => send_ch01_out,
      Q => \^send_ch0\,
      R => '0'
    );
\calib_intr_gen.send_intr_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => send_intr6_out,
      Q => \n_0_calib_intr_gen.send_intr_reg\,
      R => '0'
    );
\calib_intr_gen.tx_ch0_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\
    );
\calib_intr_gen.tx_ch0_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\
    );
\calib_intr_gen.tx_ch0_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\
    );
\calib_intr_gen.tx_ch0_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\
    );
\calib_intr_gen.tx_ch0_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\
    );
\calib_intr_gen.tx_ch0_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\
    );
\calib_intr_gen.tx_ch0_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\
    );
\calib_intr_gen.tx_ch0_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => tx_phy_ctrl(0),
      I3 => I9(0),
      I4 => tx_phy_ctrl(1),
      I5 => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      O => \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\
    );
\calib_intr_gen.tx_ch0_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => p_1_in(0),
      Q => O7(0),
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[10]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[11]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => p_1_in(1),
      Q => O7(1),
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => p_1_in(2),
      Q => O7(2),
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => E(0),
      D => p_1_in(3),
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[3]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[4]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[5]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[6]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[7]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[8]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_data[9]_i_1\,
      Q => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      R => rx_user_reset
    );
\calib_intr_gen.tx_ch0_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o6\,
      I2 => tx_ch0_ready,
      I3 => I2,
      I4 => rx_user_reset,
      O => \n_0_calib_intr_gen.tx_ch0_valid_i_1\
    );
\calib_intr_gen.tx_ch0_valid_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_calib_intr_gen.tx_ch0_valid_i_1\,
      Q => \^o6\,
      R => '0'
    );
\intr_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => rx_intr_data,
      D => I8(0),
      Q => intr_data(0),
      R => rx_user_reset
    );
\intr_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => rx_intr_data,
      D => I8(1),
      Q => intr_data(1),
      R => rx_user_reset
    );
\intr_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => rx_intr_data,
      D => I8(2),
      Q => intr_data(2),
      R => rx_user_reset
    );
\intr_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => rx_intr_data,
      D => I8(3),
      Q => intr_data(3),
      R => rx_user_reset
    );
\intr_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => m_aresetn,
      O => \^ar\(0)
    );
\intr_out_reg[0]\: unisim.vcomponents.FDCE
    port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => n_3_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_m2s_intr_out(0)
    );
\intr_out_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => n_2_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_m2s_intr_out(1)
    );
\intr_out_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => n_1_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_m2s_intr_out(2)
    );
\intr_out_reg[3]\: unisim.vcomponents.FDCE
    port map (
      C => m_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => n_0_axi_chip2chip_sync_cell_intr_out_inst,
      Q => axi_c2c_m2s_intr_out(3)
    );
\slot_select[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^send_ch0\,
      I1 => send_calib,
      O => O5(0)
    );
\sync_intr_in_d1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(0),
      Q => p_1_in(0),
      R => '0'
    );
\sync_intr_in_d1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(1),
      Q => p_1_in(1),
      R => '0'
    );
\sync_intr_in_d1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(2),
      Q => p_1_in(2),
      R => '0'
    );
\sync_intr_in_d1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => sync_flop_5(3),
      Q => p_1_in(3),
      R => '0'
    );
\tdm_data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF59"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => Q(1),
      I4 => Q(3),
      O => D(0)
    );
\tdm_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFBBBFBBBFB"
    )
    port map (
      I0 => I7,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[4]\,
      I5 => Q(0),
      O => D(6)
    );
\tdm_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAEEBAEEBAEE"
    )
    port map (
      I0 => I1,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[5]\,
      I5 => Q(0),
      O => D(7)
    );
\tdm_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBEBBBEBBBEB"
    )
    port map (
      I0 => I3,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[6]\,
      I5 => Q(0),
      O => D(8)
    );
\tdm_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBABBBABBBA"
    )
    port map (
      I0 => I4,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[7]\,
      I5 => Q(0),
      O => D(9)
    );
\tdm_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBFBBBFBBBFB"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[8]\,
      I5 => Q(0),
      O => D(10)
    );
\tdm_data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FF888"
    )
    port map (
      I0 => \n_0_calib_intr_gen.tx_ch0_data_reg[9]\,
      I1 => Q(0),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      O => D(11)
    );
\tdm_data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F88F8FF"
    )
    port map (
      I0 => \n_0_calib_intr_gen.tx_ch0_data_reg[10]\,
      I1 => Q(0),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => D(12)
    );
\tdm_data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FFF8"
    )
    port map (
      I0 => \n_0_calib_intr_gen.tx_ch0_data_reg[11]\,
      I1 => Q(0),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => D(13)
    );
\tdm_data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => Q(2),
      I4 => Q(3),
      O => D(1)
    );
\tdm_data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F44FFFF"
    )
    port map (
      I0 => send_calib,
      I1 => aw_ch_fc,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => D(2)
    );
\tdm_data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4FF444"
    )
    port map (
      I0 => send_calib,
      I1 => ar_ch_fc,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      O => D(3)
    );
\tdm_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F44F4FF"
    )
    port map (
      I0 => send_calib,
      I1 => wd_ch_fc,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => D(4)
    );
\tdm_data_out[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      O => calib_pattern(0)
    );
\tdm_data_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F88FFFF"
    )
    port map (
      I0 => Q(2),
      I1 => dout(0),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => O4
    );
\tdm_data_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FF888"
    )
    port map (
      I0 => Q(2),
      I1 => dout(1),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      O => O2
    );
\tdm_data_out[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F88F8FF"
    )
    port map (
      I0 => dout(2),
      I1 => Q(2),
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I4 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      O => O3
    );
\tdm_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBABBBABBBA"
    )
    port map (
      I0 => I5,
      I1 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[0]\,
      I2 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[2]\,
      I3 => \n_0_FSM_sequential_calib_intr_gen.cal_nibble_reg[1]\,
      I4 => \n_0_calib_intr_gen.tx_ch0_data_reg[3]\,
      I5 => Q(0),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_phy_init is
  port (
    aurora_rst_out_cdc_to : out STD_LOGIC;
    aurora_rst_out_r1 : out STD_LOGIC;
    aurora_rst_out_r2 : out STD_LOGIC;
    calib_start : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    send_intr6_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    send_ch01_out : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    tx_ch0_valid : in STD_LOGIC;
    idelay_ready : in STD_LOGIC;
    calib_error : in STD_LOGIC;
    calib_done : in STD_LOGIC;
    I6 : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_init : entity is "axi_chip2chip_v4_2_phy_init";
end control_to_core_slave_axi_axi_chip2chip_v4_2_phy_init;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_init is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal master_ack : STD_LOGIC;
  signal master_init : STD_LOGIC;
  signal master_nack : STD_LOGIC;
  signal n_0_calib_done_flop_i_1 : STD_LOGIC;
  signal n_0_calib_error_flop_i_1 : STD_LOGIC;
  signal \n_0_pat_count[2]_i_1\ : STD_LOGIC;
  signal \n_0_pat_count[3]_i_1\ : STD_LOGIC;
  signal \n_0_pat_count[3]_i_2\ : STD_LOGIC;
  signal n_0_rx_phy_ready_i_1 : STD_LOGIC;
  signal \n_0_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_state_reg[0]\ : STD_LOGIC;
  signal \n_0_state_reg[1]\ : STD_LOGIC;
  signal \n_0_state_reg[3]\ : STD_LOGIC;
  signal \n_0_state_reg[4]\ : STD_LOGIC;
  signal \n_0_state_reg[5]\ : STD_LOGIC;
  signal \n_0_state_reg[6]\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[0]_i_2\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[1]_i_1\ : STD_LOGIC;
  signal \n_0_tx_phy_ctrl[2]_i_1\ : STD_LOGIC;
  signal n_0_tx_phy_ready_i_1 : STD_LOGIC;
  signal n_0_tx_phy_ready_i_2 : STD_LOGIC;
  signal next_calib_start : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pat_count_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_phy_ready\ : STD_LOGIC;
  signal src_data : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^tx_phy_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_calib_intr_gen.cal_nibble[2]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \calib_intr_gen.send_ch0_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \calib_intr_gen.send_intr_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \calib_intr_gen.tx_ch0_data[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \state[7]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state[7]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \state[7]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tx_phy_ctrl[0]_i_2\ : label is "soft_lutpair71";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  rx_phy_ready <= \^rx_phy_ready\;
  tx_phy_ready <= \^tx_phy_ready\;
\FSM_sequential_calib_intr_gen.cal_nibble[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => I3,
      I1 => \^o3\,
      I2 => \^o2\,
      I3 => \^o1\,
      O => O4
    );
aw_fifo_reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_phy_ready\,
      O => O6
    );
axi_chip2chip_sync_cell_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_sync_cell__parameterized0\
    port map (
      D(2 downto 0) => src_data(2 downto 0),
      O7(2 downto 0) => O7(2 downto 0),
      m_aclk => m_aclk
    );
calib_done_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000004"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_state_reg[5]\,
      I2 => \^q\(1),
      I3 => \n_0_state_reg[0]\,
      I4 => \n_0_tx_phy_ctrl[0]_i_2\,
      I5 => src_data(2),
      O => n_0_calib_done_flop_i_1
    );
calib_done_flop_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3,
      D => n_0_calib_done_flop_i_1,
      Q => src_data(2)
    );
calib_error_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000010"
    )
    port map (
      I0 => \n_0_state_reg[6]\,
      I1 => \n_0_state_reg[5]\,
      I2 => \^q\(1),
      I3 => \n_0_state_reg[0]\,
      I4 => \n_0_tx_phy_ctrl[0]_i_2\,
      I5 => src_data(1),
      O => n_0_calib_error_flop_i_1
    );
calib_error_flop_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => n_0_calib_error_flop_i_1,
      Q => src_data(1),
      R => I3
    );
\calib_intr_gen.send_calib_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => \^o3\,
      O => O5
    );
\calib_intr_gen.send_ch0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F02"
    )
    port map (
      I0 => I5,
      I1 => tx_ch0_valid,
      I2 => I3,
      I3 => \^o1\,
      I4 => \^o2\,
      I5 => \^o3\,
      O => send_ch01_out
    );
\calib_intr_gen.send_intr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => I5,
      I4 => tx_ch0_valid,
      I5 => I3,
      O => send_intr6_out
    );
\calib_intr_gen.tx_ch0_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => tx_ch0_valid,
      I1 => I5,
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => \^o1\,
      O => E(0)
    );
calib_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_state_reg[1]\,
      I1 => \^q\(0),
      I2 => \n_0_state[7]_i_4\,
      O => next_calib_start
    );
calib_start_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => next_calib_start,
      Q => calib_start,
      R => I3
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_r1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '0',
      O => aurora_rst_out_r2
    );
\pat_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \pat_count_reg__0\(0),
      O => p_0_in(0)
    );
\pat_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \pat_count_reg__0\(0),
      I1 => \pat_count_reg__0\(1),
      O => p_0_in(1)
    );
\pat_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \pat_count_reg__0\(0),
      I1 => \pat_count_reg__0\(1),
      I2 => \pat_count_reg__0\(2),
      O => \n_0_pat_count[2]_i_1\
    );
\pat_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_state_reg[1]\,
      I2 => \n_0_state[7]_i_4\,
      O => \n_0_pat_count[3]_i_1\
    );
\pat_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \pat_count_reg__0\(2),
      I1 => \pat_count_reg__0\(1),
      I2 => \pat_count_reg__0\(0),
      I3 => \pat_count_reg__0\(3),
      O => \n_0_pat_count[3]_i_2\
    );
\pat_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(0),
      Q => \pat_count_reg__0\(0),
      R => I3
    );
\pat_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => p_0_in(1),
      Q => \pat_count_reg__0\(1),
      R => I3
    );
\pat_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => \n_0_pat_count[2]_i_1\,
      Q => \pat_count_reg__0\(2),
      R => I3
    );
\pat_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_pat_count[3]_i_1\,
      D => \n_0_pat_count[3]_i_2\,
      Q => \pat_count_reg__0\(3),
      R => I3
    );
phy_error_flop_reg: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '0',
      Q => src_data(0),
      R => '0'
    );
rx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEB00000100"
    )
    port map (
      I0 => \n_0_tx_phy_ctrl[0]_i_2\,
      I1 => \n_0_state_reg[0]\,
      I2 => \^q\(1),
      I3 => \n_0_state_reg[5]\,
      I4 => \n_0_state_reg[6]\,
      I5 => \^rx_phy_ready\,
      O => n_0_rx_phy_ready_i_1
    );
rx_phy_ready_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3,
      D => n_0_rx_phy_ready_i_1,
      Q => \^rx_phy_ready\
    );
\sio_slav_calib_fsm.master_ack_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I2,
      Q => master_ack,
      R => '0'
    );
\sio_slav_calib_fsm.master_init_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I1,
      Q => master_init,
      R => '0'
    );
\sio_slav_calib_fsm.master_nack_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I4,
      Q => master_nack,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => master_ack,
      I1 => idelay_ready,
      I2 => \n_0_state_reg[0]\,
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      I0 => idelay_ready,
      I1 => master_ack,
      I2 => \n_0_state_reg[0]\,
      I3 => \n_0_state_reg[1]\,
      I4 => \n_0_state[2]_i_2\,
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44444F4"
    )
    port map (
      I0 => \n_0_state[2]_i_2\,
      I1 => \n_0_state_reg[1]\,
      I2 => \^q\(0),
      I3 => calib_error,
      I4 => calib_done,
      O => next_state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \pat_count_reg__0\(2),
      I1 => \pat_count_reg__0\(1),
      I2 => \pat_count_reg__0\(0),
      I3 => \pat_count_reg__0\(3),
      O => \n_0_state[2]_i_2\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
    port map (
      I0 => calib_done,
      I1 => \^q\(0),
      I2 => calib_error,
      I3 => master_nack,
      I4 => \n_0_state_reg[3]\,
      O => next_state(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF909090"
    )
    port map (
      I0 => master_init,
      I1 => master_ack,
      I2 => \n_0_state_reg[4]\,
      I3 => master_nack,
      I4 => \n_0_state_reg[3]\,
      O => next_state(4)
    );
\state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_state_reg[5]\,
      I1 => \n_0_state_reg[6]\,
      O => next_state(5)
    );
\state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => master_ack,
      I1 => \n_0_state_reg[4]\,
      I2 => master_init,
      O => next_state(6)
    );
\state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
    port map (
      I0 => \n_0_state[7]_i_3\,
      I1 => \n_0_state_reg[1]\,
      I2 => \^q\(0),
      I3 => \n_0_state[7]_i_4\,
      O => \n_0_state[7]_i_1\
    );
\state[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => I6,
      I1 => master_init,
      I2 => \n_0_state_reg[4]\,
      I3 => master_ack,
      O => next_state(7)
    );
\state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020003033E"
    )
    port map (
      I0 => \n_0_state[7]_i_6\,
      I1 => \n_0_state_reg[5]\,
      I2 => \n_0_state_reg[6]\,
      I3 => \^q\(1),
      I4 => \n_0_state_reg[0]\,
      I5 => \n_0_tx_phy_ctrl[0]_i_2\,
      O => \n_0_state[7]_i_3\
    );
\state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_state_reg[0]\,
      I1 => \^q\(1),
      I2 => \n_0_state_reg[6]\,
      I3 => \n_0_state_reg[5]\,
      I4 => \n_0_state_reg[4]\,
      I5 => \n_0_state_reg[3]\,
      O => \n_0_state[7]_i_4\
    );
\state[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
    port map (
      I0 => \n_0_state_reg[4]\,
      I1 => \n_0_state_reg[3]\,
      I2 => \^q\(0),
      I3 => \n_0_state_reg[1]\,
      O => \n_0_state[7]_i_6\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(0),
      Q => \n_0_state_reg[0]\,
      S => I3
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(1),
      Q => \n_0_state_reg[1]\,
      R => I3
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(2),
      Q => \^q\(0),
      R => I3
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(3),
      Q => \n_0_state_reg[3]\,
      R => I3
    );
\state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(4),
      Q => \n_0_state_reg[4]\,
      R => I3
    );
\state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(5),
      Q => \n_0_state_reg[5]\,
      R => I3
    );
\state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(6),
      Q => \n_0_state_reg[6]\,
      R => I3
    );
\state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => \n_0_state[7]_i_1\,
      D => next_state(7),
      Q => \^q\(1),
      R => I3
    );
\tx_phy_ctrl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => \n_0_tx_phy_ctrl[0]_i_2\,
      I1 => \n_0_state_reg[5]\,
      I2 => \n_0_state[7]_i_1\,
      I3 => \^o2\,
      O => \n_0_tx_phy_ctrl[0]_i_1\
    );
\tx_phy_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_state_reg[1]\,
      I2 => \n_0_state_reg[4]\,
      I3 => \n_0_state_reg[3]\,
      O => \n_0_tx_phy_ctrl[0]_i_2\
    );
\tx_phy_ctrl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_state_reg[6]\,
      I2 => \n_0_state_reg[3]\,
      I3 => \n_0_state[7]_i_1\,
      I4 => \^o3\,
      O => \n_0_tx_phy_ctrl[1]_i_1\
    );
\tx_phy_ctrl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => \n_0_state_reg[4]\,
      I1 => \^q\(1),
      I2 => \n_0_state[7]_i_1\,
      I3 => \^o1\,
      O => \n_0_tx_phy_ctrl[2]_i_1\
    );
\tx_phy_ctrl_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => \n_0_tx_phy_ctrl[0]_i_1\,
      PRE => I3,
      Q => \^o2\
    );
\tx_phy_ctrl_reg[1]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3,
      D => \n_0_tx_phy_ctrl[1]_i_1\,
      Q => \^o3\
    );
\tx_phy_ctrl_reg[2]\: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3,
      D => \n_0_tx_phy_ctrl[2]_i_1\,
      Q => \^o1\
    );
tx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008000"
    )
    port map (
      I0 => master_ack,
      I1 => idelay_ready,
      I2 => \n_0_state_reg[0]\,
      I3 => n_0_tx_phy_ready_i_2,
      I4 => \n_0_tx_phy_ctrl[0]_i_2\,
      I5 => \^tx_phy_ready\,
      O => n_0_tx_phy_ready_i_1
    );
tx_phy_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_state_reg[6]\,
      I2 => \n_0_state_reg[5]\,
      O => n_0_tx_phy_ready_i_2
    );
tx_phy_ready_reg: unisim.vcomponents.FDCE
    port map (
      C => clk_ph_out,
      CE => '1',
      CLR => I3,
      D => n_0_tx_phy_ready_i_1,
      Q => \^tx_phy_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_sio_input is
  port (
    idelay_ready : out STD_LOGIC;
    clk_ph_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_aresetn : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    axi_c2c_selio_rx_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_sio_input : entity is "axi_chip2chip_v4_2_sio_input";
end control_to_core_slave_axi_axi_chip2chip_v4_2_sio_input;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_sio_input is
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^clk_ph_out\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type : string;
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "TRUE";
  attribute box_type of \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "C2C_PHY_group";
  attribute SIM_DELAY_D of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is 0;
  attribute box_type of \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \idelayctrl_gen.IDELAYCTRL_inst\ : label is "C2C_PHY_group";
  attribute box_type of \idelayctrl_gen.IDELAYCTRL_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[0].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[1].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[2].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[3].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[4].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[5].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[6].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[7].IBUF_inst\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "0";
  attribute IFD_DELAY_VALUE of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "AUTO";
  attribute box_type of \single_end_input_gen.signle_end_in[8].IBUF_inst\ : label is "PRIMITIVE";
begin
  Q(17 downto 0) <= \^q\(17 downto 0);
  clk_ph_out <= \^clk_ph_out\;
axi_chip2chip_clk_gen_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_clk_gen
    port map (
      O1 => O1,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      clk_ph_out => \^clk_ph_out\,
      m_aresetn => m_aresetn,
      reset => reset
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_26_out,
      Q => \^q\(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_11_out,
      Q => \^q\(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_10_out,
      Q => \^q\(11),
      R => '0'
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_8_out,
      Q => \^q\(12),
      R => '0'
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_7_out,
      Q => \^q\(13),
      R => '0'
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_5_out,
      Q => \^q\(14),
      R => '0'
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_4_out,
      Q => \^q\(15),
      R => '0'
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_2_out,
      Q => \^q\(16),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_1_out,
      Q => \^q\(17),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_25_out,
      Q => \^q\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_23_out,
      Q => \^q\(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_22_out,
      Q => \^q\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_20_out,
      Q => \^q\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_19_out,
      Q => \^q\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_17_out,
      Q => \^q\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_16_out,
      Q => \^q\(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_14_out,
      Q => \^q\(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_13_out,
      Q => \^q\(9),
      R => '0'
    );
\ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_24_in,
      Q1 => p_26_out,
      Q2 => p_25_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_21_in,
      Q1 => p_23_out,
      Q2 => p_22_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_18_in,
      Q1 => p_20_out,
      Q2 => p_19_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_15_in,
      Q1 => p_17_out,
      Q2 => p_16_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_14_out,
      Q2 => p_13_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_9_in,
      Q1 => p_11_out,
      Q2 => p_10_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_8_out,
      Q2 => p_7_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => p_3_in,
      Q1 => p_5_out,
      Q2 => p_4_out,
      R => '0',
      S => '0'
    );
\ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '1',
      D => \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\,
      Q1 => p_2_out,
      Q2 => p_1_out,
      R => '0',
      S => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_24_in,
      IDATAIN => p_16_in,
      INC => '0',
      LD => O10(0),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_21_in,
      IDATAIN => p_14_in,
      INC => '0',
      LD => O10(1),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_18_in,
      IDATAIN => p_12_in,
      INC => '0',
      LD => O10(2),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_15_in,
      IDATAIN => p_10_in,
      INC => '0',
      LD => O10(3),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_8_in,
      INC => '0',
      LD => O10(4),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_9_in,
      IDATAIN => p_6_in,
      INC => '0',
      LD => O10(5),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_4_in,
      INC => '0',
      LD => O10(6),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => p_3_in,
      IDATAIN => p_2_in,
      INC => '0',
      LD => O10(7),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => \^clk_ph_out\,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => O3(4 downto 0),
      CNTVALUEOUT(4 downto 0) => \NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '1',
      DATAOUT => \n_0_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst\,
      IDATAIN => p_0_in,
      INC => '0',
      LD => O10(8),
      LDPIPEEN => '0',
      REGRST => '0'
    );
\deskew_enable_gen.p0_val[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0DDD0D0000"
    )
    port map (
      I0 => \^q\(15),
      I1 => I1,
      I2 => \^q\(17),
      I3 => I2,
      I4 => I3,
      I5 => \^q\(16),
      O => S(0)
    );
\idelayctrl_gen.IDELAYCTRL_inst\: unisim.vcomponents.IDELAYCTRL
    port map (
      RDY => idelay_ready,
      REFCLK => idelay_ref_clk,
      RST => reset
    );
\single_end_input_gen.signle_end_in[0].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(0),
      O => p_16_in
    );
\single_end_input_gen.signle_end_in[1].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(1),
      O => p_14_in
    );
\single_end_input_gen.signle_end_in[2].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(2),
      O => p_12_in
    );
\single_end_input_gen.signle_end_in[3].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(3),
      O => p_10_in
    );
\single_end_input_gen.signle_end_in[4].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(4),
      O => p_8_in
    );
\single_end_input_gen.signle_end_in[5].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(5),
      O => p_6_in
    );
\single_end_input_gen.signle_end_in[6].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(6),
      O => p_4_in
    );
\single_end_input_gen.signle_end_in[7].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(7),
      O => p_2_in
    );
\single_end_input_gen.signle_end_in[8].IBUF_inst\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => axi_c2c_selio_rx_data_in(8),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end control_to_core_slave_axi_blk_mem_gen_prim_width;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.control_to_core_slave_axi_blk_mem_gen_prim_wrapper
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_prim_width_90 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_prim_width_90 : entity is "blk_mem_gen_prim_width";
end control_to_core_slave_axi_blk_mem_gen_prim_width_90;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_prim_width_90 is
begin
\prim_noinit.ram\: entity work.control_to_core_slave_axi_blk_mem_gen_prim_wrapper_91
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized0\
    port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\control_to_core_slave_axi_blk_mem_gen_prim_wrapper__parameterized1\
    port map (
      D(35 downto 0) => D(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_clk_x_pntrs is
  port (
    O1 : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_clk_x_pntrs : entity is "clk_x_pntrs";
end control_to_core_slave_axi_clk_x_pntrs;

architecture STRUCTURE of control_to_core_slave_axi_clk_x_pntrs is
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal n_0_ram_full_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_i_i_4 : STD_LOGIC;
  signal n_0_ram_full_i_i_6 : STD_LOGIC;
  signal n_0_ram_full_i_i_7 : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  RD_PNTR_WR(7 downto 0) <= \^rd_pntr_wr\(7 downto 0);
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I6(0) => I6(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_43
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_44
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_45
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[3].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_46
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_47
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[4].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_48
    port map (
      D(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[4].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_49
    port map (
      D(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[5].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_50
    port map (
      D(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[5].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_51
    port map (
      D(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[6].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_52
    port map (
      D(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      I6(0) => I6(0),
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[6].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_53
    port map (
      D(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      I5(0) => I5(0),
      O1(6) => \n_1_gsync_stage[6].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[6].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[6].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[6].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[6].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[6].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[6].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[6].wr_stg_inst\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => D(1),
      I2 => \^wr_pntr_rd\(1),
      I3 => D(0),
      O => O1
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => n_0_ram_full_i_i_2,
      I2 => I2,
      I3 => n_0_ram_full_i_i_4,
      I4 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      O => ram_full_i
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => Q(3),
      I2 => \^rd_pntr_wr\(7),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \^rd_pntr_wr\(6),
      O => n_0_ram_full_i_i_2
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(0),
      I2 => \^rd_pntr_wr\(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^rd_pntr_wr\(4),
      O => n_0_ram_full_i_i_4
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => I1(7),
      I2 => \^rd_pntr_wr\(6),
      I3 => I1(6),
      I4 => n_0_ram_full_i_i_6,
      I5 => n_0_ram_full_i_i_7,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => I1(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => I1(1),
      I4 => I1(2),
      I5 => \^rd_pntr_wr\(2),
      O => n_0_ram_full_i_i_6
    );
ram_full_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => I1(3),
      I2 => \^rd_pntr_wr\(4),
      I3 => I1(4),
      I4 => I1(5),
      I5 => \^rd_pntr_wr\(5),
      O => n_0_ram_full_i_i_7
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_7_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_6_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_5_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_4_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_3_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_2_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_1_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I4(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(0),
      Q => \^wr_pntr_rd\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(1),
      Q => \^wr_pntr_rd\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(2),
      Q => \^wr_pntr_rd\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(3),
      Q => \^wr_pntr_rd\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(4),
      Q => \^wr_pntr_rd\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(5),
      Q => \^wr_pntr_rd\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(6),
      Q => \^wr_pntr_rd\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(7),
      Q => \^wr_pntr_rd\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(0),
      I1 => I3(1),
      O => p_0_in6_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(1),
      I1 => I3(2),
      O => p_0_in6_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(2),
      I1 => I3(3),
      O => p_0_in6_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(3),
      I1 => I3(4),
      O => p_0_in6_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(4),
      I1 => I3(5),
      O => p_0_in6_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(5),
      I1 => I3(6),
      O => p_0_in6_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(6),
      I1 => I3(7),
      O => p_0_in6_out(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I3(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_clk_x_pntrs_54 is
  port (
    O1 : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_clk_x_pntrs_54 : entity is "clk_x_pntrs";
end control_to_core_slave_axi_clk_x_pntrs_54;

architecture STRUCTURE of control_to_core_slave_axi_clk_x_pntrs_54 is
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal n_0_ram_full_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_i_i_4 : STD_LOGIC;
  signal n_0_ram_full_i_i_6 : STD_LOGIC;
  signal n_0_ram_full_i_i_7 : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  RD_PNTR_WR(7 downto 0) <= \^rd_pntr_wr\(7 downto 0);
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_64
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I6(0) => I6(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_65
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_66
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_67
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[3].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_68
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_69
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[4].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_70
    port map (
      D(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[4].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_71
    port map (
      D(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[5].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_72
    port map (
      D(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[5].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_73
    port map (
      D(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      I5(0) => I5(0),
      Q(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[6].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_74
    port map (
      D(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      I6(0) => I6(0),
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[6].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_75
    port map (
      D(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      I5(0) => I5(0),
      O1(6) => \n_1_gsync_stage[6].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[6].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[6].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[6].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[6].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[6].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[6].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[6].wr_stg_inst\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => D(1),
      I2 => \^wr_pntr_rd\(1),
      I3 => D(0),
      O => O1
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => n_0_ram_full_i_i_2,
      I2 => I2,
      I3 => n_0_ram_full_i_i_4,
      I4 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      O => ram_full_i
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => Q(3),
      I2 => \^rd_pntr_wr\(7),
      I3 => Q(5),
      I4 => Q(4),
      I5 => \^rd_pntr_wr\(6),
      O => n_0_ram_full_i_i_2
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => Q(0),
      I2 => \^rd_pntr_wr\(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \^rd_pntr_wr\(4),
      O => n_0_ram_full_i_i_4
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => I1(7),
      I2 => \^rd_pntr_wr\(6),
      I3 => I1(6),
      I4 => n_0_ram_full_i_i_6,
      I5 => n_0_ram_full_i_i_7,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => I1(0),
      I2 => \^rd_pntr_wr\(1),
      I3 => I1(1),
      I4 => I1(2),
      I5 => \^rd_pntr_wr\(2),
      O => n_0_ram_full_i_i_6
    );
ram_full_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => I1(3),
      I2 => \^rd_pntr_wr\(4),
      I3 => I1(4),
      I4 => I1(5),
      I5 => \^rd_pntr_wr\(5),
      O => n_0_ram_full_i_i_7
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_7_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_6_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_5_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_4_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_3_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_2_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_1_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => I4(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(0),
      Q => \^wr_pntr_rd\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(1),
      Q => \^wr_pntr_rd\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(2),
      Q => \^wr_pntr_rd\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(3),
      Q => \^wr_pntr_rd\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(4),
      Q => \^wr_pntr_rd\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(5),
      Q => \^wr_pntr_rd\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(6),
      Q => \^wr_pntr_rd\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(7),
      Q => \^wr_pntr_rd\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(0),
      I1 => I3(1),
      O => p_0_in6_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(1),
      I1 => I3(2),
      O => p_0_in6_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(2),
      I1 => I3(3),
      O => p_0_in6_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(3),
      I1 => I3(4),
      O => p_0_in6_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(4),
      I1 => I3(5),
      O => p_0_in6_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(5),
      I1 => I3(6),
      O => p_0_in6_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I3(6),
      I1 => I3(7),
      O => p_0_in6_out(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in6_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I3(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_clk_x_pntrs_81 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rst_full_gen_i : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_clk_x_pntrs_81 : entity is "clk_x_pntrs";
end control_to_core_slave_axi_clk_x_pntrs_81;

architecture STRUCTURE of control_to_core_slave_axi_clk_x_pntrs_81 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal n_0_ram_full_i_i_2 : STD_LOGIC;
  signal n_0_ram_full_i_i_4 : STD_LOGIC;
  signal n_0_ram_full_i_i_6 : STD_LOGIC;
  signal n_0_ram_full_i_i_7 : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gsync_stage[1].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_98
    port map (
      I1(7 downto 0) => wr_pntr_gc(7 downto 0),
      I7(0) => I7(0),
      Q(7 downto 0) => Q_0(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_99
    port map (
      I1(7 downto 0) => rd_pntr_gc(7 downto 0),
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_100
    port map (
      D(7 downto 0) => Q_0(7 downto 0),
      I7(0) => I7(0),
      Q(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_101
    port map (
      D(7) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[1].wr_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[3].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_102
    port map (
      D(7) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[2].rd_stg_inst\,
      I7(0) => I7(0),
      Q(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_103
    port map (
      D(7) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[2].wr_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[4].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_104
    port map (
      D(7) => \n_0_gsync_stage[3].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[3].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[3].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[3].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[3].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[3].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[3].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[3].rd_stg_inst\,
      I7(0) => I7(0),
      Q(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[4].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_105
    port map (
      D(7) => \n_0_gsync_stage[3].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[3].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[3].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[3].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[3].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[3].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[3].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[3].wr_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[5].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_106
    port map (
      D(7) => \n_0_gsync_stage[4].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[4].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[4].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[4].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[4].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[4].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[4].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[4].rd_stg_inst\,
      I7(0) => I7(0),
      Q(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[5].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_107
    port map (
      D(7) => \n_0_gsync_stage[4].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[4].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[4].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[4].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[4].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[4].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[4].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[4].wr_stg_inst\,
      I6(0) => I6(0),
      Q(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      Q(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      Q(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      Q(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      Q(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      Q(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      Q(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      Q(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[6].rd_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_108
    port map (
      D(7) => \n_0_gsync_stage[5].rd_stg_inst\,
      D(6) => \n_1_gsync_stage[5].rd_stg_inst\,
      D(5) => \n_2_gsync_stage[5].rd_stg_inst\,
      D(4) => \n_3_gsync_stage[5].rd_stg_inst\,
      D(3) => \n_4_gsync_stage[5].rd_stg_inst\,
      D(2) => \n_5_gsync_stage[5].rd_stg_inst\,
      D(1) => \n_6_gsync_stage[5].rd_stg_inst\,
      D(0) => \n_7_gsync_stage[5].rd_stg_inst\,
      I7(0) => I7(0),
      p_0_in(7 downto 0) => p_0_in(7 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[6].wr_stg_inst\: entity work.control_to_core_slave_axi_synchronizer_ff_109
    port map (
      D(7) => \n_0_gsync_stage[5].wr_stg_inst\,
      D(6) => \n_1_gsync_stage[5].wr_stg_inst\,
      D(5) => \n_2_gsync_stage[5].wr_stg_inst\,
      D(4) => \n_3_gsync_stage[5].wr_stg_inst\,
      D(3) => \n_4_gsync_stage[5].wr_stg_inst\,
      D(2) => \n_5_gsync_stage[5].wr_stg_inst\,
      D(1) => \n_6_gsync_stage[5].wr_stg_inst\,
      D(0) => \n_7_gsync_stage[5].wr_stg_inst\,
      I6(0) => I6(0),
      O1(6) => \n_1_gsync_stage[6].wr_stg_inst\,
      O1(5) => \n_2_gsync_stage[6].wr_stg_inst\,
      O1(4) => \n_3_gsync_stage[6].wr_stg_inst\,
      O1(3) => \n_4_gsync_stage[6].wr_stg_inst\,
      O1(2) => \n_5_gsync_stage[6].wr_stg_inst\,
      O1(1) => \n_6_gsync_stage[6].wr_stg_inst\,
      O1(0) => \n_7_gsync_stage[6].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[6].wr_stg_inst\,
      wr_clk => wr_clk
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(2),
      I1 => D(1),
      I2 => \^q\(1),
      I3 => D(0),
      O => O1
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => rst_full_gen_i,
      I1 => n_0_ram_full_i_i_2,
      I2 => I3,
      I3 => n_0_ram_full_i_i_4,
      I4 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      O => ram_full_i
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => I1(3),
      I2 => \^o2\(7),
      I3 => I1(5),
      I4 => I1(4),
      I5 => \^o2\(6),
      O => n_0_ram_full_i_i_2
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(2),
      I1 => I1(0),
      I2 => \^o2\(3),
      I3 => I1(1),
      I4 => I1(2),
      I5 => \^o2\(4),
      O => n_0_ram_full_i_i_4
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
    port map (
      I0 => \^o2\(7),
      I1 => I2(7),
      I2 => \^o2\(6),
      I3 => I2(6),
      I4 => n_0_ram_full_i_i_6,
      I5 => n_0_ram_full_i_i_7,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
ram_full_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => I2(0),
      I2 => \^o2\(1),
      I3 => I2(1),
      I4 => I2(2),
      I5 => \^o2\(2),
      O => n_0_ram_full_i_i_6
    );
ram_full_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I2(3),
      I2 => \^o2\(4),
      I3 => I2(4),
      I4 => I2(5),
      I5 => \^o2\(5),
      O => n_0_ram_full_i_i_7
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_7_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_6_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_5_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_4_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_3_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_2_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_1_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(7)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(0),
      I1 => I5(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(1),
      I1 => I5(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(2),
      I1 => I5(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(3),
      I1 => I5(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(4),
      I1 => I5(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(5),
      I1 => I5(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(6),
      I1 => I5(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I5(7),
      Q => rd_pntr_gc(7)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(4),
      Q => \^q\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(5),
      Q => \^q\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(6),
      Q => \^q\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(7),
      Q => \^q\(7)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => p_0_in6_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => p_0_in6_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => p_0_in6_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => p_0_in6_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => p_0_in6_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => p_0_in6_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => p_0_in6_out(6)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in6_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I4(7),
      Q => wr_pntr_gc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_clk_x_pntrs__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \control_to_core_slave_axi_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_clk_x_pntrs__parameterized0\ is
  signal \^o2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Q_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[7]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  O2(8 downto 0) <= \^o2\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(1),
      I1 => I2(1),
      I2 => \^q\(0),
      I3 => I2(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(1),
      I1 => I3(1),
      I2 => \^o2\(0),
      I3 => I3(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(1),
      I1 => I4(1),
      I2 => \^o2\(0),
      I3 => I4(0),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I2(3),
      I2 => \^q\(2),
      I3 => I2(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I3(3),
      I2 => \^o2\(2),
      I3 => I3(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I4(3),
      I2 => \^o2\(2),
      I3 => I4(2),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(5),
      I1 => I2(5),
      I2 => \^q\(4),
      I3 => I2(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => I3(5),
      I2 => \^o2\(4),
      I3 => I3(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(5),
      I1 => I4(5),
      I2 => \^o2\(4),
      I3 => I4(4),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I2(7),
      I2 => \^q\(6),
      I3 => I2(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(7),
      I1 => I3(7),
      I2 => \^o2\(6),
      I3 => I3(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o2\(7),
      I1 => I4(7),
      I2 => \^o2\(6),
      I3 => I4(6),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I1(8),
      O => O1
    );
\gsync_stage[1].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0\
    port map (
      I1(8 downto 0) => wr_pntr_gc(8 downto 0),
      I7(0) => I7(0),
      Q(8 downto 0) => Q_0(8 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_4\
    port map (
      I1(8 downto 0) => rd_pntr_gc(8 downto 0),
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_5\
    port map (
      D(8 downto 0) => Q_0(8 downto 0),
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_6\
    port map (
      D(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_7\
    port map (
      D(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[3].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[3].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_8\
    port map (
      D(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[3].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[4].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_9\
    port map (
      D(8) => \n_0_gsync_stage[3].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[3].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[4].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[4].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[4].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[4].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[4].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[4].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[4].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[4].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[4].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[4].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_10\
    port map (
      D(8) => \n_0_gsync_stage[3].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[4].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[4].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[4].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[4].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[4].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[4].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[4].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[4].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[4].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[5].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_11\
    port map (
      D(8) => \n_0_gsync_stage[4].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[4].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[4].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[4].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[4].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[4].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[4].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[4].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[4].rd_stg_inst\,
      I7(0) => I7(0),
      Q(8) => \n_0_gsync_stage[5].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[5].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[5].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[5].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[5].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[5].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[5].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[5].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[5].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[5].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_12\
    port map (
      D(8) => \n_0_gsync_stage[4].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[4].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[4].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[4].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[4].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[4].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[4].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[4].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[4].wr_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[5].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[5].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[5].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[5].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[5].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[5].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[5].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[5].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[5].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[6].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_13\
    port map (
      D(8) => \n_0_gsync_stage[5].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[5].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[5].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[5].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[5].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[5].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[5].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[5].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[5].rd_stg_inst\,
      I7(0) => I7(0),
      p_0_in(8 downto 0) => p_0_in(8 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[6].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_14\
    port map (
      D(8) => \n_0_gsync_stage[5].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[5].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[5].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[5].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[5].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[5].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[5].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[5].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[5].wr_stg_inst\,
      I6(0) => I6(0),
      O1(7) => \n_1_gsync_stage[6].wr_stg_inst\,
      O1(6) => \n_2_gsync_stage[6].wr_stg_inst\,
      O1(5) => \n_3_gsync_stage[6].wr_stg_inst\,
      O1(4) => \n_4_gsync_stage[6].wr_stg_inst\,
      O1(3) => \n_5_gsync_stage[6].wr_stg_inst\,
      O1(2) => \n_6_gsync_stage[6].wr_stg_inst\,
      O1(1) => \n_7_gsync_stage[6].wr_stg_inst\,
      O1(0) => \n_8_gsync_stage[6].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[6].wr_stg_inst\,
      wr_clk => wr_clk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_8_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_7_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_6_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_5_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_4_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_3_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_2_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_1_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_gsync_stage[6].wr_stg_inst\,
      Q => \^o2\(8)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(0),
      I1 => I1(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(1),
      I1 => I1(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(2),
      I1 => I1(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(3),
      I1 => I1(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(4),
      I1 => I1(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(5),
      I1 => I1(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(6),
      I1 => I1(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I1(7),
      I1 => I1(8),
      O => \n_0_rd_pntr_gc[7]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => \n_0_rd_pntr_gc[7]_i_1\,
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => I1(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(4),
      Q => \^q\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(5),
      Q => \^q\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(6),
      Q => \^q\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(7),
      Q => \^q\(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I7(0),
      D => p_0_in(8),
      Q => \^q\(8)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(0),
      I1 => I5(1),
      O => p_0_in7_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(1),
      I1 => I5(2),
      O => p_0_in7_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(2),
      I1 => I5(3),
      O => p_0_in7_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(3),
      I1 => I5(4),
      O => p_0_in7_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(4),
      I1 => I5(5),
      O => p_0_in7_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(5),
      I1 => I5(6),
      O => p_0_in7_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(6),
      I1 => I5(7),
      O => p_0_in7_out(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I5(7),
      I1 => I5(8),
      O => p_0_in7_out(7)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in7_out(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I6(0),
      D => I5(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_clk_x_pntrs__parameterized0_15\ is
  port (
    O1 : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_clk_x_pntrs__parameterized0_15\ : entity is "clk_x_pntrs";
end \control_to_core_slave_axi_clk_x_pntrs__parameterized0_15\;

architecture STRUCTURE of \control_to_core_slave_axi_clk_x_pntrs__parameterized0_15\ is
  signal Q_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[6]_i_1\ : STD_LOGIC;
  signal \n_0_rd_pntr_gc[7]_i_1\ : STD_LOGIC;
  signal \n_1_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_1_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_2_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_3_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_4_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_5_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_6_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_7_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[1].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[2].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[3].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[4].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[4].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[5].rd_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[5].wr_stg_inst\ : STD_LOGIC;
  signal \n_8_gsync_stage[6].wr_stg_inst\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  RD_PNTR_WR(8 downto 0) <= \^rd_pntr_wr\(8 downto 0);
  WR_PNTR_RD(8 downto 0) <= \^wr_pntr_rd\(8 downto 0);
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => I1(1),
      I2 => \^wr_pntr_rd\(0),
      I3 => I1(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(1),
      I1 => I2(1),
      I2 => \^rd_pntr_wr\(0),
      I3 => I2(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(1),
      I1 => I3(1),
      I2 => \^rd_pntr_wr\(0),
      I3 => I3(0),
      O => v1_reg_1(0)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => I1(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => I1(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => I2(3),
      I2 => \^rd_pntr_wr\(2),
      I3 => I2(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => I3(3),
      I2 => \^rd_pntr_wr\(2),
      I3 => I3(2),
      O => v1_reg_1(1)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => I1(5),
      I2 => \^wr_pntr_rd\(4),
      I3 => I1(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => I2(5),
      I2 => \^rd_pntr_wr\(4),
      I3 => I2(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(5),
      I1 => I3(5),
      I2 => \^rd_pntr_wr\(4),
      I3 => I3(4),
      O => v1_reg_1(2)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => I1(7),
      I2 => \^wr_pntr_rd\(6),
      I3 => I1(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => I2(7),
      I2 => \^rd_pntr_wr\(6),
      I3 => I2(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^rd_pntr_wr\(7),
      I1 => I3(7),
      I2 => \^rd_pntr_wr\(6),
      I3 => I3(6),
      O => v1_reg_1(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => Q(8),
      O => O1
    );
\gsync_stage[1].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_29\
    port map (
      I1(8 downto 0) => wr_pntr_gc(8 downto 0),
      I6(0) => I6(0),
      Q(8 downto 0) => Q_0(8 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_30\
    port map (
      I1(8 downto 0) => rd_pntr_gc(8 downto 0),
      I5(0) => I5(0),
      Q(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_31\
    port map (
      D(8 downto 0) => Q_0(8 downto 0),
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_32\
    port map (
      D(8) => \n_0_gsync_stage[1].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[1].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[1].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[1].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[1].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[1].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[1].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[1].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[1].wr_stg_inst\,
      I5(0) => I5(0),
      Q(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[3].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_33\
    port map (
      D(8) => \n_0_gsync_stage[2].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[2].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[2].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[2].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[2].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[2].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[2].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[2].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[2].rd_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[3].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[3].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[3].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_34\
    port map (
      D(8) => \n_0_gsync_stage[2].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[2].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[2].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[2].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[2].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[2].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[2].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[2].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[2].wr_stg_inst\,
      I5(0) => I5(0),
      Q(8) => \n_0_gsync_stage[3].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[4].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_35\
    port map (
      D(8) => \n_0_gsync_stage[3].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[3].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[3].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[3].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[3].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[3].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[3].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[3].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[3].rd_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[4].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[4].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[4].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[4].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[4].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[4].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[4].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[4].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[4].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[4].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_36\
    port map (
      D(8) => \n_0_gsync_stage[3].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[3].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[3].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[3].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[3].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[3].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[3].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[3].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[3].wr_stg_inst\,
      I5(0) => I5(0),
      Q(8) => \n_0_gsync_stage[4].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[4].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[4].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[4].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[4].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[4].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[4].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[4].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[4].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[5].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_37\
    port map (
      D(8) => \n_0_gsync_stage[4].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[4].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[4].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[4].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[4].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[4].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[4].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[4].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[4].rd_stg_inst\,
      I6(0) => I6(0),
      Q(8) => \n_0_gsync_stage[5].rd_stg_inst\,
      Q(7) => \n_1_gsync_stage[5].rd_stg_inst\,
      Q(6) => \n_2_gsync_stage[5].rd_stg_inst\,
      Q(5) => \n_3_gsync_stage[5].rd_stg_inst\,
      Q(4) => \n_4_gsync_stage[5].rd_stg_inst\,
      Q(3) => \n_5_gsync_stage[5].rd_stg_inst\,
      Q(2) => \n_6_gsync_stage[5].rd_stg_inst\,
      Q(1) => \n_7_gsync_stage[5].rd_stg_inst\,
      Q(0) => \n_8_gsync_stage[5].rd_stg_inst\,
      rd_clk => rd_clk
    );
\gsync_stage[5].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_38\
    port map (
      D(8) => \n_0_gsync_stage[4].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[4].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[4].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[4].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[4].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[4].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[4].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[4].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[4].wr_stg_inst\,
      I5(0) => I5(0),
      Q(8) => \n_0_gsync_stage[5].wr_stg_inst\,
      Q(7) => \n_1_gsync_stage[5].wr_stg_inst\,
      Q(6) => \n_2_gsync_stage[5].wr_stg_inst\,
      Q(5) => \n_3_gsync_stage[5].wr_stg_inst\,
      Q(4) => \n_4_gsync_stage[5].wr_stg_inst\,
      Q(3) => \n_5_gsync_stage[5].wr_stg_inst\,
      Q(2) => \n_6_gsync_stage[5].wr_stg_inst\,
      Q(1) => \n_7_gsync_stage[5].wr_stg_inst\,
      Q(0) => \n_8_gsync_stage[5].wr_stg_inst\,
      wr_clk => wr_clk
    );
\gsync_stage[6].rd_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_39\
    port map (
      D(8) => \n_0_gsync_stage[5].rd_stg_inst\,
      D(7) => \n_1_gsync_stage[5].rd_stg_inst\,
      D(6) => \n_2_gsync_stage[5].rd_stg_inst\,
      D(5) => \n_3_gsync_stage[5].rd_stg_inst\,
      D(4) => \n_4_gsync_stage[5].rd_stg_inst\,
      D(3) => \n_5_gsync_stage[5].rd_stg_inst\,
      D(2) => \n_6_gsync_stage[5].rd_stg_inst\,
      D(1) => \n_7_gsync_stage[5].rd_stg_inst\,
      D(0) => \n_8_gsync_stage[5].rd_stg_inst\,
      I6(0) => I6(0),
      p_0_in(8 downto 0) => p_0_in(8 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[6].wr_stg_inst\: entity work.\control_to_core_slave_axi_synchronizer_ff__parameterized0_40\
    port map (
      D(8) => \n_0_gsync_stage[5].wr_stg_inst\,
      D(7) => \n_1_gsync_stage[5].wr_stg_inst\,
      D(6) => \n_2_gsync_stage[5].wr_stg_inst\,
      D(5) => \n_3_gsync_stage[5].wr_stg_inst\,
      D(4) => \n_4_gsync_stage[5].wr_stg_inst\,
      D(3) => \n_5_gsync_stage[5].wr_stg_inst\,
      D(2) => \n_6_gsync_stage[5].wr_stg_inst\,
      D(1) => \n_7_gsync_stage[5].wr_stg_inst\,
      D(0) => \n_8_gsync_stage[5].wr_stg_inst\,
      I5(0) => I5(0),
      O1(7) => \n_1_gsync_stage[6].wr_stg_inst\,
      O1(6) => \n_2_gsync_stage[6].wr_stg_inst\,
      O1(5) => \n_3_gsync_stage[6].wr_stg_inst\,
      O1(4) => \n_4_gsync_stage[6].wr_stg_inst\,
      O1(3) => \n_5_gsync_stage[6].wr_stg_inst\,
      O1(2) => \n_6_gsync_stage[6].wr_stg_inst\,
      O1(1) => \n_7_gsync_stage[6].wr_stg_inst\,
      O1(0) => \n_8_gsync_stage[6].wr_stg_inst\,
      Q(0) => \n_0_gsync_stage[6].wr_stg_inst\,
      wr_clk => wr_clk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_8_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_7_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_6_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_5_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_4_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_3_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_2_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_1_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => \n_0_gsync_stage[6].wr_stg_inst\,
      Q => \^rd_pntr_wr\(8)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \n_0_rd_pntr_gc[0]_i_1\
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \n_0_rd_pntr_gc[1]_i_1\
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \n_0_rd_pntr_gc[2]_i_1\
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \n_0_rd_pntr_gc[3]_i_1\
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \n_0_rd_pntr_gc[4]_i_1\
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \n_0_rd_pntr_gc[5]_i_1\
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \n_0_rd_pntr_gc[6]_i_1\
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Q(7),
      I1 => Q(8),
      O => \n_0_rd_pntr_gc[7]_i_1\
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[0]_i_1\,
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[1]_i_1\,
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[2]_i_1\,
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[3]_i_1\,
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[4]_i_1\,
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[5]_i_1\,
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[6]_i_1\,
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => \n_0_rd_pntr_gc[7]_i_1\,
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => Q(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(0),
      Q => \^wr_pntr_rd\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(1),
      Q => \^wr_pntr_rd\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(2),
      Q => \^wr_pntr_rd\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(3),
      Q => \^wr_pntr_rd\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(4),
      Q => \^wr_pntr_rd\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(5),
      Q => \^wr_pntr_rd\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(6),
      Q => \^wr_pntr_rd\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(7),
      Q => \^wr_pntr_rd\(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => I6(0),
      D => p_0_in(8),
      Q => \^wr_pntr_rd\(8)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(0),
      I1 => I4(1),
      O => p_0_in7_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(1),
      I1 => I4(2),
      O => p_0_in7_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(2),
      I1 => I4(3),
      O => p_0_in7_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(3),
      I1 => I4(4),
      O => p_0_in7_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(4),
      I1 => I4(5),
      O => p_0_in7_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(5),
      I1 => I4(6),
      O => p_0_in7_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(6),
      I1 => I4(7),
      O => p_0_in7_out(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => I4(7),
      I1 => I4(8),
      O => p_0_in7_out(7)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => p_0_in7_out(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => wr_clk,
      CE => '1',
      CLR => I5(0),
      D => I4(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_memory__parameterized2\ is
  port (
    p_0_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_out_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_memory__parameterized2\ : entity is "memory";
end \control_to_core_slave_axi_memory__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_memory__parameterized2\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_goreg_dm.dout_i[0]_i_1\ : STD_LOGIC;
  signal \n_0_goreg_dm.dout_i[1]_i_1\ : STD_LOGIC;
  signal \n_0_goreg_dm.dout_i[2]_i_1\ : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  dout(2 downto 0) <= \^dout\(2 downto 0);
  p_0_out(2 downto 0) <= \^p_0_out\(2 downto 0);
\gdm.dm\: entity work.control_to_core_slave_axi_dmem
    port map (
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      O3(7 downto 0) => O3(7 downto 0),
      O4(5 downto 0) => O4(5 downto 0),
      Q(0) => Q(0),
      din(2 downto 0) => din(2 downto 0),
      p_0_out(2 downto 0) => \^p_0_out\(2 downto 0),
      p_0_out_0(2 downto 0) => p_0_out_0(2 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
    port map (
      I0 => \^p_0_out\(0),
      I1 => O2(1),
      I2 => O2(0),
      I3 => rd_en,
      I4 => \^dout\(0),
      O => \n_0_goreg_dm.dout_i[0]_i_1\
    );
\goreg_dm.dout_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
    port map (
      I0 => \^p_0_out\(1),
      I1 => O2(1),
      I2 => O2(0),
      I3 => rd_en,
      I4 => \^dout\(1),
      O => \n_0_goreg_dm.dout_i[1]_i_1\
    );
\goreg_dm.dout_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
    port map (
      I0 => \^p_0_out\(2),
      I1 => O2(1),
      I2 => O2(0),
      I3 => rd_en,
      I4 => \^dout\(2),
      O => \n_0_goreg_dm.dout_i[2]_i_1\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => \n_0_goreg_dm.dout_i[0]_i_1\,
      Q => \^dout\(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => \n_0_goreg_dm.dout_i[1]_i_1\,
      Q => \^dout\(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => '1',
      CLR => Q(0),
      D => \n_0_goreg_dm.dout_i[2]_i_1\,
      Q => \^dout\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_logic is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_out_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_logic : entity is "rd_logic";
end control_to_core_slave_axi_rd_logic;

architecture STRUCTURE of control_to_core_slave_axi_rd_logic is
  signal n_11_rpntr : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gr1.rfwft\: entity work.control_to_core_slave_axi_rd_fwft_42
    port map (
      E(0) => p_14_out,
      I1(0) => rd_pntr_plus1(0),
      O1 => \n_1_gr1.rfwft\,
      O2(1 downto 0) => O2(1 downto 0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(0) => Q(0),
      WR_PNTR_RD(0) => WR_PNTR_RD(0),
      empty => empty,
      p_0_out(2 downto 0) => p_0_out(2 downto 0),
      p_0_out_0(2 downto 0) => p_0_out_0(2 downto 0),
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gras.rsts\: entity work.control_to_core_slave_axi_rd_status_flags_as
    port map (
      I1 => n_11_rpntr,
      Q(0) => Q(0),
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.control_to_core_slave_axi_rd_bin_cntr
    port map (
      E(0) => p_14_out,
      I1 => \n_1_gr1.rfwft\,
      I2 => I1,
      I3(0) => Q(0),
      O1 => n_11_rpntr,
      O3(7 downto 0) => O3(7 downto 0),
      Q(2 downto 1) => O1(1 downto 0),
      Q(0) => rd_pntr_plus1(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_logic_55 is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_logic_55 : entity is "rd_logic";
end control_to_core_slave_axi_rd_logic_55;

architecture STRUCTURE of control_to_core_slave_axi_rd_logic_55 is
  signal n_11_rpntr : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gr1.rfwft\: entity work.control_to_core_slave_axi_rd_fwft_61
    port map (
      E(0) => p_14_out,
      I1(0) => rd_pntr_plus1(0),
      O1 => \n_1_gr1.rfwft\,
      O2(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      WR_PNTR_RD(0) => WR_PNTR_RD(0),
      empty => empty,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.control_to_core_slave_axi_rd_status_flags_as_62
    port map (
      I1 => n_11_rpntr,
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.control_to_core_slave_axi_rd_bin_cntr_63
    port map (
      E(0) => p_14_out,
      I1 => \n_1_gr1.rfwft\,
      I2 => I1,
      I3(0) => Q(1),
      O1 => n_11_rpntr,
      O2(7 downto 0) => O2(7 downto 0),
      Q(2 downto 1) => O1(1 downto 0),
      Q(0) => rd_pntr_plus1(0),
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_rd_logic_82 is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I2 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_rd_logic_82 : entity is "rd_logic";
end control_to_core_slave_axi_rd_logic_82;

architecture STRUCTURE of control_to_core_slave_axi_rd_logic_82 is
  signal n_11_rpntr : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gr1.rfwft\: entity work.control_to_core_slave_axi_rd_fwft_95
    port map (
      E(0) => p_14_out,
      I1(0) => I1(0),
      I2(0) => rd_pntr_plus1(0),
      O1 => \n_1_gr1.rfwft\,
      O2(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      empty => empty,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.control_to_core_slave_axi_rd_status_flags_as_96
    port map (
      I1 => n_11_rpntr,
      Q(0) => Q(1),
      p_18_out => p_18_out,
      rd_clk => rd_clk
    );
rpntr: entity work.control_to_core_slave_axi_rd_bin_cntr_97
    port map (
      E(0) => p_14_out,
      I1(7 downto 0) => I1(7 downto 0),
      I2 => \n_1_gr1.rfwft\,
      I3 => I2,
      I4(0) => Q(1),
      O1 => n_11_rpntr,
      O2(7 downto 0) => O2(7 downto 0),
      Q(2 downto 1) => O1(1 downto 0),
      Q(0) => rd_pntr_plus1(0),
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_status_flags_as__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \control_to_core_slave_axi_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_status_flags_as__parameterized0\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
c0: entity work.\control_to_core_slave_axi_compare__parameterized0_2\
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c1: entity work.\control_to_core_slave_axi_compare__parameterized0_3\
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => I3,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_status_flags_as__parameterized0_25\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_status_flags_as__parameterized0_25\ : entity is "rd_status_flags_as";
end \control_to_core_slave_axi_rd_status_flags_as__parameterized0_25\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_status_flags_as__parameterized0_25\ is
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
c0: entity work.\control_to_core_slave_axi_compare__parameterized0_27\
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c1: entity work.\control_to_core_slave_axi_compare__parameterized0_28\
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => rd_clk,
      CE => '1',
      D => I3,
      PRE => Q(0),
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_logic is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_logic : entity is "wr_logic";
end control_to_core_slave_axi_wr_logic;

architecture STRUCTURE of control_to_core_slave_axi_wr_logic is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal n_10_wpntr : STD_LOGIC;
  signal n_11_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal \n_2_gwas.wsts\ : STD_LOGIC;
  signal \n_3_gwas.wsts\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
\gwas.gpf.wrpf\: entity work.control_to_core_slave_axi_wr_pf_as
    port map (
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(7 downto 1) => \^o2\(6 downto 0),
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
\gwas.wsts\: entity work.control_to_core_slave_axi_wr_status_flags_as
    port map (
      E(0) => \n_2_gwas.wsts\,
      full => full,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
wpntr: entity work.control_to_core_slave_axi_wr_bin_cntr
    port map (
      E(0) => \n_2_gwas.wsts\,
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      O1 => O1,
      O2(7 downto 0) => \^o2\(7 downto 0),
      O3 => O3,
      O4(5 downto 0) => Q(5 downto 0),
      O5 => O5,
      O6 => O6,
      O7 => O7,
      Q(7 downto 0) => O4(7 downto 0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_logic_56 is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_logic_56 : entity is "wr_logic";
end control_to_core_slave_axi_wr_logic_56;

architecture STRUCTURE of control_to_core_slave_axi_wr_logic_56 is
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_10_wpntr : STD_LOGIC;
  signal n_11_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal \n_3_gwas.wsts\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
begin
  O2(7 downto 0) <= \^o2\(7 downto 0);
  WEBWE(0) <= \^webwe\(0);
\gwas.gpf.wrpf\: entity work.control_to_core_slave_axi_wr_pf_as_58
    port map (
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(7 downto 1) => \^o2\(6 downto 0),
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
\gwas.wsts\: entity work.control_to_core_slave_axi_wr_status_flags_as_59
    port map (
      E(0) => \^webwe\(0),
      full => full,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
wpntr: entity work.control_to_core_slave_axi_wr_bin_cntr_60
    port map (
      E(0) => \^webwe\(0),
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      O1 => O1,
      O2(7 downto 0) => \^o2\(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_wr_logic_83 is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_wr_logic_83 : entity is "wr_logic";
end control_to_core_slave_axi_wr_logic_83;

architecture STRUCTURE of control_to_core_slave_axi_wr_logic_83 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_10_wpntr : STD_LOGIC;
  signal n_11_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal \n_3_gwas.wsts\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  WEBWE(0) <= \^webwe\(0);
\gwas.gpf.wrpf\: entity work.control_to_core_slave_axi_wr_pf_as_92
    port map (
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(7 downto 1) => \^o3\(6 downto 0),
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
\gwas.wsts\: entity work.control_to_core_slave_axi_wr_status_flags_as_93
    port map (
      E(0) => \^webwe\(0),
      full => full,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \n_3_gwas.wsts\
    );
wpntr: entity work.control_to_core_slave_axi_wr_bin_cntr_94
    port map (
      E(0) => \^webwe\(0),
      I1(0) => I1(0),
      I2(3) => n_10_wpntr,
      I2(2) => n_11_wpntr,
      I2(1) => n_12_wpntr,
      I2(0) => n_13_wpntr,
      I3(0) => n_1_wpntr,
      O1 => O1,
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => \^o3\(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(2) => n_14_wpntr,
      S(1) => n_15_wpntr,
      S(0) => n_16_wpntr,
      p_1_out => p_1_out,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_status_flags_as__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    full : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \control_to_core_slave_axi_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_status_flags_as__parameterized0\ is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
c1: entity work.\control_to_core_slave_axi_compare__parameterized0\
    port map (
      I1 => I1,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\control_to_core_slave_axi_compare__parameterized0_1\
    port map (
      I2 => I2,
      comp2 => comp2,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_status_flags_as__parameterized0_20\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    full : out STD_LOGIC;
    p_1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_pntr_plus1_pad : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_status_flags_as__parameterized0_20\ : entity is "wr_status_flags_as";
end \control_to_core_slave_axi_wr_status_flags_as__parameterized0_20\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_status_flags_as__parameterized0_20\ is
  signal \^p_1_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_1_out <= \^p_1_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => E(0)
    );
c1: entity work.\control_to_core_slave_axi_compare__parameterized0_22\
    port map (
      I1 => I1,
      comp1 => comp1,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\control_to_core_slave_axi_compare__parameterized0_23\
    port map (
      I2 => I2,
      comp2 => comp2,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gdiff.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_en,
      I1 => \^p_1_out\,
      O => wr_pntr_plus1_pad(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => \^p_1_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => rst_d2,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_phy_if is
  port (
    clk_ph_out : out STD_LOGIC;
    aurora_rst_out_cdc_to : out STD_LOGIC;
    aurora_rst_out_r1 : out STD_LOGIC;
    aurora_rst_out_r2 : out STD_LOGIC;
    rx_user_reset : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    send_intr6_out : out STD_LOGIC;
    tx_phy_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    send_ch01_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    tx_ch0_valid : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_if : entity is "axi_chip2chip_v4_2_phy_if";
end control_to_core_slave_axi_axi_chip2chip_v4_2_phy_if;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_phy_if is
  signal calib_data : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal calib_done : STD_LOGIC;
  signal calib_error : STD_LOGIC;
  signal calib_start : STD_LOGIC;
  signal \^clk_ph_out\ : STD_LOGIC;
  signal delay_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal delay_tap : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_ready : STD_LOGIC;
  signal n_14_axi_chip2chip_phy_init_inst : STD_LOGIC;
  signal n_15_axi_chip2chip_phy_init_inst : STD_LOGIC;
  signal \n_28_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_29_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_2_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_2_slave_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_30_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_31_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_3_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \n_3_slave_sio_phy.axi_chip2chip_sio_input_inst\ : STD_LOGIC;
  signal \n_9_slave_sio_phy.axi_chip2chip_phy_calib_inst\ : STD_LOGIC;
  signal \^rx_user_reset\ : STD_LOGIC;
begin
  clk_ph_out <= \^clk_ph_out\;
  rx_user_reset <= \^rx_user_reset\;
axi_chip2chip_phy_init_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_phy_init
    port map (
      E(0) => E(0),
      I1 => \n_9_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      I2 => \n_28_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      I3 => \^rx_user_reset\,
      I4 => \n_29_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      I5 => I1,
      I6 => \n_2_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O1 => tx_phy_ctrl(1),
      O2 => I4(0),
      O3 => tx_phy_ctrl(0),
      O4 => O1,
      O5 => O2,
      O6 => O3,
      O7(2 downto 0) => O4(2 downto 0),
      Q(1) => n_14_axi_chip2chip_phy_init_inst,
      Q(0) => n_15_axi_chip2chip_phy_init_inst,
      aurora_rst_out_cdc_to => aurora_rst_out_cdc_to,
      aurora_rst_out_r1 => aurora_rst_out_r1,
      aurora_rst_out_r2 => aurora_rst_out_r2,
      calib_done => calib_done,
      calib_error => calib_error,
      calib_start => calib_start,
      clk_ph_out => \^clk_ph_out\,
      idelay_ready => idelay_ready,
      m_aclk => m_aclk,
      rx_phy_ready => rx_phy_ready,
      send_ch01_out => send_ch01_out,
      send_intr6_out => send_intr6_out,
      tx_ch0_valid => tx_ch0_valid,
      tx_phy_ready => tx_phy_ready
    );
\slave_sio_phy.axi_chip2chip_phy_calib_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_phy_calib
    port map (
      I1 => \^rx_user_reset\,
      I2(17 downto 0) => calib_data(17 downto 0),
      O1 => \n_2_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O10(8) => delay_load(16),
      O10(7) => delay_load(14),
      O10(6) => delay_load(12),
      O10(5) => delay_load(10),
      O10(4) => delay_load(8),
      O10(3) => delay_load(6),
      O10(2) => delay_load(4),
      O10(1) => delay_load(2),
      O10(0) => delay_load(0),
      O2 => \n_3_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O3(4 downto 0) => delay_tap(4 downto 0),
      O4 => \n_9_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O5(17 downto 0) => Q(17 downto 0),
      O6 => \n_28_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O7 => \n_29_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O8 => \n_30_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O9 => \n_31_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      Q(1) => n_14_axi_chip2chip_phy_init_inst,
      Q(0) => n_15_axi_chip2chip_phy_init_inst,
      S(0) => \n_3_slave_sio_phy.axi_chip2chip_sio_input_inst\,
      calib_done => calib_done,
      calib_error => calib_error,
      calib_start => calib_start,
      clk_ph_out => \^clk_ph_out\
    );
\slave_sio_phy.axi_chip2chip_sio_input_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_sio_input
    port map (
      I1 => \n_3_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      I2 => \n_31_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      I3 => \n_30_slave_sio_phy.axi_chip2chip_phy_calib_inst\,
      O1 => \n_2_slave_sio_phy.axi_chip2chip_sio_input_inst\,
      O10(8) => delay_load(16),
      O10(7) => delay_load(14),
      O10(6) => delay_load(12),
      O10(5) => delay_load(10),
      O10(4) => delay_load(8),
      O10(3) => delay_load(6),
      O10(2) => delay_load(4),
      O10(1) => delay_load(2),
      O10(0) => delay_load(0),
      O3(4 downto 0) => delay_tap(4 downto 0),
      Q(17 downto 0) => calib_data(17 downto 0),
      S(0) => \n_3_slave_sio_phy.axi_chip2chip_sio_input_inst\,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      clk_ph_out => \^clk_ph_out\,
      idelay_ready => idelay_ready,
      idelay_ref_clk => idelay_ref_clk,
      m_aresetn => m_aresetn,
      reset => reset
    );
\slave_sio_phy.axi_chip2chip_sio_output_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_sio_output
    port map (
      I1 => \^rx_user_reset\,
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      clk_in => \^clk_ph_out\,
      data_in(17 downto 0) => data_in(17 downto 0)
    );
\slave_sio_phy.rx_reset_sync_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_reset_sync
    port map (
      I1 => \^clk_ph_out\,
      I2 => \n_2_slave_sio_phy.axi_chip2chip_sio_input_inst\,
      O1 => \^rx_user_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end control_to_core_slave_axi_blk_mem_gen_generic_cstr;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.control_to_core_slave_axi_blk_mem_gen_prim_width
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_generic_cstr_89 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_generic_cstr_89 : entity is "blk_mem_gen_generic_cstr";
end control_to_core_slave_axi_blk_mem_gen_generic_cstr_89;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_generic_cstr_89 is
begin
\ramloop[0].ram.r\: entity work.control_to_core_slave_axi_blk_mem_gen_prim_width_90
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized0\
    port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\control_to_core_slave_axi_blk_mem_gen_prim_width__parameterized1\
    port map (
      D(35 downto 0) => D(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized2\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gdm.dm/p_0_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gr1.rfwft/curr_fwft_state\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_13_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_14_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_15_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal \n_17_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_26_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_27_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_28_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_3_gntv_or_sync_fifo.gl0.rd\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.control_to_core_slave_axi_clk_x_pntrs
    port map (
      D(1 downto 0) => rd_pntr_plus1(2 downto 1),
      I1(7 downto 0) => p_8_out(7 downto 0),
      I2 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I3(7 downto 0) => p_9_out(7 downto 0),
      I4(7 downto 0) => p_20_out(7 downto 0),
      I5(0) => wr_rst_i(0),
      I6(0) => rd_rst_i(1),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      Q(5 downto 0) => wr_pntr_plus2(7 downto 2),
      RD_PNTR_WR(7 downto 0) => p_0_out(7 downto 0),
      WR_PNTR_RD(7 downto 0) => p_1_out(7 downto 0),
      ram_full_i => \gwas.wsts/ram_full_i\,
      rd_clk => rd_clk,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.control_to_core_slave_axi_rd_logic
    port map (
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O1(1 downto 0) => rd_pntr_plus1(2 downto 1),
      O2(1) => \n_3_gntv_or_sync_fifo.gl0.rd\,
      O2(0) => \gr1.rfwft/curr_fwft_state\(0),
      O3(7 downto 0) => p_20_out(7 downto 0),
      O4 => \n_13_gntv_or_sync_fifo.gl0.rd\,
      O5 => \n_14_gntv_or_sync_fifo.gl0.rd\,
      O6 => \n_15_gntv_or_sync_fifo.gl0.rd\,
      Q(0) => RD_RST,
      WR_PNTR_RD(7 downto 0) => p_1_out(7 downto 0),
      empty => empty,
      p_0_out(2 downto 0) => \gdm.dm/p_0_out\(2 downto 0),
      p_0_out_0(2 downto 0) => p_0_out_0(2 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.control_to_core_slave_axi_wr_logic
    port map (
      I1(0) => WR_RST,
      O1 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O2(7 downto 0) => p_8_out(7 downto 0),
      O3 => \n_17_gntv_or_sync_fifo.gl0.wr\,
      O4(7 downto 0) => p_9_out(7 downto 0),
      O5 => \n_26_gntv_or_sync_fifo.gl0.wr\,
      O6 => \n_27_gntv_or_sync_fifo.gl0.wr\,
      O7 => \n_28_gntv_or_sync_fifo.gl0.wr\,
      Q(5 downto 0) => wr_pntr_plus2(7 downto 2),
      RD_PNTR_WR(7 downto 0) => p_0_out(7 downto 0),
      full => full,
      prog_full => prog_full,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\control_to_core_slave_axi_memory__parameterized2\
    port map (
      I1 => \n_13_gntv_or_sync_fifo.gl0.rd\,
      I2 => \n_14_gntv_or_sync_fifo.gl0.rd\,
      I3 => \n_15_gntv_or_sync_fifo.gl0.rd\,
      I4 => \n_17_gntv_or_sync_fifo.gl0.wr\,
      I5 => \n_26_gntv_or_sync_fifo.gl0.wr\,
      I6 => \n_27_gntv_or_sync_fifo.gl0.wr\,
      I7 => \n_28_gntv_or_sync_fifo.gl0.wr\,
      O2(1) => \n_3_gntv_or_sync_fifo.gl0.rd\,
      O2(0) => \gr1.rfwft/curr_fwft_state\(0),
      O3(7 downto 0) => p_20_out(7 downto 0),
      O4(5 downto 0) => p_9_out(5 downto 0),
      Q(0) => rd_rst_i(0),
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      p_0_out(2 downto 0) => p_0_out_0(2 downto 0),
      p_0_out_0(2 downto 0) => \gdm.dm/p_0_out\(2 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\control_to_core_slave_axi_reset_blk_ramfifo__parameterized0\
    port map (
      O1(2) => RD_RST,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      rd_clk => rd_clk,
      rst => rst,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_logic__parameterized0\ : entity is "rd_logic";
end \control_to_core_slave_axi_rd_logic__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_logic__parameterized0\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal n_0_rpntr : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_gr1.rfwft\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
\gr1.rfwft\: entity work.control_to_core_slave_axi_rd_fwft
    port map (
      E(0) => \n_1_gr1.rfwft\,
      O1 => \n_2_gr1.rfwft\,
      O2(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      empty => empty,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.\control_to_core_slave_axi_rd_status_flags_as__parameterized0\
    port map (
      I1 => I1,
      I2 => n_0_rpntr,
      I3 => \n_2_gr1.rfwft\,
      Q(0) => Q(1),
      comp0 => comp0,
      comp1 => comp1,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
rpntr: entity work.\control_to_core_slave_axi_rd_bin_cntr__parameterized0\
    port map (
      E(0) => \n_1_gr1.rfwft\,
      I1(0) => Q(1),
      I2(8 downto 0) => I2(8 downto 0),
      O1 => n_0_rpntr,
      O2(8 downto 0) => O2(8 downto 0),
      Q(7 downto 0) => O1(7 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_rd_logic__parameterized0_16\ is
  port (
    empty : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_rd_logic__parameterized0_16\ : entity is "rd_logic";
end \control_to_core_slave_axi_rd_logic__parameterized0_16\;

architecture STRUCTURE of \control_to_core_slave_axi_rd_logic__parameterized0_16\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal n_0_rpntr : STD_LOGIC;
  signal \n_1_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_gr1.rfwft\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
\gr1.rfwft\: entity work.control_to_core_slave_axi_rd_fwft_24
    port map (
      E(0) => \n_1_gr1.rfwft\,
      O1 => \n_2_gr1.rfwft\,
      O2(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      empty => empty,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.\control_to_core_slave_axi_rd_status_flags_as__parameterized0_25\
    port map (
      I1 => I1,
      I2 => n_0_rpntr,
      I3 => \n_2_gr1.rfwft\,
      Q(0) => Q(1),
      comp0 => comp0,
      comp1 => comp1,
      p_18_out => p_18_out,
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
rpntr: entity work.\control_to_core_slave_axi_rd_bin_cntr__parameterized0_26\
    port map (
      E(0) => \n_1_gr1.rfwft\,
      I1(0) => Q(1),
      O1 => n_0_rpntr,
      O2(8 downto 0) => O2(8 downto 0),
      Q(7 downto 0) => O1(7 downto 0),
      WR_PNTR_RD(8 downto 0) => WR_PNTR_RD(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_logic__parameterized0\ : entity is "wr_logic";
end \control_to_core_slave_axi_wr_logic__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal n_0_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_17_wpntr : STD_LOGIC;
  signal n_18_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal n_2_wpntr : STD_LOGIC;
  signal n_3_wpntr : STD_LOGIC;
  signal \n_5_gwas.wsts\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwas.gpf.wrpf\: entity work.\control_to_core_slave_axi_wr_pf_as__parameterized0\
    port map (
      I1(0) => I1(0),
      I2(3) => n_12_wpntr,
      I2(2) => n_13_wpntr,
      I2(1) => n_14_wpntr,
      I2(0) => n_15_wpntr,
      I3(1) => n_2_wpntr,
      I3(0) => n_3_wpntr,
      S(2) => n_16_wpntr,
      S(1) => n_17_wpntr,
      S(0) => n_18_wpntr,
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(8 downto 1) => \^q\(7 downto 0),
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
\gwas.wsts\: entity work.\control_to_core_slave_axi_wr_status_flags_as__parameterized0\
    port map (
      E(0) => \^e\(0),
      I1 => n_0_wpntr,
      I2 => n_1_wpntr,
      comp1 => comp1,
      comp2 => comp2,
      full => full,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
wpntr: entity work.\control_to_core_slave_axi_wr_bin_cntr__parameterized0\
    port map (
      E(0) => \^e\(0),
      I1(0) => I1(0),
      I2(3) => n_12_wpntr,
      I2(2) => n_13_wpntr,
      I2(1) => n_14_wpntr,
      I2(0) => n_15_wpntr,
      I3(1) => n_2_wpntr,
      I3(0) => n_3_wpntr,
      O1 => n_0_wpntr,
      O2(8 downto 0) => O2(8 downto 0),
      O3 => n_1_wpntr,
      O4(7 downto 0) => O1(7 downto 0),
      O5(8 downto 0) => O3(8 downto 0),
      Q(7 downto 0) => \^q\(7 downto 0),
      S(2) => n_16_wpntr,
      S(1) => n_17_wpntr,
      S(0) => n_18_wpntr,
      comp1 => comp1,
      comp2 => comp2,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_wr_logic__parameterized0_17\ is
  port (
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_en : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_wr_logic__parameterized0_17\ : entity is "wr_logic";
end \control_to_core_slave_axi_wr_logic__parameterized0_17\;

architecture STRUCTURE of \control_to_core_slave_axi_wr_logic__parameterized0_17\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal n_0_wpntr : STD_LOGIC;
  signal n_12_wpntr : STD_LOGIC;
  signal n_13_wpntr : STD_LOGIC;
  signal n_14_wpntr : STD_LOGIC;
  signal n_15_wpntr : STD_LOGIC;
  signal n_16_wpntr : STD_LOGIC;
  signal n_17_wpntr : STD_LOGIC;
  signal n_18_wpntr : STD_LOGIC;
  signal n_1_wpntr : STD_LOGIC;
  signal n_2_wpntr : STD_LOGIC;
  signal n_3_wpntr : STD_LOGIC;
  signal \n_5_gwas.wsts\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwas.gpf.wrpf\: entity work.\control_to_core_slave_axi_wr_pf_as__parameterized0_19\
    port map (
      I1(0) => I1(0),
      I2(3) => n_12_wpntr,
      I2(2) => n_13_wpntr,
      I2(1) => n_14_wpntr,
      I2(0) => n_15_wpntr,
      I3(1) => n_2_wpntr,
      I3(0) => n_3_wpntr,
      S(2) => n_16_wpntr,
      S(1) => n_17_wpntr,
      S(0) => n_18_wpntr,
      p_1_out => p_1_out,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_pntr_plus1_pad(8 downto 1) => \^q\(7 downto 0),
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
\gwas.wsts\: entity work.\control_to_core_slave_axi_wr_status_flags_as__parameterized0_20\
    port map (
      E(0) => \^e\(0),
      I1 => n_0_wpntr,
      I2 => n_1_wpntr,
      comp1 => comp1,
      comp2 => comp2,
      full => full,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_d2 => rst_d2,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pad(0) => \n_5_gwas.wsts\
    );
wpntr: entity work.\control_to_core_slave_axi_wr_bin_cntr__parameterized0_21\
    port map (
      E(0) => \^e\(0),
      I1(0) => I1(0),
      I2(3) => n_12_wpntr,
      I2(2) => n_13_wpntr,
      I2(1) => n_14_wpntr,
      I2(0) => n_15_wpntr,
      I3(1) => n_2_wpntr,
      I3(0) => n_3_wpntr,
      O1 => n_0_wpntr,
      O2 => n_1_wpntr,
      O3(7 downto 0) => O1(7 downto 0),
      O4(8 downto 0) => O2(8 downto 0),
      Q(7 downto 0) => \^q\(7 downto 0),
      RD_PNTR_WR(8 downto 0) => RD_PNTR_WR(8 downto 0),
      S(2) => n_16_wpntr,
      S(1) => n_17_wpntr,
      S(0) => n_18_wpntr,
      comp1 => comp1,
      comp2 => comp2,
      p_1_out => p_1_out,
      ram_full_i => ram_full_i,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_top : entity is "blk_mem_gen_top";
end control_to_core_slave_axi_blk_mem_gen_top;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_top is
begin
\valid.cstr\: entity work.control_to_core_slave_axi_blk_mem_gen_generic_cstr
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_top_88 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_top_88 : entity is "blk_mem_gen_top";
end control_to_core_slave_axi_blk_mem_gen_top_88;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_top_88 is
begin
\valid.cstr\: entity work.control_to_core_slave_axi_blk_mem_gen_generic_cstr_89
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \control_to_core_slave_axi_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized0\
    port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_top__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \control_to_core_slave_axi_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\control_to_core_slave_axi_blk_mem_gen_generic_cstr__parameterized1\
    port map (
      D(35 downto 0) => D(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_top__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \control_to_core_slave_axi_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\control_to_core_slave_axi_fifo_generator_ramfifo__parameterized2\
    port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_v8_2_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end control_to_core_slave_axi_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.control_to_core_slave_axi_blk_mem_gen_top
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_blk_mem_gen_v8_2_synth_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_blk_mem_gen_v8_2_synth_87 : entity is "blk_mem_gen_v8_2_synth";
end control_to_core_slave_axi_blk_mem_gen_v8_2_synth_87;

architecture STRUCTURE of control_to_core_slave_axi_blk_mem_gen_v8_2_synth_87 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.control_to_core_slave_axi_blk_mem_gen_top_88
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized0\ : entity is "blk_mem_gen_v8_2_synth";
end \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized0\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\control_to_core_slave_axi_blk_mem_gen_top__parameterized0\
    port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized1\ : entity is "blk_mem_gen_v8_2_synth";
end \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized1\ is
begin
\gnativebmg.native_blk_mem_gen\: entity work.\control_to_core_slave_axi_blk_mem_gen_top__parameterized1\
    port map (
      D(35 downto 0) => D(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized2\ : entity is "fifo_generator_v12_0_synth";
end \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\control_to_core_slave_axi_fifo_generator_top__parameterized2\
    port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
end \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0\ is
begin
inst_blk_mem_gen: entity work.control_to_core_slave_axi_blk_mem_gen_v8_2_synth
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0_86\ is
  port (
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0_86\ : entity is "blk_mem_gen_v8_2";
end \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0_86\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0_86\ is
begin
inst_blk_mem_gen: entity work.control_to_core_slave_axi_blk_mem_gen_v8_2_synth_87
    port map (
      D(47 downto 0) => D(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized2\ : entity is "blk_mem_gen_v8_2";
end \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized2\ is
begin
inst_blk_mem_gen: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized0\
    port map (
      D(39 downto 0) => D(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized4\ : entity is "blk_mem_gen_v8_2";
end \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized4\;

architecture STRUCTURE of \control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized4\ is
begin
inst_blk_mem_gen: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2_synth__parameterized1\
    port map (
      D(35 downto 0) => D(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "fifo_generator_v12_0";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 3;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 3;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "BlankString";
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x72";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 128;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 256;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 6;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 64;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is "512x36";
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 2;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1024;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 10;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1023;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 1022;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ : entity is 0;
end \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(3) <= \<const0>\;
  m_axi_arlock(2) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(3) <= \<const0>\;
  m_axi_awlock(2) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized2\
    port map (
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_empty : out STD_LOGIC;
    int_ch1_ready5 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_re : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized2\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized2\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized2\ is
  signal \^fifo_empty\ : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal \n_0_U0_i_1__3\ : STD_LOGIC;
  signal n_35_U0 : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 3;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 3;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 128;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 6;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair36";
begin
  fifo_empty <= \^fifo_empty\;
U0: entity work.\control_to_core_slave_axi_fifo_generator_v12_0__parameterized2\
    port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3) => '0',
      axi_ar_prog_empty_thresh(2) => '0',
      axi_ar_prog_empty_thresh(1) => '0',
      axi_ar_prog_empty_thresh(0) => '0',
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3) => '0',
      axi_ar_prog_full_thresh(2) => '0',
      axi_ar_prog_full_thresh(1) => '0',
      axi_ar_prog_full_thresh(0) => '0',
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3) => '0',
      axi_aw_prog_empty_thresh(2) => '0',
      axi_aw_prog_empty_thresh(1) => '0',
      axi_aw_prog_empty_thresh(0) => '0',
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3) => '0',
      axi_aw_prog_full_thresh(2) => '0',
      axi_aw_prog_full_thresh(1) => '0',
      axi_aw_prog_full_thresh(0) => '0',
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3) => '0',
      axi_b_prog_empty_thresh(2) => '0',
      axi_b_prog_empty_thresh(1) => '0',
      axi_b_prog_empty_thresh(0) => '0',
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3) => '0',
      axi_b_prog_full_thresh(2) => '0',
      axi_b_prog_full_thresh(1) => '0',
      axi_b_prog_full_thresh(0) => '0',
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9) => '0',
      axi_r_prog_empty_thresh(8) => '0',
      axi_r_prog_empty_thresh(7) => '0',
      axi_r_prog_empty_thresh(6) => '0',
      axi_r_prog_empty_thresh(5) => '0',
      axi_r_prog_empty_thresh(4) => '0',
      axi_r_prog_empty_thresh(3) => '0',
      axi_r_prog_empty_thresh(2) => '0',
      axi_r_prog_empty_thresh(1) => '0',
      axi_r_prog_empty_thresh(0) => '0',
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9) => '0',
      axi_r_prog_full_thresh(8) => '0',
      axi_r_prog_full_thresh(7) => '0',
      axi_r_prog_full_thresh(6) => '0',
      axi_r_prog_full_thresh(5) => '0',
      axi_r_prog_full_thresh(4) => '0',
      axi_r_prog_full_thresh(3) => '0',
      axi_r_prog_full_thresh(2) => '0',
      axi_r_prog_full_thresh(1) => '0',
      axi_r_prog_full_thresh(0) => '0',
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9) => '0',
      axi_w_prog_empty_thresh(8) => '0',
      axi_w_prog_empty_thresh(7) => '0',
      axi_w_prog_empty_thresh(6) => '0',
      axi_w_prog_empty_thresh(5) => '0',
      axi_w_prog_empty_thresh(4) => '0',
      axi_w_prog_empty_thresh(3) => '0',
      axi_w_prog_empty_thresh(2) => '0',
      axi_w_prog_empty_thresh(1) => '0',
      axi_w_prog_empty_thresh(0) => '0',
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9) => '0',
      axi_w_prog_full_thresh(8) => '0',
      axi_w_prog_full_thresh(7) => '0',
      axi_w_prog_full_thresh(6) => '0',
      axi_w_prog_full_thresh(5) => '0',
      axi_w_prog_full_thresh(4) => '0',
      axi_w_prog_full_thresh(3) => '0',
      axi_w_prog_full_thresh(2) => '0',
      axi_w_prog_full_thresh(1) => '0',
      axi_w_prog_full_thresh(0) => '0',
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9) => '0',
      axis_prog_empty_thresh(8) => '0',
      axis_prog_empty_thresh(7) => '0',
      axis_prog_empty_thresh(6) => '0',
      axis_prog_empty_thresh(5) => '0',
      axis_prog_empty_thresh(4) => '0',
      axis_prog_empty_thresh(3) => '0',
      axis_prog_empty_thresh(2) => '0',
      axis_prog_empty_thresh(1) => '0',
      axis_prog_empty_thresh(0) => '0',
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9) => '0',
      axis_prog_full_thresh(8) => '0',
      axis_prog_full_thresh(7) => '0',
      axis_prog_full_thresh(6) => '0',
      axis_prog_full_thresh(5) => '0',
      axis_prog_full_thresh(4) => '0',
      axis_prog_full_thresh(3) => '0',
      axis_prog_full_thresh(2) => '0',
      axis_prog_full_thresh(1) => '0',
      axis_prog_full_thresh(0) => '0',
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(7 downto 0) => NLW_U0_data_count_UNCONNECTED(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(2 downto 0) => I1(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => \^fifo_empty\,
      full => fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_U0_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(3 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(3 downto 0),
      m_axi_arlock(3 downto 0) => NLW_U0_m_axi_arlock_UNCONNECTED(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_U0_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(3 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(3 downto 0) => NLW_U0_m_axi_awlock_UNCONNECTED(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63) => '0',
      m_axi_rdata(62) => '0',
      m_axi_rdata(61) => '0',
      m_axi_rdata(60) => '0',
      m_axi_rdata(59) => '0',
      m_axi_rdata(58) => '0',
      m_axi_rdata(57) => '0',
      m_axi_rdata(56) => '0',
      m_axi_rdata(55) => '0',
      m_axi_rdata(54) => '0',
      m_axi_rdata(53) => '0',
      m_axi_rdata(52) => '0',
      m_axi_rdata(51) => '0',
      m_axi_rdata(50) => '0',
      m_axi_rdata(49) => '0',
      m_axi_rdata(48) => '0',
      m_axi_rdata(47) => '0',
      m_axi_rdata(46) => '0',
      m_axi_rdata(45) => '0',
      m_axi_rdata(44) => '0',
      m_axi_rdata(43) => '0',
      m_axi_rdata(42) => '0',
      m_axi_rdata(41) => '0',
      m_axi_rdata(40) => '0',
      m_axi_rdata(39) => '0',
      m_axi_rdata(38) => '0',
      m_axi_rdata(37) => '0',
      m_axi_rdata(36) => '0',
      m_axi_rdata(35) => '0',
      m_axi_rdata(34) => '0',
      m_axi_rdata(33) => '0',
      m_axi_rdata(32) => '0',
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_U0_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_U0_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_U0_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7) => '0',
      prog_empty_thresh(6) => '0',
      prog_empty_thresh(5) => '0',
      prog_empty_thresh(4) => '0',
      prog_empty_thresh(3) => '0',
      prog_empty_thresh(2) => '0',
      prog_empty_thresh(1) => '0',
      prog_empty_thresh(0) => '0',
      prog_empty_thresh_assert(7) => '0',
      prog_empty_thresh_assert(6) => '0',
      prog_empty_thresh_assert(5) => '0',
      prog_empty_thresh_assert(4) => '0',
      prog_empty_thresh_assert(3) => '0',
      prog_empty_thresh_assert(2) => '0',
      prog_empty_thresh_assert(1) => '0',
      prog_empty_thresh_assert(0) => '0',
      prog_empty_thresh_negate(7) => '0',
      prog_empty_thresh_negate(6) => '0',
      prog_empty_thresh_negate(5) => '0',
      prog_empty_thresh_negate(4) => '0',
      prog_empty_thresh_negate(3) => '0',
      prog_empty_thresh_negate(2) => '0',
      prog_empty_thresh_negate(1) => '0',
      prog_empty_thresh_negate(0) => '0',
      prog_full => n_35_U0,
      prog_full_thresh(7) => '0',
      prog_full_thresh(6) => '0',
      prog_full_thresh(5) => '0',
      prog_full_thresh(4) => '0',
      prog_full_thresh(3) => '0',
      prog_full_thresh(2) => '0',
      prog_full_thresh(1) => '0',
      prog_full_thresh(0) => '0',
      prog_full_thresh_assert(7) => '0',
      prog_full_thresh_assert(6) => '0',
      prog_full_thresh_assert(5) => '0',
      prog_full_thresh_assert(4) => '0',
      prog_full_thresh_assert(3) => '0',
      prog_full_thresh_assert(2) => '0',
      prog_full_thresh_assert(1) => '0',
      prog_full_thresh_assert(0) => '0',
      prog_full_thresh_negate(7) => '0',
      prog_full_thresh_negate(6) => '0',
      prog_full_thresh_negate(5) => '0',
      prog_full_thresh_negate(4) => '0',
      prog_full_thresh_negate(3) => '0',
      prog_full_thresh_negate(2) => '0',
      prog_full_thresh_negate(1) => '0',
      prog_full_thresh_negate(0) => '0',
      rd_clk => clk_ph_out,
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => fifo_re,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => br_fifo_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arcache(3) => '0',
      s_axi_arcache(2) => '0',
      s_axi_arcache(1) => '0',
      s_axi_arcache(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arlock(3) => '0',
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => '0',
      s_axi_arlock(0) => '0',
      s_axi_arprot(2) => '0',
      s_axi_arprot(1) => '0',
      s_axi_arprot(0) => '0',
      s_axi_arqos(3) => '0',
      s_axi_arqos(2) => '0',
      s_axi_arqos(1) => '0',
      s_axi_arqos(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3) => '0',
      s_axi_arregion(2) => '0',
      s_axi_arregion(1) => '0',
      s_axi_arregion(0) => '0',
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awcache(3) => '0',
      s_axi_awcache(2) => '0',
      s_axi_awcache(1) => '0',
      s_axi_awcache(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awlock(3) => '0',
      s_axi_awlock(2) => '0',
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => '0',
      s_axi_awprot(2) => '0',
      s_axi_awprot(1) => '0',
      s_axi_awprot(0) => '0',
      s_axi_awqos(3) => '0',
      s_axi_awqos(2) => '0',
      s_axi_awqos(1) => '0',
      s_axi_awqos(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3) => '0',
      s_axi_awregion(2) => '0',
      s_axi_awregion(1) => '0',
      s_axi_awregion(0) => '0',
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63) => '0',
      s_axi_wdata(62) => '0',
      s_axi_wdata(61) => '0',
      s_axi_wdata(60) => '0',
      s_axi_wdata(59) => '0',
      s_axi_wdata(58) => '0',
      s_axi_wdata(57) => '0',
      s_axi_wdata(56) => '0',
      s_axi_wdata(55) => '0',
      s_axi_wdata(54) => '0',
      s_axi_wdata(53) => '0',
      s_axi_wdata(52) => '0',
      s_axi_wdata(51) => '0',
      s_axi_wdata(50) => '0',
      s_axi_wdata(49) => '0',
      s_axi_wdata(48) => '0',
      s_axi_wdata(47) => '0',
      s_axi_wdata(46) => '0',
      s_axi_wdata(45) => '0',
      s_axi_wdata(44) => '0',
      s_axi_wdata(43) => '0',
      s_axi_wdata(42) => '0',
      s_axi_wdata(41) => '0',
      s_axi_wdata(40) => '0',
      s_axi_wdata(39) => '0',
      s_axi_wdata(38) => '0',
      s_axi_wdata(37) => '0',
      s_axi_wdata(36) => '0',
      s_axi_wdata(35) => '0',
      s_axi_wdata(34) => '0',
      s_axi_wdata(33) => '0',
      s_axi_wdata(32) => '0',
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wid(3) => '0',
      s_axi_wid(2) => '0',
      s_axi_wid(1) => '0',
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7) => '0',
      s_axi_wstrb(6) => '0',
      s_axi_wstrb(5) => '0',
      s_axi_wstrb(4) => '0',
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63) => '0',
      s_axis_tdata(62) => '0',
      s_axis_tdata(61) => '0',
      s_axis_tdata(60) => '0',
      s_axis_tdata(59) => '0',
      s_axis_tdata(58) => '0',
      s_axis_tdata(57) => '0',
      s_axis_tdata(56) => '0',
      s_axis_tdata(55) => '0',
      s_axis_tdata(54) => '0',
      s_axis_tdata(53) => '0',
      s_axis_tdata(52) => '0',
      s_axis_tdata(51) => '0',
      s_axis_tdata(50) => '0',
      s_axis_tdata(49) => '0',
      s_axis_tdata(48) => '0',
      s_axis_tdata(47) => '0',
      s_axis_tdata(46) => '0',
      s_axis_tdata(45) => '0',
      s_axis_tdata(44) => '0',
      s_axis_tdata(43) => '0',
      s_axis_tdata(42) => '0',
      s_axis_tdata(41) => '0',
      s_axis_tdata(40) => '0',
      s_axis_tdata(39) => '0',
      s_axis_tdata(38) => '0',
      s_axis_tdata(37) => '0',
      s_axis_tdata(36) => '0',
      s_axis_tdata(35) => '0',
      s_axis_tdata(34) => '0',
      s_axis_tdata(33) => '0',
      s_axis_tdata(32) => '0',
      s_axis_tdata(31) => '0',
      s_axis_tdata(30) => '0',
      s_axis_tdata(29) => '0',
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => '0',
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => '0',
      s_axis_tdata(24) => '0',
      s_axis_tdata(23) => '0',
      s_axis_tdata(22) => '0',
      s_axis_tdata(21) => '0',
      s_axis_tdata(20) => '0',
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => '0',
      s_axis_tdata(17) => '0',
      s_axis_tdata(16) => '0',
      s_axis_tdata(15) => '0',
      s_axis_tdata(14) => '0',
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => '0',
      s_axis_tdata(11) => '0',
      s_axis_tdata(10) => '0',
      s_axis_tdata(9) => '0',
      s_axis_tdata(8) => '0',
      s_axis_tdata(7) => '0',
      s_axis_tdata(6) => '0',
      s_axis_tdata(5) => '0',
      s_axis_tdata(4) => '0',
      s_axis_tdata(3) => '0',
      s_axis_tdata(2) => '0',
      s_axis_tdata(1) => '0',
      s_axis_tdata(0) => '0',
      s_axis_tdest(3) => '0',
      s_axis_tdest(2) => '0',
      s_axis_tdest(1) => '0',
      s_axis_tdest(0) => '0',
      s_axis_tid(7) => '0',
      s_axis_tid(6) => '0',
      s_axis_tid(5) => '0',
      s_axis_tid(4) => '0',
      s_axis_tid(3) => '0',
      s_axis_tid(2) => '0',
      s_axis_tid(1) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3) => '0',
      s_axis_tkeep(2) => '0',
      s_axis_tkeep(1) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3) => '0',
      s_axis_tstrb(2) => '0',
      s_axis_tstrb(1) => '0',
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3) => '0',
      s_axis_tuser(2) => '0',
      s_axis_tuser(1) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => m_aclk,
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => \n_0_U0_i_1__3\,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
\U0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_bvalid,
      I1 => fifo_full,
      O => \n_0_U0_i_1__3\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fifo_full,
      O => m_axi_bready
    );
\slot_select[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^fifo_empty\,
      I1 => tx_phy_ready,
      I2 => Q(0),
      O => int_ch1_ready5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_memory : entity is "memory";
end control_to_core_slave_axi_memory;

architecture STRUCTURE of control_to_core_slave_axi_memory is
  signal doutb : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0\
    port map (
      D(47 downto 0) => doutb(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O3(7 downto 0) => O3(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(32),
      Q => dout(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(33),
      Q => dout(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(34),
      Q => dout(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(35),
      Q => dout(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(36),
      Q => dout(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(37),
      Q => dout(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(38),
      Q => dout(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(39),
      Q => dout(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(40),
      Q => dout(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(41),
      Q => dout(41),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(42),
      Q => dout(42),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(43),
      Q => dout(43),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(44),
      Q => dout(44),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(45),
      Q => dout(45),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(46),
      Q => dout(46),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(47),
      Q => dout(47),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_memory_84 is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_memory_84 : entity is "memory";
end control_to_core_slave_axi_memory_84;

architecture STRUCTURE of control_to_core_slave_axi_memory_84 is
  signal doutb : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized0_86\
    port map (
      D(47 downto 0) => doutb(47 downto 0),
      O2(7 downto 0) => O2(7 downto 0),
      O4(7 downto 0) => O4(7 downto 0),
      Q(0) => Q(0),
      WEBWE(0) => WEBWE(0),
      din(47 downto 0) => din(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(32),
      Q => dout(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(33),
      Q => dout(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(34),
      Q => dout(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(35),
      Q => dout(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(36),
      Q => dout(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(37),
      Q => dout(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(38),
      Q => dout(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(39),
      Q => dout(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(40),
      Q => dout(40),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(41),
      Q => dout(41),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(42),
      Q => dout(42),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(43),
      Q => dout(43),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(44),
      Q => dout(44),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(45),
      Q => dout(45),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(46),
      Q => dout(46),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(47),
      Q => dout(47),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => E(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_memory__parameterized0\ : entity is "memory";
end \control_to_core_slave_axi_memory__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized2\
    port map (
      D(39 downto 0) => doutb(39 downto 0),
      E(0) => E(0),
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      Q(0) => Q(0),
      din(39 downto 0) => din(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(32),
      Q => dout(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(33),
      Q => dout(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(34),
      Q => dout(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(35),
      Q => dout(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(36),
      Q => dout(36),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(37),
      Q => dout(37),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(38),
      Q => dout(38),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(39),
      Q => dout(39),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I1(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_memory__parameterized1\ : entity is "memory";
end \control_to_core_slave_axi_memory__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_memory__parameterized1\ is
  signal doutb : STD_LOGIC_VECTOR ( 35 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\control_to_core_slave_axi_blk_mem_gen_v8_2__parameterized4\
    port map (
      D(35 downto 0) => doutb(35 downto 0),
      E(0) => E(0),
      I1(8 downto 0) => I1(8 downto 0),
      O2(8 downto 0) => O2(8 downto 0),
      Q(0) => Q(0),
      din(35 downto 0) => din(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(0),
      Q => dout(0),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(10),
      Q => dout(10),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(11),
      Q => dout(11),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(12),
      Q => dout(12),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(13),
      Q => dout(13),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(14),
      Q => dout(14),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(15),
      Q => dout(15),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(16),
      Q => dout(16),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(17),
      Q => dout(17),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(18),
      Q => dout(18),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(19),
      Q => dout(19),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(1),
      Q => dout(1),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(20),
      Q => dout(20),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(21),
      Q => dout(21),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(22),
      Q => dout(22),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(23),
      Q => dout(23),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(24),
      Q => dout(24),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(25),
      Q => dout(25),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(26),
      Q => dout(26),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(27),
      Q => dout(27),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(28),
      Q => dout(28),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(29),
      Q => dout(29),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(2),
      Q => dout(2),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(30),
      Q => dout(30),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(31),
      Q => dout(31),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(32),
      Q => dout(32),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(33),
      Q => dout(33),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(34),
      Q => dout(34),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(35),
      Q => dout(35),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(3),
      Q => dout(3),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(4),
      Q => dout(4),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(5),
      Q => dout(5),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(6),
      Q => dout(6),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(7),
      Q => dout(7),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(8),
      Q => dout(8),
      R => Q(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rd_clk,
      CE => I2(0),
      D => doutb(9),
      Q => dout(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_b_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_empty : out STD_LOGIC;
    int_ch1_ready5 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_re : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_b_fifo : entity is "axi_chip2chip_v4_2_b_fifo";
end control_to_core_slave_axi_axi_chip2chip_v4_2_b_fifo;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_b_fifo is
begin
axi_chip2chip_async_fifo_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized2\
    port map (
      I1(2 downto 0) => I1(2 downto 0),
      Q(0) => Q(0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      dout(2 downto 0) => dout(2 downto 0),
      fifo_empty => fifo_empty,
      fifo_re => fifo_re,
      int_ch1_ready5 => int_ch1_ready5,
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_ramfifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end control_to_core_slave_axi_fifo_generator_ramfifo;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.control_to_core_slave_axi_clk_x_pntrs_54
    port map (
      D(1 downto 0) => rd_pntr_plus1(2 downto 1),
      I1(7 downto 0) => p_8_out(7 downto 0),
      I2 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I3(7 downto 0) => p_9_out(7 downto 0),
      I4(7 downto 0) => p_20_out(7 downto 0),
      I5(0) => wr_rst_i(0),
      I6(0) => rd_rst_i(1),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      Q(5 downto 0) => wr_pntr_plus2(7 downto 2),
      RD_PNTR_WR(7 downto 0) => p_0_out(7 downto 0),
      WR_PNTR_RD(7 downto 0) => p_1_out(7 downto 0),
      ram_full_i => \gwas.wsts/ram_full_i\,
      rd_clk => rd_clk,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.control_to_core_slave_axi_rd_logic_55
    port map (
      E(0) => p_15_out,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O1(1 downto 0) => rd_pntr_plus1(2 downto 1),
      O2(7 downto 0) => p_20_out(7 downto 0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      WR_PNTR_RD(7 downto 0) => p_1_out(7 downto 0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.control_to_core_slave_axi_wr_logic_56
    port map (
      I1(0) => WR_RST,
      O1 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O2(7 downto 0) => p_8_out(7 downto 0),
      O3(7 downto 0) => p_9_out(7 downto 0),
      Q(5 downto 0) => wr_pntr_plus2(7 downto 2),
      RD_PNTR_WR(7 downto 0) => p_0_out(7 downto 0),
      WEBWE(0) => \n_9_gntv_or_sync_fifo.gl0.wr\,
      full => full,
      prog_full => prog_full,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.control_to_core_slave_axi_memory
    port map (
      E(0) => p_15_out,
      O2(7 downto 0) => p_20_out(7 downto 0),
      O3(7 downto 0) => p_9_out(7 downto 0),
      Q(0) => rd_rst_i(0),
      WEBWE(0) => \n_9_gntv_or_sync_fifo.gl0.wr\,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.control_to_core_slave_axi_reset_blk_ramfifo_57
    port map (
      O1(2) => RD_RST,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      rd_clk => rd_clk,
      rst => rst,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_ramfifo_80 is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_ramfifo_80 : entity is "fifo_generator_ramfifo";
end control_to_core_slave_axi_fifo_generator_ramfifo_80;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_ramfifo_80 is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal \n_2_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal \n_9_gntv_or_sync_fifo.gl0.wr\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.control_to_core_slave_axi_clk_x_pntrs_81
    port map (
      D(1 downto 0) => rd_pntr_plus1(2 downto 1),
      I1(5 downto 0) => wr_pntr_plus2(7 downto 2),
      I2(7 downto 0) => p_8_out(7 downto 0),
      I3 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      I4(7 downto 0) => p_9_out(7 downto 0),
      I5(7 downto 0) => p_20_out(7 downto 0),
      I6(0) => wr_rst_i(0),
      I7(0) => rd_rst_i(1),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2(7 downto 0) => p_0_out(7 downto 0),
      Q(7 downto 0) => p_1_out(7 downto 0),
      ram_full_i => \gwas.wsts/ram_full_i\,
      rd_clk => rd_clk,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.control_to_core_slave_axi_rd_logic_82
    port map (
      E(0) => p_15_out,
      I1(7 downto 0) => p_1_out(7 downto 0),
      I2 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O1(1 downto 0) => rd_pntr_plus1(2 downto 1),
      O2(7 downto 0) => p_20_out(7 downto 0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.control_to_core_slave_axi_wr_logic_83
    port map (
      I1(0) => WR_RST,
      O1 => \n_2_gntv_or_sync_fifo.gl0.wr\,
      O2(7 downto 0) => p_0_out(7 downto 0),
      O3(7 downto 0) => p_8_out(7 downto 0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      Q(5 downto 0) => wr_pntr_plus2(7 downto 2),
      WEBWE(0) => \n_9_gntv_or_sync_fifo.gl0.wr\,
      full => full,
      prog_full => prog_full,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.control_to_core_slave_axi_memory_84
    port map (
      E(0) => p_15_out,
      O2(7 downto 0) => p_20_out(7 downto 0),
      O4(7 downto 0) => p_9_out(7 downto 0),
      Q(0) => rd_rst_i(0),
      WEBWE(0) => \n_9_gntv_or_sync_fifo.gl0.wr\,
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.control_to_core_slave_axi_reset_blk_ramfifo_85
    port map (
      O1(2) => RD_RST,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      rd_clk => rd_clk,
      rst => rst,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized0\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\control_to_core_slave_axi_clk_x_pntrs__parameterized0\
    port map (
      I1(8 downto 0) => p_20_out(8 downto 0),
      I2(7 downto 0) => rd_pntr_plus1(7 downto 0),
      I3(7 downto 0) => p_8_out(7 downto 0),
      I4(7 downto 0) => wr_pntr_plus2(7 downto 0),
      I5(8 downto 0) => p_9_out(8 downto 0),
      I6(0) => wr_rst_i(0),
      I7(0) => rd_rst_i(1),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O2(8 downto 0) => p_0_out(8 downto 0),
      Q(8 downto 0) => p_1_out(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\control_to_core_slave_axi_rd_logic__parameterized0\
    port map (
      E(0) => p_15_out,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      I2(8 downto 0) => p_1_out(8 downto 0),
      O1(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O2(8 downto 0) => p_20_out(8 downto 0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\control_to_core_slave_axi_wr_logic__parameterized0\
    port map (
      E(0) => p_3_out,
      I1(0) => WR_RST,
      O1(7 downto 0) => wr_pntr_plus2(7 downto 0),
      O2(8 downto 0) => p_0_out(8 downto 0),
      O3(8 downto 0) => p_9_out(8 downto 0),
      Q(7 downto 0) => p_8_out(7 downto 0),
      full => full,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\control_to_core_slave_axi_memory__parameterized0\
    port map (
      E(0) => p_3_out,
      I1(0) => p_15_out,
      O2(8 downto 0) => p_20_out(8 downto 0),
      O3(8 downto 0) => p_9_out(8 downto 0),
      Q(0) => rd_rst_i(0),
      din(39 downto 0) => din(39 downto 0),
      dout(39 downto 0) => dout(39 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.control_to_core_slave_axi_reset_blk_ramfifo
    port map (
      O1(2) => RD_RST,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      rd_clk => rd_clk,
      rst => rst,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_ramfifo__parameterized1\ is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_gntv_or_sync_fifo.gcx.clkx\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\control_to_core_slave_axi_clk_x_pntrs__parameterized0_15\
    port map (
      I1(7 downto 0) => rd_pntr_plus1(7 downto 0),
      I2(7 downto 0) => p_8_out(7 downto 0),
      I3(7 downto 0) => wr_pntr_plus2(7 downto 0),
      I4(8 downto 0) => p_9_out(8 downto 0),
      I5(0) => wr_rst_i(0),
      I6(0) => rd_rst_i(1),
      O1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      Q(8 downto 0) => p_20_out(8 downto 0),
      RD_PNTR_WR(8 downto 0) => p_0_out(8 downto 0),
      WR_PNTR_RD(8 downto 0) => p_1_out(8 downto 0),
      rd_clk => rd_clk,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\control_to_core_slave_axi_rd_logic__parameterized0_16\
    port map (
      E(0) => p_15_out,
      I1 => \n_0_gntv_or_sync_fifo.gcx.clkx\,
      O1(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O2(8 downto 0) => p_20_out(8 downto 0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      WR_PNTR_RD(8 downto 0) => p_1_out(8 downto 0),
      empty => empty,
      rd_clk => rd_clk,
      rd_en => rd_en,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\control_to_core_slave_axi_wr_logic__parameterized0_17\
    port map (
      E(0) => p_3_out,
      I1(0) => WR_RST,
      O1(7 downto 0) => wr_pntr_plus2(7 downto 0),
      O2(8 downto 0) => p_9_out(8 downto 0),
      Q(7 downto 0) => p_8_out(7 downto 0),
      RD_PNTR_WR(8 downto 0) => p_0_out(8 downto 0),
      full => full,
      prog_full => prog_full,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\control_to_core_slave_axi_memory__parameterized1\
    port map (
      E(0) => p_3_out,
      I1(8 downto 0) => p_9_out(8 downto 0),
      I2(0) => p_15_out,
      O2(8 downto 0) => p_20_out(8 downto 0),
      Q(0) => rd_rst_i(0),
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.control_to_core_slave_axi_reset_blk_ramfifo_18
    port map (
      O1(2) => RD_RST,
      O1(1 downto 0) => rd_rst_i(1 downto 0),
      Q(1) => WR_RST,
      Q(0) => wr_rst_i(0),
      rd_clk => rd_clk,
      rst => rst,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_top : entity is "fifo_generator_top";
end control_to_core_slave_axi_fifo_generator_top;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_top is
begin
\grf.rf\: entity work.control_to_core_slave_axi_fifo_generator_ramfifo
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_top_79 is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_top_79 : entity is "fifo_generator_top";
end control_to_core_slave_axi_fifo_generator_top_79;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_top_79 is
begin
\grf.rf\: entity work.control_to_core_slave_axi_fifo_generator_ramfifo_80
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_top__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \control_to_core_slave_axi_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\control_to_core_slave_axi_fifo_generator_ramfifo__parameterized0\
    port map (
      din(39 downto 0) => din(39 downto 0),
      dout(39 downto 0) => dout(39 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_top__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \control_to_core_slave_axi_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\control_to_core_slave_axi_fifo_generator_ramfifo__parameterized1\
    port map (
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_v12_0_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_v12_0_synth : entity is "fifo_generator_v12_0_synth";
end control_to_core_slave_axi_fifo_generator_v12_0_synth;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_v12_0_synth is
begin
\gconvfifo.rf\: entity work.control_to_core_slave_axi_fifo_generator_top
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_v12_0_synth_78 is
  port (
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_v12_0_synth_78 : entity is "fifo_generator_v12_0_synth";
end control_to_core_slave_axi_fifo_generator_v12_0_synth_78;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_v12_0_synth_78 is
begin
\gconvfifo.rf\: entity work.control_to_core_slave_axi_fifo_generator_top_79
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized0\ : entity is "fifo_generator_v12_0_synth";
end \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\control_to_core_slave_axi_fifo_generator_top__parameterized0\
    port map (
      din(39 downto 0) => din(39 downto 0),
      dout(39 downto 0) => dout(39 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized1\ : entity is "fifo_generator_v12_0_synth";
end \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\control_to_core_slave_axi_fifo_generator_top__parameterized1\
    port map (
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_fifo_generator_v12_0 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 48;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "BlankString";
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x72";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 128;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 256;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 6;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 64;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "512x36";
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 2;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1024;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 10;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1023;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 1022;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of control_to_core_slave_axi_fifo_generator_v12_0 : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_fifo_generator_v12_0 : entity is "fifo_generator_v12_0";
end control_to_core_slave_axi_fifo_generator_v12_0;

architecture STRUCTURE of control_to_core_slave_axi_fifo_generator_v12_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(3) <= \<const0>\;
  m_axi_arlock(2) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(3) <= \<const0>\;
  m_axi_awlock(2) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.control_to_core_slave_axi_fifo_generator_v12_0_synth_78
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 47 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "fifo_generator_v12_0";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 48;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "BlankString";
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x72";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 128;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 256;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 6;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 64;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is "512x36";
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 2;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 16;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1024;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 10;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1023;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 1022;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__2\ : entity is 0;
end \control_to_core_slave_axi_fifo_generator_v12_0__2\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(3) <= \<const0>\;
  m_axi_arlock(2) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(3) <= \<const0>\;
  m_axi_awlock(2) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.control_to_core_slave_axi_fifo_generator_v12_0_synth
    port map (
      din(47 downto 0) => din(47 downto 0),
      dout(47 downto 0) => dout(47 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 39 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "fifo_generator_v12_0";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 40;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 40;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "BlankString";
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x72";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 384;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 9;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 512;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 9;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 6;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 64;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is "512x36";
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 2;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1024;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 10;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1023;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 1022;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ : entity is 0;
end \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(3) <= \<const0>\;
  m_axi_arlock(2) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(3) <= \<const0>\;
  m_axi_awlock(2) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized0\
    port map (
      din(39 downto 0) => din(39 downto 0),
      dout(39 downto 0) => dout(39 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "fifo_generator_v12_0";
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 36;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 36;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "BlankString";
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x72";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 384;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 9;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 512;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 9;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 6;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 64;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 64;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is "512x36";
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 2;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1024;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 10;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1023;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 1022;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ : entity is 0;
end \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(3) <= \<const0>\;
  m_axi_arlock(2) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(3) <= \<const0>\;
  m_axi_awlock(2) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\control_to_core_slave_axi_fifo_generator_v12_0_synth__parameterized1\
    port map (
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 44 downto 0 );
    fifo_full : out STD_LOGIC;
    aw_ch_fc : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    aw_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo : entity is "axi_chip2chip_v4_2_async_fifo";
end control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo is
  signal fifo_empty : STD_LOGIC;
  signal \^fifo_full\ : STD_LOGIC;
  signal n_0_U0 : STD_LOGIC;
  signal \n_0_U0_i_2__1\ : STD_LOGIC;
  signal n_1_U0 : STD_LOGIC;
  signal n_2_U0 : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 128;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 6;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_2__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of m_axi_awvalid_INST_0 : label is "soft_lutpair23";
begin
  fifo_full <= \^fifo_full\;
U0: entity work.\control_to_core_slave_axi_fifo_generator_v12_0__2\
    port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3) => '0',
      axi_ar_prog_empty_thresh(2) => '0',
      axi_ar_prog_empty_thresh(1) => '0',
      axi_ar_prog_empty_thresh(0) => '0',
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3) => '0',
      axi_ar_prog_full_thresh(2) => '0',
      axi_ar_prog_full_thresh(1) => '0',
      axi_ar_prog_full_thresh(0) => '0',
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3) => '0',
      axi_aw_prog_empty_thresh(2) => '0',
      axi_aw_prog_empty_thresh(1) => '0',
      axi_aw_prog_empty_thresh(0) => '0',
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3) => '0',
      axi_aw_prog_full_thresh(2) => '0',
      axi_aw_prog_full_thresh(1) => '0',
      axi_aw_prog_full_thresh(0) => '0',
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3) => '0',
      axi_b_prog_empty_thresh(2) => '0',
      axi_b_prog_empty_thresh(1) => '0',
      axi_b_prog_empty_thresh(0) => '0',
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3) => '0',
      axi_b_prog_full_thresh(2) => '0',
      axi_b_prog_full_thresh(1) => '0',
      axi_b_prog_full_thresh(0) => '0',
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9) => '0',
      axi_r_prog_empty_thresh(8) => '0',
      axi_r_prog_empty_thresh(7) => '0',
      axi_r_prog_empty_thresh(6) => '0',
      axi_r_prog_empty_thresh(5) => '0',
      axi_r_prog_empty_thresh(4) => '0',
      axi_r_prog_empty_thresh(3) => '0',
      axi_r_prog_empty_thresh(2) => '0',
      axi_r_prog_empty_thresh(1) => '0',
      axi_r_prog_empty_thresh(0) => '0',
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9) => '0',
      axi_r_prog_full_thresh(8) => '0',
      axi_r_prog_full_thresh(7) => '0',
      axi_r_prog_full_thresh(6) => '0',
      axi_r_prog_full_thresh(5) => '0',
      axi_r_prog_full_thresh(4) => '0',
      axi_r_prog_full_thresh(3) => '0',
      axi_r_prog_full_thresh(2) => '0',
      axi_r_prog_full_thresh(1) => '0',
      axi_r_prog_full_thresh(0) => '0',
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9) => '0',
      axi_w_prog_empty_thresh(8) => '0',
      axi_w_prog_empty_thresh(7) => '0',
      axi_w_prog_empty_thresh(6) => '0',
      axi_w_prog_empty_thresh(5) => '0',
      axi_w_prog_empty_thresh(4) => '0',
      axi_w_prog_empty_thresh(3) => '0',
      axi_w_prog_empty_thresh(2) => '0',
      axi_w_prog_empty_thresh(1) => '0',
      axi_w_prog_empty_thresh(0) => '0',
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9) => '0',
      axi_w_prog_full_thresh(8) => '0',
      axi_w_prog_full_thresh(7) => '0',
      axi_w_prog_full_thresh(6) => '0',
      axi_w_prog_full_thresh(5) => '0',
      axi_w_prog_full_thresh(4) => '0',
      axi_w_prog_full_thresh(3) => '0',
      axi_w_prog_full_thresh(2) => '0',
      axi_w_prog_full_thresh(1) => '0',
      axi_w_prog_full_thresh(0) => '0',
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9) => '0',
      axis_prog_empty_thresh(8) => '0',
      axis_prog_empty_thresh(7) => '0',
      axis_prog_empty_thresh(6) => '0',
      axis_prog_empty_thresh(5) => '0',
      axis_prog_empty_thresh(4) => '0',
      axis_prog_empty_thresh(3) => '0',
      axis_prog_empty_thresh(2) => '0',
      axis_prog_empty_thresh(1) => '0',
      axis_prog_empty_thresh(0) => '0',
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9) => '0',
      axis_prog_full_thresh(8) => '0',
      axis_prog_full_thresh(7) => '0',
      axis_prog_full_thresh(6) => '0',
      axis_prog_full_thresh(5) => '0',
      axis_prog_full_thresh(4) => '0',
      axis_prog_full_thresh(3) => '0',
      axis_prog_full_thresh(2) => '0',
      axis_prog_full_thresh(1) => '0',
      axis_prog_full_thresh(0) => '0',
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(7 downto 0) => NLW_U0_data_count_UNCONNECTED(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(47 downto 0) => din(47 downto 0),
      dout(47) => n_0_U0,
      dout(46) => n_1_U0,
      dout(45) => n_2_U0,
      dout(44 downto 0) => dout(44 downto 0),
      empty => fifo_empty,
      full => \^fifo_full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_U0_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(3 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(3 downto 0),
      m_axi_arlock(3 downto 0) => NLW_U0_m_axi_arlock_UNCONNECTED(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_U0_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(3 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(3 downto 0) => NLW_U0_m_axi_awlock_UNCONNECTED(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63) => '0',
      m_axi_rdata(62) => '0',
      m_axi_rdata(61) => '0',
      m_axi_rdata(60) => '0',
      m_axi_rdata(59) => '0',
      m_axi_rdata(58) => '0',
      m_axi_rdata(57) => '0',
      m_axi_rdata(56) => '0',
      m_axi_rdata(55) => '0',
      m_axi_rdata(54) => '0',
      m_axi_rdata(53) => '0',
      m_axi_rdata(52) => '0',
      m_axi_rdata(51) => '0',
      m_axi_rdata(50) => '0',
      m_axi_rdata(49) => '0',
      m_axi_rdata(48) => '0',
      m_axi_rdata(47) => '0',
      m_axi_rdata(46) => '0',
      m_axi_rdata(45) => '0',
      m_axi_rdata(44) => '0',
      m_axi_rdata(43) => '0',
      m_axi_rdata(42) => '0',
      m_axi_rdata(41) => '0',
      m_axi_rdata(40) => '0',
      m_axi_rdata(39) => '0',
      m_axi_rdata(38) => '0',
      m_axi_rdata(37) => '0',
      m_axi_rdata(36) => '0',
      m_axi_rdata(35) => '0',
      m_axi_rdata(34) => '0',
      m_axi_rdata(33) => '0',
      m_axi_rdata(32) => '0',
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_U0_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_U0_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_U0_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7) => '0',
      prog_empty_thresh(6) => '0',
      prog_empty_thresh(5) => '0',
      prog_empty_thresh(4) => '0',
      prog_empty_thresh(3) => '0',
      prog_empty_thresh(2) => '0',
      prog_empty_thresh(1) => '0',
      prog_empty_thresh(0) => '0',
      prog_empty_thresh_assert(7) => '0',
      prog_empty_thresh_assert(6) => '0',
      prog_empty_thresh_assert(5) => '0',
      prog_empty_thresh_assert(4) => '0',
      prog_empty_thresh_assert(3) => '0',
      prog_empty_thresh_assert(2) => '0',
      prog_empty_thresh_assert(1) => '0',
      prog_empty_thresh_assert(0) => '0',
      prog_empty_thresh_negate(7) => '0',
      prog_empty_thresh_negate(6) => '0',
      prog_empty_thresh_negate(5) => '0',
      prog_empty_thresh_negate(4) => '0',
      prog_empty_thresh_negate(3) => '0',
      prog_empty_thresh_negate(2) => '0',
      prog_empty_thresh_negate(1) => '0',
      prog_empty_thresh_negate(0) => '0',
      prog_full => aw_ch_fc,
      prog_full_thresh(7) => '0',
      prog_full_thresh(6) => '0',
      prog_full_thresh(5) => '0',
      prog_full_thresh(4) => '0',
      prog_full_thresh(3) => '0',
      prog_full_thresh(2) => '0',
      prog_full_thresh(1) => '0',
      prog_full_thresh(0) => '0',
      prog_full_thresh_assert(7) => '0',
      prog_full_thresh_assert(6) => '0',
      prog_full_thresh_assert(5) => '0',
      prog_full_thresh_assert(4) => '0',
      prog_full_thresh_assert(3) => '0',
      prog_full_thresh_assert(2) => '0',
      prog_full_thresh_assert(1) => '0',
      prog_full_thresh_assert(0) => '0',
      prog_full_thresh_negate(7) => '0',
      prog_full_thresh_negate(6) => '0',
      prog_full_thresh_negate(5) => '0',
      prog_full_thresh_negate(4) => '0',
      prog_full_thresh_negate(3) => '0',
      prog_full_thresh_negate(2) => '0',
      prog_full_thresh_negate(1) => '0',
      prog_full_thresh_negate(0) => '0',
      rd_clk => m_aclk,
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => \n_0_U0_i_2__1\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => br_fifo_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arcache(3) => '0',
      s_axi_arcache(2) => '0',
      s_axi_arcache(1) => '0',
      s_axi_arcache(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arlock(3) => '0',
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => '0',
      s_axi_arlock(0) => '0',
      s_axi_arprot(2) => '0',
      s_axi_arprot(1) => '0',
      s_axi_arprot(0) => '0',
      s_axi_arqos(3) => '0',
      s_axi_arqos(2) => '0',
      s_axi_arqos(1) => '0',
      s_axi_arqos(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3) => '0',
      s_axi_arregion(2) => '0',
      s_axi_arregion(1) => '0',
      s_axi_arregion(0) => '0',
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awcache(3) => '0',
      s_axi_awcache(2) => '0',
      s_axi_awcache(1) => '0',
      s_axi_awcache(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awlock(3) => '0',
      s_axi_awlock(2) => '0',
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => '0',
      s_axi_awprot(2) => '0',
      s_axi_awprot(1) => '0',
      s_axi_awprot(0) => '0',
      s_axi_awqos(3) => '0',
      s_axi_awqos(2) => '0',
      s_axi_awqos(1) => '0',
      s_axi_awqos(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3) => '0',
      s_axi_awregion(2) => '0',
      s_axi_awregion(1) => '0',
      s_axi_awregion(0) => '0',
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63) => '0',
      s_axi_wdata(62) => '0',
      s_axi_wdata(61) => '0',
      s_axi_wdata(60) => '0',
      s_axi_wdata(59) => '0',
      s_axi_wdata(58) => '0',
      s_axi_wdata(57) => '0',
      s_axi_wdata(56) => '0',
      s_axi_wdata(55) => '0',
      s_axi_wdata(54) => '0',
      s_axi_wdata(53) => '0',
      s_axi_wdata(52) => '0',
      s_axi_wdata(51) => '0',
      s_axi_wdata(50) => '0',
      s_axi_wdata(49) => '0',
      s_axi_wdata(48) => '0',
      s_axi_wdata(47) => '0',
      s_axi_wdata(46) => '0',
      s_axi_wdata(45) => '0',
      s_axi_wdata(44) => '0',
      s_axi_wdata(43) => '0',
      s_axi_wdata(42) => '0',
      s_axi_wdata(41) => '0',
      s_axi_wdata(40) => '0',
      s_axi_wdata(39) => '0',
      s_axi_wdata(38) => '0',
      s_axi_wdata(37) => '0',
      s_axi_wdata(36) => '0',
      s_axi_wdata(35) => '0',
      s_axi_wdata(34) => '0',
      s_axi_wdata(33) => '0',
      s_axi_wdata(32) => '0',
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wid(3) => '0',
      s_axi_wid(2) => '0',
      s_axi_wid(1) => '0',
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7) => '0',
      s_axi_wstrb(6) => '0',
      s_axi_wstrb(5) => '0',
      s_axi_wstrb(4) => '0',
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63) => '0',
      s_axis_tdata(62) => '0',
      s_axis_tdata(61) => '0',
      s_axis_tdata(60) => '0',
      s_axis_tdata(59) => '0',
      s_axis_tdata(58) => '0',
      s_axis_tdata(57) => '0',
      s_axis_tdata(56) => '0',
      s_axis_tdata(55) => '0',
      s_axis_tdata(54) => '0',
      s_axis_tdata(53) => '0',
      s_axis_tdata(52) => '0',
      s_axis_tdata(51) => '0',
      s_axis_tdata(50) => '0',
      s_axis_tdata(49) => '0',
      s_axis_tdata(48) => '0',
      s_axis_tdata(47) => '0',
      s_axis_tdata(46) => '0',
      s_axis_tdata(45) => '0',
      s_axis_tdata(44) => '0',
      s_axis_tdata(43) => '0',
      s_axis_tdata(42) => '0',
      s_axis_tdata(41) => '0',
      s_axis_tdata(40) => '0',
      s_axis_tdata(39) => '0',
      s_axis_tdata(38) => '0',
      s_axis_tdata(37) => '0',
      s_axis_tdata(36) => '0',
      s_axis_tdata(35) => '0',
      s_axis_tdata(34) => '0',
      s_axis_tdata(33) => '0',
      s_axis_tdata(32) => '0',
      s_axis_tdata(31) => '0',
      s_axis_tdata(30) => '0',
      s_axis_tdata(29) => '0',
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => '0',
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => '0',
      s_axis_tdata(24) => '0',
      s_axis_tdata(23) => '0',
      s_axis_tdata(22) => '0',
      s_axis_tdata(21) => '0',
      s_axis_tdata(20) => '0',
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => '0',
      s_axis_tdata(17) => '0',
      s_axis_tdata(16) => '0',
      s_axis_tdata(15) => '0',
      s_axis_tdata(14) => '0',
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => '0',
      s_axis_tdata(11) => '0',
      s_axis_tdata(10) => '0',
      s_axis_tdata(9) => '0',
      s_axis_tdata(8) => '0',
      s_axis_tdata(7) => '0',
      s_axis_tdata(6) => '0',
      s_axis_tdata(5) => '0',
      s_axis_tdata(4) => '0',
      s_axis_tdata(3) => '0',
      s_axis_tdata(2) => '0',
      s_axis_tdata(1) => '0',
      s_axis_tdata(0) => '0',
      s_axis_tdest(3) => '0',
      s_axis_tdest(2) => '0',
      s_axis_tdest(1) => '0',
      s_axis_tdest(0) => '0',
      s_axis_tid(7) => '0',
      s_axis_tid(6) => '0',
      s_axis_tid(5) => '0',
      s_axis_tid(4) => '0',
      s_axis_tid(3) => '0',
      s_axis_tid(2) => '0',
      s_axis_tid(1) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3) => '0',
      s_axis_tkeep(2) => '0',
      s_axis_tkeep(1) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3) => '0',
      s_axis_tstrb(2) => '0',
      s_axis_tstrb(1) => '0',
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3) => '0',
      s_axis_tuser(2) => '0',
      s_axis_tuser(1) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => pack_data_we,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
U0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^fifo_full\,
      I1 => aw_ch_data_valid,
      I2 => Q(0),
      O => pack_data_we
    );
\U0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_awready,
      I1 => fifo_empty,
      O => \n_0_U0_i_2__1\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fifo_empty,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo_76 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 44 downto 0 );
    fifo_full : out STD_LOGIC;
    ar_ch_fc : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ar_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo_76 : entity is "axi_chip2chip_v4_2_async_fifo";
end control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo_76;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo_76 is
  signal fifo_empty : STD_LOGIC;
  signal \^fifo_full\ : STD_LOGIC;
  signal n_0_U0 : STD_LOGIC;
  signal \n_0_U0_i_2__2\ : STD_LOGIC;
  signal n_1_U0 : STD_LOGIC;
  signal n_2_U0 : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 48;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 48;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 128;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 6;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_2__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of m_axi_arvalid_INST_0 : label is "soft_lutpair11";
begin
  fifo_full <= \^fifo_full\;
U0: entity work.control_to_core_slave_axi_fifo_generator_v12_0
    port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3) => '0',
      axi_ar_prog_empty_thresh(2) => '0',
      axi_ar_prog_empty_thresh(1) => '0',
      axi_ar_prog_empty_thresh(0) => '0',
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3) => '0',
      axi_ar_prog_full_thresh(2) => '0',
      axi_ar_prog_full_thresh(1) => '0',
      axi_ar_prog_full_thresh(0) => '0',
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3) => '0',
      axi_aw_prog_empty_thresh(2) => '0',
      axi_aw_prog_empty_thresh(1) => '0',
      axi_aw_prog_empty_thresh(0) => '0',
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3) => '0',
      axi_aw_prog_full_thresh(2) => '0',
      axi_aw_prog_full_thresh(1) => '0',
      axi_aw_prog_full_thresh(0) => '0',
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3) => '0',
      axi_b_prog_empty_thresh(2) => '0',
      axi_b_prog_empty_thresh(1) => '0',
      axi_b_prog_empty_thresh(0) => '0',
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3) => '0',
      axi_b_prog_full_thresh(2) => '0',
      axi_b_prog_full_thresh(1) => '0',
      axi_b_prog_full_thresh(0) => '0',
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9) => '0',
      axi_r_prog_empty_thresh(8) => '0',
      axi_r_prog_empty_thresh(7) => '0',
      axi_r_prog_empty_thresh(6) => '0',
      axi_r_prog_empty_thresh(5) => '0',
      axi_r_prog_empty_thresh(4) => '0',
      axi_r_prog_empty_thresh(3) => '0',
      axi_r_prog_empty_thresh(2) => '0',
      axi_r_prog_empty_thresh(1) => '0',
      axi_r_prog_empty_thresh(0) => '0',
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9) => '0',
      axi_r_prog_full_thresh(8) => '0',
      axi_r_prog_full_thresh(7) => '0',
      axi_r_prog_full_thresh(6) => '0',
      axi_r_prog_full_thresh(5) => '0',
      axi_r_prog_full_thresh(4) => '0',
      axi_r_prog_full_thresh(3) => '0',
      axi_r_prog_full_thresh(2) => '0',
      axi_r_prog_full_thresh(1) => '0',
      axi_r_prog_full_thresh(0) => '0',
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9) => '0',
      axi_w_prog_empty_thresh(8) => '0',
      axi_w_prog_empty_thresh(7) => '0',
      axi_w_prog_empty_thresh(6) => '0',
      axi_w_prog_empty_thresh(5) => '0',
      axi_w_prog_empty_thresh(4) => '0',
      axi_w_prog_empty_thresh(3) => '0',
      axi_w_prog_empty_thresh(2) => '0',
      axi_w_prog_empty_thresh(1) => '0',
      axi_w_prog_empty_thresh(0) => '0',
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9) => '0',
      axi_w_prog_full_thresh(8) => '0',
      axi_w_prog_full_thresh(7) => '0',
      axi_w_prog_full_thresh(6) => '0',
      axi_w_prog_full_thresh(5) => '0',
      axi_w_prog_full_thresh(4) => '0',
      axi_w_prog_full_thresh(3) => '0',
      axi_w_prog_full_thresh(2) => '0',
      axi_w_prog_full_thresh(1) => '0',
      axi_w_prog_full_thresh(0) => '0',
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9) => '0',
      axis_prog_empty_thresh(8) => '0',
      axis_prog_empty_thresh(7) => '0',
      axis_prog_empty_thresh(6) => '0',
      axis_prog_empty_thresh(5) => '0',
      axis_prog_empty_thresh(4) => '0',
      axis_prog_empty_thresh(3) => '0',
      axis_prog_empty_thresh(2) => '0',
      axis_prog_empty_thresh(1) => '0',
      axis_prog_empty_thresh(0) => '0',
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9) => '0',
      axis_prog_full_thresh(8) => '0',
      axis_prog_full_thresh(7) => '0',
      axis_prog_full_thresh(6) => '0',
      axis_prog_full_thresh(5) => '0',
      axis_prog_full_thresh(4) => '0',
      axis_prog_full_thresh(3) => '0',
      axis_prog_full_thresh(2) => '0',
      axis_prog_full_thresh(1) => '0',
      axis_prog_full_thresh(0) => '0',
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(7 downto 0) => NLW_U0_data_count_UNCONNECTED(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(47 downto 0) => din(47 downto 0),
      dout(47) => n_0_U0,
      dout(46) => n_1_U0,
      dout(45) => n_2_U0,
      dout(44 downto 0) => O1(44 downto 0),
      empty => fifo_empty,
      full => \^fifo_full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_U0_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(3 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(3 downto 0),
      m_axi_arlock(3 downto 0) => NLW_U0_m_axi_arlock_UNCONNECTED(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_U0_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(3 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(3 downto 0) => NLW_U0_m_axi_awlock_UNCONNECTED(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63) => '0',
      m_axi_rdata(62) => '0',
      m_axi_rdata(61) => '0',
      m_axi_rdata(60) => '0',
      m_axi_rdata(59) => '0',
      m_axi_rdata(58) => '0',
      m_axi_rdata(57) => '0',
      m_axi_rdata(56) => '0',
      m_axi_rdata(55) => '0',
      m_axi_rdata(54) => '0',
      m_axi_rdata(53) => '0',
      m_axi_rdata(52) => '0',
      m_axi_rdata(51) => '0',
      m_axi_rdata(50) => '0',
      m_axi_rdata(49) => '0',
      m_axi_rdata(48) => '0',
      m_axi_rdata(47) => '0',
      m_axi_rdata(46) => '0',
      m_axi_rdata(45) => '0',
      m_axi_rdata(44) => '0',
      m_axi_rdata(43) => '0',
      m_axi_rdata(42) => '0',
      m_axi_rdata(41) => '0',
      m_axi_rdata(40) => '0',
      m_axi_rdata(39) => '0',
      m_axi_rdata(38) => '0',
      m_axi_rdata(37) => '0',
      m_axi_rdata(36) => '0',
      m_axi_rdata(35) => '0',
      m_axi_rdata(34) => '0',
      m_axi_rdata(33) => '0',
      m_axi_rdata(32) => '0',
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_U0_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_U0_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_U0_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7) => '0',
      prog_empty_thresh(6) => '0',
      prog_empty_thresh(5) => '0',
      prog_empty_thresh(4) => '0',
      prog_empty_thresh(3) => '0',
      prog_empty_thresh(2) => '0',
      prog_empty_thresh(1) => '0',
      prog_empty_thresh(0) => '0',
      prog_empty_thresh_assert(7) => '0',
      prog_empty_thresh_assert(6) => '0',
      prog_empty_thresh_assert(5) => '0',
      prog_empty_thresh_assert(4) => '0',
      prog_empty_thresh_assert(3) => '0',
      prog_empty_thresh_assert(2) => '0',
      prog_empty_thresh_assert(1) => '0',
      prog_empty_thresh_assert(0) => '0',
      prog_empty_thresh_negate(7) => '0',
      prog_empty_thresh_negate(6) => '0',
      prog_empty_thresh_negate(5) => '0',
      prog_empty_thresh_negate(4) => '0',
      prog_empty_thresh_negate(3) => '0',
      prog_empty_thresh_negate(2) => '0',
      prog_empty_thresh_negate(1) => '0',
      prog_empty_thresh_negate(0) => '0',
      prog_full => ar_ch_fc,
      prog_full_thresh(7) => '0',
      prog_full_thresh(6) => '0',
      prog_full_thresh(5) => '0',
      prog_full_thresh(4) => '0',
      prog_full_thresh(3) => '0',
      prog_full_thresh(2) => '0',
      prog_full_thresh(1) => '0',
      prog_full_thresh(0) => '0',
      prog_full_thresh_assert(7) => '0',
      prog_full_thresh_assert(6) => '0',
      prog_full_thresh_assert(5) => '0',
      prog_full_thresh_assert(4) => '0',
      prog_full_thresh_assert(3) => '0',
      prog_full_thresh_assert(2) => '0',
      prog_full_thresh_assert(1) => '0',
      prog_full_thresh_assert(0) => '0',
      prog_full_thresh_negate(7) => '0',
      prog_full_thresh_negate(6) => '0',
      prog_full_thresh_negate(5) => '0',
      prog_full_thresh_negate(4) => '0',
      prog_full_thresh_negate(3) => '0',
      prog_full_thresh_negate(2) => '0',
      prog_full_thresh_negate(1) => '0',
      prog_full_thresh_negate(0) => '0',
      rd_clk => m_aclk,
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => \n_0_U0_i_2__2\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => br_fifo_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arcache(3) => '0',
      s_axi_arcache(2) => '0',
      s_axi_arcache(1) => '0',
      s_axi_arcache(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arlock(3) => '0',
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => '0',
      s_axi_arlock(0) => '0',
      s_axi_arprot(2) => '0',
      s_axi_arprot(1) => '0',
      s_axi_arprot(0) => '0',
      s_axi_arqos(3) => '0',
      s_axi_arqos(2) => '0',
      s_axi_arqos(1) => '0',
      s_axi_arqos(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3) => '0',
      s_axi_arregion(2) => '0',
      s_axi_arregion(1) => '0',
      s_axi_arregion(0) => '0',
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awcache(3) => '0',
      s_axi_awcache(2) => '0',
      s_axi_awcache(1) => '0',
      s_axi_awcache(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awlock(3) => '0',
      s_axi_awlock(2) => '0',
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => '0',
      s_axi_awprot(2) => '0',
      s_axi_awprot(1) => '0',
      s_axi_awprot(0) => '0',
      s_axi_awqos(3) => '0',
      s_axi_awqos(2) => '0',
      s_axi_awqos(1) => '0',
      s_axi_awqos(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3) => '0',
      s_axi_awregion(2) => '0',
      s_axi_awregion(1) => '0',
      s_axi_awregion(0) => '0',
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63) => '0',
      s_axi_wdata(62) => '0',
      s_axi_wdata(61) => '0',
      s_axi_wdata(60) => '0',
      s_axi_wdata(59) => '0',
      s_axi_wdata(58) => '0',
      s_axi_wdata(57) => '0',
      s_axi_wdata(56) => '0',
      s_axi_wdata(55) => '0',
      s_axi_wdata(54) => '0',
      s_axi_wdata(53) => '0',
      s_axi_wdata(52) => '0',
      s_axi_wdata(51) => '0',
      s_axi_wdata(50) => '0',
      s_axi_wdata(49) => '0',
      s_axi_wdata(48) => '0',
      s_axi_wdata(47) => '0',
      s_axi_wdata(46) => '0',
      s_axi_wdata(45) => '0',
      s_axi_wdata(44) => '0',
      s_axi_wdata(43) => '0',
      s_axi_wdata(42) => '0',
      s_axi_wdata(41) => '0',
      s_axi_wdata(40) => '0',
      s_axi_wdata(39) => '0',
      s_axi_wdata(38) => '0',
      s_axi_wdata(37) => '0',
      s_axi_wdata(36) => '0',
      s_axi_wdata(35) => '0',
      s_axi_wdata(34) => '0',
      s_axi_wdata(33) => '0',
      s_axi_wdata(32) => '0',
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wid(3) => '0',
      s_axi_wid(2) => '0',
      s_axi_wid(1) => '0',
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7) => '0',
      s_axi_wstrb(6) => '0',
      s_axi_wstrb(5) => '0',
      s_axi_wstrb(4) => '0',
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63) => '0',
      s_axis_tdata(62) => '0',
      s_axis_tdata(61) => '0',
      s_axis_tdata(60) => '0',
      s_axis_tdata(59) => '0',
      s_axis_tdata(58) => '0',
      s_axis_tdata(57) => '0',
      s_axis_tdata(56) => '0',
      s_axis_tdata(55) => '0',
      s_axis_tdata(54) => '0',
      s_axis_tdata(53) => '0',
      s_axis_tdata(52) => '0',
      s_axis_tdata(51) => '0',
      s_axis_tdata(50) => '0',
      s_axis_tdata(49) => '0',
      s_axis_tdata(48) => '0',
      s_axis_tdata(47) => '0',
      s_axis_tdata(46) => '0',
      s_axis_tdata(45) => '0',
      s_axis_tdata(44) => '0',
      s_axis_tdata(43) => '0',
      s_axis_tdata(42) => '0',
      s_axis_tdata(41) => '0',
      s_axis_tdata(40) => '0',
      s_axis_tdata(39) => '0',
      s_axis_tdata(38) => '0',
      s_axis_tdata(37) => '0',
      s_axis_tdata(36) => '0',
      s_axis_tdata(35) => '0',
      s_axis_tdata(34) => '0',
      s_axis_tdata(33) => '0',
      s_axis_tdata(32) => '0',
      s_axis_tdata(31) => '0',
      s_axis_tdata(30) => '0',
      s_axis_tdata(29) => '0',
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => '0',
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => '0',
      s_axis_tdata(24) => '0',
      s_axis_tdata(23) => '0',
      s_axis_tdata(22) => '0',
      s_axis_tdata(21) => '0',
      s_axis_tdata(20) => '0',
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => '0',
      s_axis_tdata(17) => '0',
      s_axis_tdata(16) => '0',
      s_axis_tdata(15) => '0',
      s_axis_tdata(14) => '0',
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => '0',
      s_axis_tdata(11) => '0',
      s_axis_tdata(10) => '0',
      s_axis_tdata(9) => '0',
      s_axis_tdata(8) => '0',
      s_axis_tdata(7) => '0',
      s_axis_tdata(6) => '0',
      s_axis_tdata(5) => '0',
      s_axis_tdata(4) => '0',
      s_axis_tdata(3) => '0',
      s_axis_tdata(2) => '0',
      s_axis_tdata(1) => '0',
      s_axis_tdata(0) => '0',
      s_axis_tdest(3) => '0',
      s_axis_tdest(2) => '0',
      s_axis_tdest(1) => '0',
      s_axis_tdest(0) => '0',
      s_axis_tid(7) => '0',
      s_axis_tid(6) => '0',
      s_axis_tid(5) => '0',
      s_axis_tid(4) => '0',
      s_axis_tid(3) => '0',
      s_axis_tid(2) => '0',
      s_axis_tid(1) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3) => '0',
      s_axis_tkeep(2) => '0',
      s_axis_tkeep(1) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3) => '0',
      s_axis_tstrb(2) => '0',
      s_axis_tstrb(1) => '0',
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3) => '0',
      s_axis_tuser(2) => '0',
      s_axis_tuser(1) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => pack_data_we,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
\U0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^fifo_full\,
      I1 => ar_ch_data_valid,
      I2 => Q(0),
      O => pack_data_we
    );
\U0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_arready,
      I1 => fifo_empty,
      O => \n_0_U0_i_2__2\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fifo_empty,
      O => m_axi_arvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized0\ is
  port (
    O2 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    fifo_full : out STD_LOGIC;
    wd_ch_fc : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 39 downto 0 );
    wd_ch_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized0\ is
  signal fifo_empty : STD_LOGIC;
  signal \^fifo_full\ : STD_LOGIC;
  signal n_0_U0 : STD_LOGIC;
  signal \n_0_U0_i_2__3\ : STD_LOGIC;
  signal n_1_U0 : STD_LOGIC;
  signal pack_data_we : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 40;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 40;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 384;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 6;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_2__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of m_axi_wvalid_INST_0 : label is "soft_lutpair67";
begin
  fifo_full <= \^fifo_full\;
U0: entity work.\control_to_core_slave_axi_fifo_generator_v12_0__parameterized0\
    port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3) => '0',
      axi_ar_prog_empty_thresh(2) => '0',
      axi_ar_prog_empty_thresh(1) => '0',
      axi_ar_prog_empty_thresh(0) => '0',
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3) => '0',
      axi_ar_prog_full_thresh(2) => '0',
      axi_ar_prog_full_thresh(1) => '0',
      axi_ar_prog_full_thresh(0) => '0',
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3) => '0',
      axi_aw_prog_empty_thresh(2) => '0',
      axi_aw_prog_empty_thresh(1) => '0',
      axi_aw_prog_empty_thresh(0) => '0',
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3) => '0',
      axi_aw_prog_full_thresh(2) => '0',
      axi_aw_prog_full_thresh(1) => '0',
      axi_aw_prog_full_thresh(0) => '0',
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3) => '0',
      axi_b_prog_empty_thresh(2) => '0',
      axi_b_prog_empty_thresh(1) => '0',
      axi_b_prog_empty_thresh(0) => '0',
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3) => '0',
      axi_b_prog_full_thresh(2) => '0',
      axi_b_prog_full_thresh(1) => '0',
      axi_b_prog_full_thresh(0) => '0',
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9) => '0',
      axi_r_prog_empty_thresh(8) => '0',
      axi_r_prog_empty_thresh(7) => '0',
      axi_r_prog_empty_thresh(6) => '0',
      axi_r_prog_empty_thresh(5) => '0',
      axi_r_prog_empty_thresh(4) => '0',
      axi_r_prog_empty_thresh(3) => '0',
      axi_r_prog_empty_thresh(2) => '0',
      axi_r_prog_empty_thresh(1) => '0',
      axi_r_prog_empty_thresh(0) => '0',
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9) => '0',
      axi_r_prog_full_thresh(8) => '0',
      axi_r_prog_full_thresh(7) => '0',
      axi_r_prog_full_thresh(6) => '0',
      axi_r_prog_full_thresh(5) => '0',
      axi_r_prog_full_thresh(4) => '0',
      axi_r_prog_full_thresh(3) => '0',
      axi_r_prog_full_thresh(2) => '0',
      axi_r_prog_full_thresh(1) => '0',
      axi_r_prog_full_thresh(0) => '0',
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9) => '0',
      axi_w_prog_empty_thresh(8) => '0',
      axi_w_prog_empty_thresh(7) => '0',
      axi_w_prog_empty_thresh(6) => '0',
      axi_w_prog_empty_thresh(5) => '0',
      axi_w_prog_empty_thresh(4) => '0',
      axi_w_prog_empty_thresh(3) => '0',
      axi_w_prog_empty_thresh(2) => '0',
      axi_w_prog_empty_thresh(1) => '0',
      axi_w_prog_empty_thresh(0) => '0',
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9) => '0',
      axi_w_prog_full_thresh(8) => '0',
      axi_w_prog_full_thresh(7) => '0',
      axi_w_prog_full_thresh(6) => '0',
      axi_w_prog_full_thresh(5) => '0',
      axi_w_prog_full_thresh(4) => '0',
      axi_w_prog_full_thresh(3) => '0',
      axi_w_prog_full_thresh(2) => '0',
      axi_w_prog_full_thresh(1) => '0',
      axi_w_prog_full_thresh(0) => '0',
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9) => '0',
      axis_prog_empty_thresh(8) => '0',
      axis_prog_empty_thresh(7) => '0',
      axis_prog_empty_thresh(6) => '0',
      axis_prog_empty_thresh(5) => '0',
      axis_prog_empty_thresh(4) => '0',
      axis_prog_empty_thresh(3) => '0',
      axis_prog_empty_thresh(2) => '0',
      axis_prog_empty_thresh(1) => '0',
      axis_prog_empty_thresh(0) => '0',
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9) => '0',
      axis_prog_full_thresh(8) => '0',
      axis_prog_full_thresh(7) => '0',
      axis_prog_full_thresh(6) => '0',
      axis_prog_full_thresh(5) => '0',
      axis_prog_full_thresh(4) => '0',
      axis_prog_full_thresh(3) => '0',
      axis_prog_full_thresh(2) => '0',
      axis_prog_full_thresh(1) => '0',
      axis_prog_full_thresh(0) => '0',
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(39 downto 0) => din(39 downto 0),
      dout(39) => n_0_U0,
      dout(38) => n_1_U0,
      dout(37 downto 0) => O2(37 downto 0),
      empty => fifo_empty,
      full => \^fifo_full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_U0_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(3 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(3 downto 0),
      m_axi_arlock(3 downto 0) => NLW_U0_m_axi_arlock_UNCONNECTED(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_U0_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(3 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(3 downto 0) => NLW_U0_m_axi_awlock_UNCONNECTED(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63) => '0',
      m_axi_rdata(62) => '0',
      m_axi_rdata(61) => '0',
      m_axi_rdata(60) => '0',
      m_axi_rdata(59) => '0',
      m_axi_rdata(58) => '0',
      m_axi_rdata(57) => '0',
      m_axi_rdata(56) => '0',
      m_axi_rdata(55) => '0',
      m_axi_rdata(54) => '0',
      m_axi_rdata(53) => '0',
      m_axi_rdata(52) => '0',
      m_axi_rdata(51) => '0',
      m_axi_rdata(50) => '0',
      m_axi_rdata(49) => '0',
      m_axi_rdata(48) => '0',
      m_axi_rdata(47) => '0',
      m_axi_rdata(46) => '0',
      m_axi_rdata(45) => '0',
      m_axi_rdata(44) => '0',
      m_axi_rdata(43) => '0',
      m_axi_rdata(42) => '0',
      m_axi_rdata(41) => '0',
      m_axi_rdata(40) => '0',
      m_axi_rdata(39) => '0',
      m_axi_rdata(38) => '0',
      m_axi_rdata(37) => '0',
      m_axi_rdata(36) => '0',
      m_axi_rdata(35) => '0',
      m_axi_rdata(34) => '0',
      m_axi_rdata(33) => '0',
      m_axi_rdata(32) => '0',
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_U0_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_U0_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_U0_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8) => '0',
      prog_empty_thresh(7) => '0',
      prog_empty_thresh(6) => '0',
      prog_empty_thresh(5) => '0',
      prog_empty_thresh(4) => '0',
      prog_empty_thresh(3) => '0',
      prog_empty_thresh(2) => '0',
      prog_empty_thresh(1) => '0',
      prog_empty_thresh(0) => '0',
      prog_empty_thresh_assert(8) => '0',
      prog_empty_thresh_assert(7) => '0',
      prog_empty_thresh_assert(6) => '0',
      prog_empty_thresh_assert(5) => '0',
      prog_empty_thresh_assert(4) => '0',
      prog_empty_thresh_assert(3) => '0',
      prog_empty_thresh_assert(2) => '0',
      prog_empty_thresh_assert(1) => '0',
      prog_empty_thresh_assert(0) => '0',
      prog_empty_thresh_negate(8) => '0',
      prog_empty_thresh_negate(7) => '0',
      prog_empty_thresh_negate(6) => '0',
      prog_empty_thresh_negate(5) => '0',
      prog_empty_thresh_negate(4) => '0',
      prog_empty_thresh_negate(3) => '0',
      prog_empty_thresh_negate(2) => '0',
      prog_empty_thresh_negate(1) => '0',
      prog_empty_thresh_negate(0) => '0',
      prog_full => wd_ch_fc,
      prog_full_thresh(8) => '0',
      prog_full_thresh(7) => '0',
      prog_full_thresh(6) => '0',
      prog_full_thresh(5) => '0',
      prog_full_thresh(4) => '0',
      prog_full_thresh(3) => '0',
      prog_full_thresh(2) => '0',
      prog_full_thresh(1) => '0',
      prog_full_thresh(0) => '0',
      prog_full_thresh_assert(8) => '0',
      prog_full_thresh_assert(7) => '0',
      prog_full_thresh_assert(6) => '0',
      prog_full_thresh_assert(5) => '0',
      prog_full_thresh_assert(4) => '0',
      prog_full_thresh_assert(3) => '0',
      prog_full_thresh_assert(2) => '0',
      prog_full_thresh_assert(1) => '0',
      prog_full_thresh_assert(0) => '0',
      prog_full_thresh_negate(8) => '0',
      prog_full_thresh_negate(7) => '0',
      prog_full_thresh_negate(6) => '0',
      prog_full_thresh_negate(5) => '0',
      prog_full_thresh_negate(4) => '0',
      prog_full_thresh_negate(3) => '0',
      prog_full_thresh_negate(2) => '0',
      prog_full_thresh_negate(1) => '0',
      prog_full_thresh_negate(0) => '0',
      rd_clk => m_aclk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => \n_0_U0_i_2__3\,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => br_fifo_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arcache(3) => '0',
      s_axi_arcache(2) => '0',
      s_axi_arcache(1) => '0',
      s_axi_arcache(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arlock(3) => '0',
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => '0',
      s_axi_arlock(0) => '0',
      s_axi_arprot(2) => '0',
      s_axi_arprot(1) => '0',
      s_axi_arprot(0) => '0',
      s_axi_arqos(3) => '0',
      s_axi_arqos(2) => '0',
      s_axi_arqos(1) => '0',
      s_axi_arqos(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3) => '0',
      s_axi_arregion(2) => '0',
      s_axi_arregion(1) => '0',
      s_axi_arregion(0) => '0',
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awcache(3) => '0',
      s_axi_awcache(2) => '0',
      s_axi_awcache(1) => '0',
      s_axi_awcache(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awlock(3) => '0',
      s_axi_awlock(2) => '0',
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => '0',
      s_axi_awprot(2) => '0',
      s_axi_awprot(1) => '0',
      s_axi_awprot(0) => '0',
      s_axi_awqos(3) => '0',
      s_axi_awqos(2) => '0',
      s_axi_awqos(1) => '0',
      s_axi_awqos(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3) => '0',
      s_axi_awregion(2) => '0',
      s_axi_awregion(1) => '0',
      s_axi_awregion(0) => '0',
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63) => '0',
      s_axi_wdata(62) => '0',
      s_axi_wdata(61) => '0',
      s_axi_wdata(60) => '0',
      s_axi_wdata(59) => '0',
      s_axi_wdata(58) => '0',
      s_axi_wdata(57) => '0',
      s_axi_wdata(56) => '0',
      s_axi_wdata(55) => '0',
      s_axi_wdata(54) => '0',
      s_axi_wdata(53) => '0',
      s_axi_wdata(52) => '0',
      s_axi_wdata(51) => '0',
      s_axi_wdata(50) => '0',
      s_axi_wdata(49) => '0',
      s_axi_wdata(48) => '0',
      s_axi_wdata(47) => '0',
      s_axi_wdata(46) => '0',
      s_axi_wdata(45) => '0',
      s_axi_wdata(44) => '0',
      s_axi_wdata(43) => '0',
      s_axi_wdata(42) => '0',
      s_axi_wdata(41) => '0',
      s_axi_wdata(40) => '0',
      s_axi_wdata(39) => '0',
      s_axi_wdata(38) => '0',
      s_axi_wdata(37) => '0',
      s_axi_wdata(36) => '0',
      s_axi_wdata(35) => '0',
      s_axi_wdata(34) => '0',
      s_axi_wdata(33) => '0',
      s_axi_wdata(32) => '0',
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wid(3) => '0',
      s_axi_wid(2) => '0',
      s_axi_wid(1) => '0',
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7) => '0',
      s_axi_wstrb(6) => '0',
      s_axi_wstrb(5) => '0',
      s_axi_wstrb(4) => '0',
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63) => '0',
      s_axis_tdata(62) => '0',
      s_axis_tdata(61) => '0',
      s_axis_tdata(60) => '0',
      s_axis_tdata(59) => '0',
      s_axis_tdata(58) => '0',
      s_axis_tdata(57) => '0',
      s_axis_tdata(56) => '0',
      s_axis_tdata(55) => '0',
      s_axis_tdata(54) => '0',
      s_axis_tdata(53) => '0',
      s_axis_tdata(52) => '0',
      s_axis_tdata(51) => '0',
      s_axis_tdata(50) => '0',
      s_axis_tdata(49) => '0',
      s_axis_tdata(48) => '0',
      s_axis_tdata(47) => '0',
      s_axis_tdata(46) => '0',
      s_axis_tdata(45) => '0',
      s_axis_tdata(44) => '0',
      s_axis_tdata(43) => '0',
      s_axis_tdata(42) => '0',
      s_axis_tdata(41) => '0',
      s_axis_tdata(40) => '0',
      s_axis_tdata(39) => '0',
      s_axis_tdata(38) => '0',
      s_axis_tdata(37) => '0',
      s_axis_tdata(36) => '0',
      s_axis_tdata(35) => '0',
      s_axis_tdata(34) => '0',
      s_axis_tdata(33) => '0',
      s_axis_tdata(32) => '0',
      s_axis_tdata(31) => '0',
      s_axis_tdata(30) => '0',
      s_axis_tdata(29) => '0',
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => '0',
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => '0',
      s_axis_tdata(24) => '0',
      s_axis_tdata(23) => '0',
      s_axis_tdata(22) => '0',
      s_axis_tdata(21) => '0',
      s_axis_tdata(20) => '0',
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => '0',
      s_axis_tdata(17) => '0',
      s_axis_tdata(16) => '0',
      s_axis_tdata(15) => '0',
      s_axis_tdata(14) => '0',
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => '0',
      s_axis_tdata(11) => '0',
      s_axis_tdata(10) => '0',
      s_axis_tdata(9) => '0',
      s_axis_tdata(8) => '0',
      s_axis_tdata(7) => '0',
      s_axis_tdata(6) => '0',
      s_axis_tdata(5) => '0',
      s_axis_tdata(4) => '0',
      s_axis_tdata(3) => '0',
      s_axis_tdata(2) => '0',
      s_axis_tdata(1) => '0',
      s_axis_tdata(0) => '0',
      s_axis_tdest(3) => '0',
      s_axis_tdest(2) => '0',
      s_axis_tdest(1) => '0',
      s_axis_tdest(0) => '0',
      s_axis_tid(7) => '0',
      s_axis_tid(6) => '0',
      s_axis_tid(5) => '0',
      s_axis_tid(4) => '0',
      s_axis_tid(3) => '0',
      s_axis_tid(2) => '0',
      s_axis_tid(1) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3) => '0',
      s_axis_tkeep(2) => '0',
      s_axis_tkeep(1) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3) => '0',
      s_axis_tstrb(2) => '0',
      s_axis_tstrb(1) => '0',
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3) => '0',
      s_axis_tuser(2) => '0',
      s_axis_tuser(1) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => clk_ph_out,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => pack_data_we,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
\U0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^fifo_full\,
      I1 => wd_ch_data_valid,
      I2 => Q(0),
      O => pack_data_we
    );
\U0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_wready,
      I1 => fifo_empty,
      O => \n_0_U0_i_2__3\
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fifo_empty,
      O => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized1\ is
  port (
    fifo_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    unpack_data_re : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_async_fifo";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized1\ is
  signal \^fifo_empty\ : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal \n_0_U0_i_1__2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[10]_i_3\ : STD_LOGIC;
  signal \n_0_tdm_data_out[11]_i_3\ : STD_LOGIC;
  signal \n_0_tdm_data_out[12]_i_3\ : STD_LOGIC;
  signal \n_0_tdm_data_out[13]_i_3\ : STD_LOGIC;
  signal \n_0_tdm_data_out[14]_i_3\ : STD_LOGIC;
  signal \n_0_tdm_data_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_tdm_data_out[9]_i_3\ : STD_LOGIC;
  signal n_71_U0 : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 4;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 4;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 36;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 36;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 384;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 254;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 6;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tdm_data_out[10]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tdm_data_out[10]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tdm_data_out[11]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tdm_data_out[11]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tdm_data_out[12]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tdm_data_out[12]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tdm_data_out[13]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tdm_data_out[13]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tdm_data_out[14]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tdm_data_out[14]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tdm_data_out[6]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tdm_data_out[7]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tdm_data_out[9]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tdm_data_out[9]_i_3\ : label is "soft_lutpair52";
begin
  fifo_empty <= \^fifo_empty\;
U0: entity work.\control_to_core_slave_axi_fifo_generator_v12_0__parameterized1\
    port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3) => '0',
      axi_ar_prog_empty_thresh(2) => '0',
      axi_ar_prog_empty_thresh(1) => '0',
      axi_ar_prog_empty_thresh(0) => '0',
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3) => '0',
      axi_ar_prog_full_thresh(2) => '0',
      axi_ar_prog_full_thresh(1) => '0',
      axi_ar_prog_full_thresh(0) => '0',
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3) => '0',
      axi_aw_prog_empty_thresh(2) => '0',
      axi_aw_prog_empty_thresh(1) => '0',
      axi_aw_prog_empty_thresh(0) => '0',
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3) => '0',
      axi_aw_prog_full_thresh(2) => '0',
      axi_aw_prog_full_thresh(1) => '0',
      axi_aw_prog_full_thresh(0) => '0',
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3) => '0',
      axi_b_prog_empty_thresh(2) => '0',
      axi_b_prog_empty_thresh(1) => '0',
      axi_b_prog_empty_thresh(0) => '0',
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3) => '0',
      axi_b_prog_full_thresh(2) => '0',
      axi_b_prog_full_thresh(1) => '0',
      axi_b_prog_full_thresh(0) => '0',
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9) => '0',
      axi_r_prog_empty_thresh(8) => '0',
      axi_r_prog_empty_thresh(7) => '0',
      axi_r_prog_empty_thresh(6) => '0',
      axi_r_prog_empty_thresh(5) => '0',
      axi_r_prog_empty_thresh(4) => '0',
      axi_r_prog_empty_thresh(3) => '0',
      axi_r_prog_empty_thresh(2) => '0',
      axi_r_prog_empty_thresh(1) => '0',
      axi_r_prog_empty_thresh(0) => '0',
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9) => '0',
      axi_r_prog_full_thresh(8) => '0',
      axi_r_prog_full_thresh(7) => '0',
      axi_r_prog_full_thresh(6) => '0',
      axi_r_prog_full_thresh(5) => '0',
      axi_r_prog_full_thresh(4) => '0',
      axi_r_prog_full_thresh(3) => '0',
      axi_r_prog_full_thresh(2) => '0',
      axi_r_prog_full_thresh(1) => '0',
      axi_r_prog_full_thresh(0) => '0',
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9) => '0',
      axi_w_prog_empty_thresh(8) => '0',
      axi_w_prog_empty_thresh(7) => '0',
      axi_w_prog_empty_thresh(6) => '0',
      axi_w_prog_empty_thresh(5) => '0',
      axi_w_prog_empty_thresh(4) => '0',
      axi_w_prog_empty_thresh(3) => '0',
      axi_w_prog_empty_thresh(2) => '0',
      axi_w_prog_empty_thresh(1) => '0',
      axi_w_prog_empty_thresh(0) => '0',
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9) => '0',
      axi_w_prog_full_thresh(8) => '0',
      axi_w_prog_full_thresh(7) => '0',
      axi_w_prog_full_thresh(6) => '0',
      axi_w_prog_full_thresh(5) => '0',
      axi_w_prog_full_thresh(4) => '0',
      axi_w_prog_full_thresh(3) => '0',
      axi_w_prog_full_thresh(2) => '0',
      axi_w_prog_full_thresh(1) => '0',
      axi_w_prog_full_thresh(0) => '0',
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9) => '0',
      axis_prog_empty_thresh(8) => '0',
      axis_prog_empty_thresh(7) => '0',
      axis_prog_empty_thresh(6) => '0',
      axis_prog_empty_thresh(5) => '0',
      axis_prog_empty_thresh(4) => '0',
      axis_prog_empty_thresh(3) => '0',
      axis_prog_empty_thresh(2) => '0',
      axis_prog_empty_thresh(1) => '0',
      axis_prog_empty_thresh(0) => '0',
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9) => '0',
      axis_prog_full_thresh(8) => '0',
      axis_prog_full_thresh(7) => '0',
      axis_prog_full_thresh(6) => '0',
      axis_prog_full_thresh(5) => '0',
      axis_prog_full_thresh(4) => '0',
      axis_prog_full_thresh(3) => '0',
      axis_prog_full_thresh(2) => '0',
      axis_prog_full_thresh(1) => '0',
      axis_prog_full_thresh(0) => '0',
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => unpack_data_in(35 downto 0),
      empty => \^fifo_empty\,
      full => fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_U0_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(3 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(3 downto 0),
      m_axi_arlock(3 downto 0) => NLW_U0_m_axi_arlock_UNCONNECTED(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_U0_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(3 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(3 downto 0),
      m_axi_awlock(3 downto 0) => NLW_U0_m_axi_awlock_UNCONNECTED(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3) => '0',
      m_axi_bid(2) => '0',
      m_axi_bid(1) => '0',
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1) => '0',
      m_axi_bresp(0) => '0',
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63) => '0',
      m_axi_rdata(62) => '0',
      m_axi_rdata(61) => '0',
      m_axi_rdata(60) => '0',
      m_axi_rdata(59) => '0',
      m_axi_rdata(58) => '0',
      m_axi_rdata(57) => '0',
      m_axi_rdata(56) => '0',
      m_axi_rdata(55) => '0',
      m_axi_rdata(54) => '0',
      m_axi_rdata(53) => '0',
      m_axi_rdata(52) => '0',
      m_axi_rdata(51) => '0',
      m_axi_rdata(50) => '0',
      m_axi_rdata(49) => '0',
      m_axi_rdata(48) => '0',
      m_axi_rdata(47) => '0',
      m_axi_rdata(46) => '0',
      m_axi_rdata(45) => '0',
      m_axi_rdata(44) => '0',
      m_axi_rdata(43) => '0',
      m_axi_rdata(42) => '0',
      m_axi_rdata(41) => '0',
      m_axi_rdata(40) => '0',
      m_axi_rdata(39) => '0',
      m_axi_rdata(38) => '0',
      m_axi_rdata(37) => '0',
      m_axi_rdata(36) => '0',
      m_axi_rdata(35) => '0',
      m_axi_rdata(34) => '0',
      m_axi_rdata(33) => '0',
      m_axi_rdata(32) => '0',
      m_axi_rdata(31) => '0',
      m_axi_rdata(30) => '0',
      m_axi_rdata(29) => '0',
      m_axi_rdata(28) => '0',
      m_axi_rdata(27) => '0',
      m_axi_rdata(26) => '0',
      m_axi_rdata(25) => '0',
      m_axi_rdata(24) => '0',
      m_axi_rdata(23) => '0',
      m_axi_rdata(22) => '0',
      m_axi_rdata(21) => '0',
      m_axi_rdata(20) => '0',
      m_axi_rdata(19) => '0',
      m_axi_rdata(18) => '0',
      m_axi_rdata(17) => '0',
      m_axi_rdata(16) => '0',
      m_axi_rdata(15) => '0',
      m_axi_rdata(14) => '0',
      m_axi_rdata(13) => '0',
      m_axi_rdata(12) => '0',
      m_axi_rdata(11) => '0',
      m_axi_rdata(10) => '0',
      m_axi_rdata(9) => '0',
      m_axi_rdata(8) => '0',
      m_axi_rdata(7) => '0',
      m_axi_rdata(6) => '0',
      m_axi_rdata(5) => '0',
      m_axi_rdata(4) => '0',
      m_axi_rdata(3) => '0',
      m_axi_rdata(2) => '0',
      m_axi_rdata(1) => '0',
      m_axi_rdata(0) => '0',
      m_axi_rid(3) => '0',
      m_axi_rid(2) => '0',
      m_axi_rid(1) => '0',
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1) => '0',
      m_axi_rresp(0) => '0',
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_U0_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_U0_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_U0_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8) => '0',
      prog_empty_thresh(7) => '0',
      prog_empty_thresh(6) => '0',
      prog_empty_thresh(5) => '0',
      prog_empty_thresh(4) => '0',
      prog_empty_thresh(3) => '0',
      prog_empty_thresh(2) => '0',
      prog_empty_thresh(1) => '0',
      prog_empty_thresh(0) => '0',
      prog_empty_thresh_assert(8) => '0',
      prog_empty_thresh_assert(7) => '0',
      prog_empty_thresh_assert(6) => '0',
      prog_empty_thresh_assert(5) => '0',
      prog_empty_thresh_assert(4) => '0',
      prog_empty_thresh_assert(3) => '0',
      prog_empty_thresh_assert(2) => '0',
      prog_empty_thresh_assert(1) => '0',
      prog_empty_thresh_assert(0) => '0',
      prog_empty_thresh_negate(8) => '0',
      prog_empty_thresh_negate(7) => '0',
      prog_empty_thresh_negate(6) => '0',
      prog_empty_thresh_negate(5) => '0',
      prog_empty_thresh_negate(4) => '0',
      prog_empty_thresh_negate(3) => '0',
      prog_empty_thresh_negate(2) => '0',
      prog_empty_thresh_negate(1) => '0',
      prog_empty_thresh_negate(0) => '0',
      prog_full => n_71_U0,
      prog_full_thresh(8) => '0',
      prog_full_thresh(7) => '0',
      prog_full_thresh(6) => '0',
      prog_full_thresh(5) => '0',
      prog_full_thresh(4) => '0',
      prog_full_thresh(3) => '0',
      prog_full_thresh(2) => '0',
      prog_full_thresh(1) => '0',
      prog_full_thresh(0) => '0',
      prog_full_thresh_assert(8) => '0',
      prog_full_thresh_assert(7) => '0',
      prog_full_thresh_assert(6) => '0',
      prog_full_thresh_assert(5) => '0',
      prog_full_thresh_assert(4) => '0',
      prog_full_thresh_assert(3) => '0',
      prog_full_thresh_assert(2) => '0',
      prog_full_thresh_assert(1) => '0',
      prog_full_thresh_assert(0) => '0',
      prog_full_thresh_negate(8) => '0',
      prog_full_thresh_negate(7) => '0',
      prog_full_thresh_negate(6) => '0',
      prog_full_thresh_negate(5) => '0',
      prog_full_thresh_negate(4) => '0',
      prog_full_thresh_negate(3) => '0',
      prog_full_thresh_negate(2) => '0',
      prog_full_thresh_negate(1) => '0',
      prog_full_thresh_negate(0) => '0',
      rd_clk => clk_ph_out,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => unpack_data_re,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => br_fifo_reset,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arcache(3) => '0',
      s_axi_arcache(2) => '0',
      s_axi_arcache(1) => '0',
      s_axi_arcache(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arlock(3) => '0',
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => '0',
      s_axi_arlock(0) => '0',
      s_axi_arprot(2) => '0',
      s_axi_arprot(1) => '0',
      s_axi_arprot(0) => '0',
      s_axi_arqos(3) => '0',
      s_axi_arqos(2) => '0',
      s_axi_arqos(1) => '0',
      s_axi_arqos(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3) => '0',
      s_axi_arregion(2) => '0',
      s_axi_arregion(1) => '0',
      s_axi_arregion(0) => '0',
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awcache(3) => '0',
      s_axi_awcache(2) => '0',
      s_axi_awcache(1) => '0',
      s_axi_awcache(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awlock(3) => '0',
      s_axi_awlock(2) => '0',
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => '0',
      s_axi_awprot(2) => '0',
      s_axi_awprot(1) => '0',
      s_axi_awprot(0) => '0',
      s_axi_awqos(3) => '0',
      s_axi_awqos(2) => '0',
      s_axi_awqos(1) => '0',
      s_axi_awqos(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3) => '0',
      s_axi_awregion(2) => '0',
      s_axi_awregion(1) => '0',
      s_axi_awregion(0) => '0',
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63) => '0',
      s_axi_wdata(62) => '0',
      s_axi_wdata(61) => '0',
      s_axi_wdata(60) => '0',
      s_axi_wdata(59) => '0',
      s_axi_wdata(58) => '0',
      s_axi_wdata(57) => '0',
      s_axi_wdata(56) => '0',
      s_axi_wdata(55) => '0',
      s_axi_wdata(54) => '0',
      s_axi_wdata(53) => '0',
      s_axi_wdata(52) => '0',
      s_axi_wdata(51) => '0',
      s_axi_wdata(50) => '0',
      s_axi_wdata(49) => '0',
      s_axi_wdata(48) => '0',
      s_axi_wdata(47) => '0',
      s_axi_wdata(46) => '0',
      s_axi_wdata(45) => '0',
      s_axi_wdata(44) => '0',
      s_axi_wdata(43) => '0',
      s_axi_wdata(42) => '0',
      s_axi_wdata(41) => '0',
      s_axi_wdata(40) => '0',
      s_axi_wdata(39) => '0',
      s_axi_wdata(38) => '0',
      s_axi_wdata(37) => '0',
      s_axi_wdata(36) => '0',
      s_axi_wdata(35) => '0',
      s_axi_wdata(34) => '0',
      s_axi_wdata(33) => '0',
      s_axi_wdata(32) => '0',
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wid(3) => '0',
      s_axi_wid(2) => '0',
      s_axi_wid(1) => '0',
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7) => '0',
      s_axi_wstrb(6) => '0',
      s_axi_wstrb(5) => '0',
      s_axi_wstrb(4) => '0',
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63) => '0',
      s_axis_tdata(62) => '0',
      s_axis_tdata(61) => '0',
      s_axis_tdata(60) => '0',
      s_axis_tdata(59) => '0',
      s_axis_tdata(58) => '0',
      s_axis_tdata(57) => '0',
      s_axis_tdata(56) => '0',
      s_axis_tdata(55) => '0',
      s_axis_tdata(54) => '0',
      s_axis_tdata(53) => '0',
      s_axis_tdata(52) => '0',
      s_axis_tdata(51) => '0',
      s_axis_tdata(50) => '0',
      s_axis_tdata(49) => '0',
      s_axis_tdata(48) => '0',
      s_axis_tdata(47) => '0',
      s_axis_tdata(46) => '0',
      s_axis_tdata(45) => '0',
      s_axis_tdata(44) => '0',
      s_axis_tdata(43) => '0',
      s_axis_tdata(42) => '0',
      s_axis_tdata(41) => '0',
      s_axis_tdata(40) => '0',
      s_axis_tdata(39) => '0',
      s_axis_tdata(38) => '0',
      s_axis_tdata(37) => '0',
      s_axis_tdata(36) => '0',
      s_axis_tdata(35) => '0',
      s_axis_tdata(34) => '0',
      s_axis_tdata(33) => '0',
      s_axis_tdata(32) => '0',
      s_axis_tdata(31) => '0',
      s_axis_tdata(30) => '0',
      s_axis_tdata(29) => '0',
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => '0',
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => '0',
      s_axis_tdata(24) => '0',
      s_axis_tdata(23) => '0',
      s_axis_tdata(22) => '0',
      s_axis_tdata(21) => '0',
      s_axis_tdata(20) => '0',
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => '0',
      s_axis_tdata(17) => '0',
      s_axis_tdata(16) => '0',
      s_axis_tdata(15) => '0',
      s_axis_tdata(14) => '0',
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => '0',
      s_axis_tdata(11) => '0',
      s_axis_tdata(10) => '0',
      s_axis_tdata(9) => '0',
      s_axis_tdata(8) => '0',
      s_axis_tdata(7) => '0',
      s_axis_tdata(6) => '0',
      s_axis_tdata(5) => '0',
      s_axis_tdata(4) => '0',
      s_axis_tdata(3) => '0',
      s_axis_tdata(2) => '0',
      s_axis_tdata(1) => '0',
      s_axis_tdata(0) => '0',
      s_axis_tdest(3) => '0',
      s_axis_tdest(2) => '0',
      s_axis_tdest(1) => '0',
      s_axis_tdest(0) => '0',
      s_axis_tid(7) => '0',
      s_axis_tid(6) => '0',
      s_axis_tid(5) => '0',
      s_axis_tid(4) => '0',
      s_axis_tid(3) => '0',
      s_axis_tid(2) => '0',
      s_axis_tid(1) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3) => '0',
      s_axis_tkeep(2) => '0',
      s_axis_tkeep(1) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3) => '0',
      s_axis_tstrb(2) => '0',
      s_axis_tstrb(1) => '0',
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3) => '0',
      s_axis_tuser(2) => '0',
      s_axis_tuser(1) => '0',
      s_axis_tuser(0) => '0',
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => m_aclk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => \n_0_U0_i_1__2\,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
\U0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => m_axi_rvalid,
      I1 => fifo_full,
      O => \n_0_U0_i_1__2\
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => fifo_full,
      O => m_axi_rready
    );
\slot_select[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^fifo_empty\,
      I1 => tx_phy_ready,
      I2 => I2(0),
      O => p_12_in
    );
\tdm_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(31),
      I3 => Q(0),
      I4 => unpack_data_in(4),
      I5 => \n_0_tdm_data_out[10]_i_3\,
      O => O2
    );
\tdm_data_out[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(13),
      I1 => Q(1),
      I2 => unpack_data_in(22),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[10]_i_3\
    );
\tdm_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(32),
      I3 => Q(0),
      I4 => unpack_data_in(5),
      I5 => \n_0_tdm_data_out[11]_i_3\,
      O => O3
    );
\tdm_data_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(14),
      I1 => Q(1),
      I2 => unpack_data_in(23),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[11]_i_3\
    );
\tdm_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(33),
      I3 => Q(0),
      I4 => unpack_data_in(6),
      I5 => \n_0_tdm_data_out[12]_i_3\,
      O => O4
    );
\tdm_data_out[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(15),
      I1 => Q(1),
      I2 => unpack_data_in(24),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[12]_i_3\
    );
\tdm_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(34),
      I3 => Q(0),
      I4 => unpack_data_in(7),
      I5 => \n_0_tdm_data_out[13]_i_3\,
      O => O5
    );
\tdm_data_out[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(16),
      I1 => Q(1),
      I2 => unpack_data_in(25),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[13]_i_3\
    );
\tdm_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(35),
      I3 => Q(0),
      I4 => unpack_data_in(8),
      I5 => \n_0_tdm_data_out[14]_i_3\,
      O => O6
    );
\tdm_data_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(17),
      I1 => Q(1),
      I2 => unpack_data_in(26),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[14]_i_3\
    );
\tdm_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => \n_0_tdm_data_out[6]_i_2\,
      I1 => I6,
      I2 => unpack_data_in(18),
      I3 => I4,
      I4 => I1(0),
      I5 => O7(0),
      O => D(0)
    );
\tdm_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => unpack_data_in(0),
      I1 => I7,
      I2 => I8,
      I3 => unpack_data_in(9),
      I4 => I9,
      I5 => unpack_data_in(27),
      O => \n_0_tdm_data_out[6]_i_2\
    );
\tdm_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => \n_0_tdm_data_out[7]_i_2\,
      I1 => I3,
      I2 => unpack_data_in(19),
      I3 => I4,
      I4 => I1(0),
      I5 => O7(1),
      O => D(1)
    );
\tdm_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => unpack_data_in(1),
      I1 => I7,
      I2 => I8,
      I3 => unpack_data_in(10),
      I4 => I9,
      I5 => unpack_data_in(28),
      O => \n_0_tdm_data_out[7]_i_2\
    );
\tdm_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
    port map (
      I0 => \n_0_tdm_data_out[8]_i_2\,
      I1 => I5,
      I2 => unpack_data_in(20),
      I3 => I4,
      I4 => I1(0),
      I5 => O7(2),
      O => D(2)
    );
\tdm_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => unpack_data_in(2),
      I1 => I7,
      I2 => I8,
      I3 => unpack_data_in(11),
      I4 => I9,
      I5 => unpack_data_in(29),
      O => \n_0_tdm_data_out[8]_i_2\
    );
\tdm_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
    port map (
      I0 => Q(3),
      I1 => I1(1),
      I2 => unpack_data_in(30),
      I3 => Q(0),
      I4 => unpack_data_in(3),
      I5 => \n_0_tdm_data_out[9]_i_3\,
      O => O1
    );
\tdm_data_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => unpack_data_in(12),
      I1 => Q(1),
      I2 => unpack_data_in(21),
      I3 => I1(1),
      I4 => Q(2),
      O => \n_0_tdm_data_out[9]_i_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo is
  port (
    O1 : out STD_LOGIC_VECTOR ( 44 downto 0 );
    fifo_full : out STD_LOGIC;
    ar_ch_fc : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ar_ch_data_valid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo : entity is "axi_chip2chip_v4_2_awr_fifo";
end control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo is
  signal p_0_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 35 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo_76
    port map (
      O1(44 downto 0) => O1(44 downto 0),
      Q(0) => p_0_in,
      ar_ch_data_valid => ar_ch_data_valid,
      ar_ch_fc => ar_ch_fc,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      din(47 downto 36) => Q(11 downto 0),
      din(35 downto 0) => pack_data_out(35 downto 0),
      fifo_full => fifo_full,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid
    );
axi_chip2chip_packer_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_packer_77
    port map (
      E(0) => E(0),
      O1(0) => p_0_in,
      Q(11 downto 0) => Q(11 downto 0),
      clk_ph_out => clk_ph_out,
      din(35 downto 0) => pack_data_out(35 downto 0),
      rx_user_reset => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 44 downto 0 );
    fifo_full : out STD_LOGIC;
    aw_ch_fc : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    aw_ch_data_valid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo_0 : entity is "axi_chip2chip_v4_2_awr_fifo";
end control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo_0;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo_0 is
  signal p_0_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 35 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo
    port map (
      Q(0) => p_0_in,
      aw_ch_data_valid => aw_ch_data_valid,
      aw_ch_fc => aw_ch_fc,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      din(47 downto 36) => Q(11 downto 0),
      din(35 downto 0) => pack_data_out(35 downto 0),
      dout(44 downto 0) => dout(44 downto 0),
      fifo_full => fifo_full,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid
    );
axi_chip2chip_packer_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_packer
    port map (
      E(0) => E(0),
      O1(0) => p_0_in,
      Q(11 downto 0) => Q(11 downto 0),
      clk_ph_out => clk_ph_out,
      din(35 downto 0) => pack_data_out(35 downto 0),
      rx_user_reset => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized0\ is
  port (
    O2 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    fifo_full : out STD_LOGIC;
    wd_ch_fc : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wd_ch_data_valid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_awr_fifo";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized0\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized0\ is
  signal p_0_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 29 downto 0 );
begin
axi_chip2chip_async_fifo_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized0\
    port map (
      O2(37 downto 0) => O2(37 downto 0),
      Q(0) => p_0_in,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      din(39 downto 30) => D(9 downto 0),
      din(29 downto 0) => pack_data_out(29 downto 0),
      fifo_full => fifo_full,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      wd_ch_data_valid => wd_ch_data_valid,
      wd_ch_fc => wd_ch_fc
    );
axi_chip2chip_packer_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_packer__parameterized0\
    port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      Q(0) => p_0_in,
      clk_ph_out => clk_ph_out,
      din(29 downto 0) => pack_data_out(29 downto 0),
      rx_user_reset => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized1\ is
  port (
    fifo_empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_12_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    clk_ph_out : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    rd_ch_data_ready : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_awr_fifo";
end \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized1\;

architecture STRUCTURE of \control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^fifo_empty\ : STD_LOGIC;
  signal unpack_data_re : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  fifo_empty <= \^fifo_empty\;
axi_chip2chip_async_fifo_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_async_fifo__parameterized1\
    port map (
      D(2 downto 0) => D(2 downto 0),
      I1(1 downto 0) => I1(1 downto 0),
      I2(0) => I2(0),
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      O7(2 downto 0) => O7(2 downto 0),
      Q(3 downto 0) => \^q\(3 downto 0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      din(35 downto 0) => din(35 downto 0),
      fifo_empty => \^fifo_empty\,
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      p_12_in => p_12_in,
      tx_phy_ready => tx_phy_ready,
      unpack_data_re => unpack_data_re
    );
axi_chip2chip_unpacker_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_unpacker__parameterized1\
    port map (
      E(0) => E(0),
      Q(3 downto 0) => \^q\(3 downto 0),
      clk_ph_out => clk_ph_out,
      fifo_empty => \^fifo_empty\,
      rd_ch_data_ready => rd_ch_data_ready,
      rx_user_reset => rx_user_reset,
      unpack_data_re => unpack_data_re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2_slave is
  port (
    dout : out STD_LOGIC_VECTOR ( 44 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 44 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 37 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    tx_ch0_valid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clk_ph_out : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    send_intr6_out : in STD_LOGIC;
    send_ch01_out : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    rx_phy_ready : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2_slave : entity is "axi_chip2chip_v4_2_slave";
end control_to_core_slave_axi_axi_chip2chip_v4_2_slave;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2_slave is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ar_ch_data_valid : STD_LOGIC;
  signal ar_ch_fc : STD_LOGIC;
  signal aw_ch_data_valid : STD_LOGIC;
  signal aw_ch_fc : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in\ : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in\ : STD_LOGIC;
  signal br_ch_fc : STD_LOGIC;
  signal br_fifo_reset : STD_LOGIC;
  signal calib_pattern : STD_LOGIC_VECTOR ( 1 to 1 );
  signal fifo_empty : STD_LOGIC;
  signal fifo_empty_1 : STD_LOGIC;
  signal fifo_full : STD_LOGIC;
  signal fifo_full_0 : STD_LOGIC;
  signal fifo_full_2 : STD_LOGIC;
  signal fifo_re : STD_LOGIC;
  signal int_ch1_ready5 : STD_LOGIC;
  signal n_0_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[10]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[11]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[12]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[13]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[14]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[15]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[16]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[17]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[2]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[3]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[5]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[6]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[7]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[8]\ : STD_LOGIC;
  signal \n_0_sio_io_stage.rx_user_data_flop_reg[9]\ : STD_LOGIC;
  signal n_10_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_10_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_11_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_12_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_13_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_14_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_14_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_15_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_16_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_17_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_18_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_19_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_1_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_20_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_26_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_27_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_28_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_b_fifo_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_2_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_3_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_4_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_decoder_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_5_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_6_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_7_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_8_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_ch0_ctrl_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_r_fifo_inst : STD_LOGIC;
  signal n_9_axi_chip2chip_tdm_inst : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal pack_data_out : STD_LOGIC_VECTOR ( 47 downto 36 );
  signal rd_ch_data_ready : STD_LOGIC;
  signal rx_intr_data : STD_LOGIC;
  signal rx_user_data_flop : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_user_data_valid_flop : STD_LOGIC;
  signal send_ch0 : STD_LOGIC;
  signal slot_select : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tdm_data_out : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal tx_ch0_ready : STD_LOGIC;
  signal \^tx_ch0_valid\ : STD_LOGIC;
  signal wd_ch_data_valid : STD_LOGIC;
  signal wd_ch_fc : STD_LOGIC;
begin
  AR(0) <= \^ar\(0);
  tx_ch0_valid <= \^tx_ch0_valid\;
aw_fifo_reset_reg: unisim.vcomponents.FDPE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => I3,
      PRE => \^ar\(0),
      Q => br_fifo_reset
    );
axi_chip2chip_ar_fifo_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo
    port map (
      E(0) => n_4_axi_chip2chip_decoder_inst,
      O1(44 downto 0) => O1(44 downto 0),
      Q(11 downto 0) => pack_data_out(47 downto 36),
      ar_ch_data_valid => ar_ch_data_valid,
      ar_ch_fc => ar_ch_fc,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      fifo_full => fifo_full,
      m_aclk => m_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      rx_user_reset => rx_user_reset
    );
axi_chip2chip_aw_fifo_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo_0
    port map (
      E(0) => n_3_axi_chip2chip_decoder_inst,
      Q(11 downto 0) => pack_data_out(47 downto 36),
      aw_ch_data_valid => aw_ch_data_valid,
      aw_ch_fc => aw_ch_fc,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      dout(44 downto 0) => dout(44 downto 0),
      fifo_full => fifo_full_0,
      m_aclk => m_aclk,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      rx_user_reset => rx_user_reset
    );
axi_chip2chip_b_fifo_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_b_fifo
    port map (
      I1(2 downto 0) => I1(2 downto 0),
      Q(0) => br_ch_fc,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      dout(2) => n_0_axi_chip2chip_b_fifo_inst,
      dout(1) => n_1_axi_chip2chip_b_fifo_inst,
      dout(0) => n_2_axi_chip2chip_b_fifo_inst,
      fifo_empty => fifo_empty,
      fifo_re => fifo_re,
      int_ch1_ready5 => int_ch1_ready5,
      m_aclk => m_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_ch0_ctrl_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_ch0_ctrl
    port map (
      AR(0) => \^ar\(0),
      D(13) => n_2_axi_chip2chip_ch0_ctrl_inst,
      D(12) => n_3_axi_chip2chip_ch0_ctrl_inst,
      D(11) => n_4_axi_chip2chip_ch0_ctrl_inst,
      D(10) => n_5_axi_chip2chip_ch0_ctrl_inst,
      D(9) => n_6_axi_chip2chip_ch0_ctrl_inst,
      D(8) => n_7_axi_chip2chip_ch0_ctrl_inst,
      D(7) => n_8_axi_chip2chip_ch0_ctrl_inst,
      D(6) => n_9_axi_chip2chip_ch0_ctrl_inst,
      D(5) => n_10_axi_chip2chip_ch0_ctrl_inst,
      D(4) => n_11_axi_chip2chip_ch0_ctrl_inst,
      D(3) => n_12_axi_chip2chip_ch0_ctrl_inst,
      D(2) => n_13_axi_chip2chip_ch0_ctrl_inst,
      D(1) => n_14_axi_chip2chip_ch0_ctrl_inst,
      D(0) => n_15_axi_chip2chip_ch0_ctrl_inst,
      E(0) => E(0),
      I1 => n_7_axi_chip2chip_r_fifo_inst,
      I10 => I5,
      I2 => I2,
      I3 => n_8_axi_chip2chip_r_fifo_inst,
      I4 => n_9_axi_chip2chip_r_fifo_inst,
      I5 => n_5_axi_chip2chip_r_fifo_inst,
      I6 => n_10_axi_chip2chip_r_fifo_inst,
      I7 => n_6_axi_chip2chip_r_fifo_inst,
      I8(3 downto 0) => pack_data_out(39 downto 36),
      I9(0) => I4(0),
      O1 => O3,
      O2 => n_16_axi_chip2chip_ch0_ctrl_inst,
      O3 => n_17_axi_chip2chip_ch0_ctrl_inst,
      O4 => n_18_axi_chip2chip_ch0_ctrl_inst,
      O5(0) => n_20_axi_chip2chip_ch0_ctrl_inst,
      O6 => \^tx_ch0_valid\,
      O7(2) => n_26_axi_chip2chip_ch0_ctrl_inst,
      O7(1) => n_27_axi_chip2chip_ch0_ctrl_inst,
      O7(0) => n_28_axi_chip2chip_ch0_ctrl_inst,
      Q(3 downto 1) => slot_select(3 downto 1),
      Q(0) => n_5_axi_chip2chip_tdm_inst,
      ar_ch_fc => ar_ch_fc,
      aw_ch_fc => aw_ch_fc,
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      calib_pattern(0) => calib_pattern(1),
      clk_ph_out => clk_ph_out,
      dout(2) => n_0_axi_chip2chip_b_fifo_inst,
      dout(1) => n_1_axi_chip2chip_b_fifo_inst,
      dout(0) => n_2_axi_chip2chip_b_fifo_inst,
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      rx_intr_data => rx_intr_data,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      send_ch01_out => send_ch01_out,
      send_intr6_out => send_intr6_out,
      tx_ch0_ready => tx_ch0_ready,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(1 downto 0),
      wd_ch_fc => wd_ch_fc
    );
axi_chip2chip_decoder_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_decoder
    port map (
      E(0) => n_3_axi_chip2chip_decoder_inst,
      O1(0) => n_4_axi_chip2chip_decoder_inst,
      O2(0) => n_5_axi_chip2chip_decoder_inst,
      O3(11 downto 0) => pack_data_out(47 downto 36),
      O4(1) => br_ch_fc,
      O4(0) => n_19_axi_chip2chip_decoder_inst,
      Q(17) => \n_0_sio_io_stage.rx_user_data_flop_reg[17]\,
      Q(16) => \n_0_sio_io_stage.rx_user_data_flop_reg[16]\,
      Q(15) => \n_0_sio_io_stage.rx_user_data_flop_reg[15]\,
      Q(14) => \n_0_sio_io_stage.rx_user_data_flop_reg[14]\,
      Q(13) => \n_0_sio_io_stage.rx_user_data_flop_reg[13]\,
      Q(12) => \n_0_sio_io_stage.rx_user_data_flop_reg[12]\,
      Q(11) => \n_0_sio_io_stage.rx_user_data_flop_reg[11]\,
      Q(10) => \n_0_sio_io_stage.rx_user_data_flop_reg[10]\,
      Q(9) => \n_0_sio_io_stage.rx_user_data_flop_reg[9]\,
      Q(8) => \n_0_sio_io_stage.rx_user_data_flop_reg[8]\,
      Q(7) => \n_0_sio_io_stage.rx_user_data_flop_reg[7]\,
      Q(6) => \n_0_sio_io_stage.rx_user_data_flop_reg[6]\,
      Q(5) => \n_0_sio_io_stage.rx_user_data_flop_reg[5]\,
      Q(4) => rx_user_data_flop(4),
      Q(3) => \n_0_sio_io_stage.rx_user_data_flop_reg[3]\,
      Q(2) => \n_0_sio_io_stage.rx_user_data_flop_reg[2]\,
      Q(1 downto 0) => rx_user_data_flop(1 downto 0),
      ar_ch_data_valid => ar_ch_data_valid,
      aw_ch_data_valid => aw_ch_data_valid,
      clk_ph_out => clk_ph_out,
      fifo_full => fifo_full_0,
      fifo_full_0 => fifo_full,
      fifo_full_1 => fifo_full_2,
      rx_intr_data => rx_intr_data,
      rx_phy_ready => rx_phy_ready,
      rx_user_data_valid_flop => rx_user_data_valid_flop,
      rx_user_reset => rx_user_reset,
      wd_ch_data_valid => wd_ch_data_valid
    );
axi_chip2chip_r_fifo_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized1\
    port map (
      D(2) => n_12_axi_chip2chip_r_fifo_inst,
      D(1) => n_13_axi_chip2chip_r_fifo_inst,
      D(0) => n_14_axi_chip2chip_r_fifo_inst,
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      I1(1) => slot_select(1),
      I1(0) => n_5_axi_chip2chip_tdm_inst,
      I2(0) => n_19_axi_chip2chip_decoder_inst,
      I3 => n_16_axi_chip2chip_ch0_ctrl_inst,
      I4 => n_8_axi_chip2chip_tdm_inst,
      I5 => n_17_axi_chip2chip_ch0_ctrl_inst,
      I6 => n_18_axi_chip2chip_ch0_ctrl_inst,
      I7 => n_11_axi_chip2chip_tdm_inst,
      I8 => n_9_axi_chip2chip_tdm_inst,
      I9 => n_10_axi_chip2chip_tdm_inst,
      O1 => n_5_axi_chip2chip_r_fifo_inst,
      O2 => n_6_axi_chip2chip_r_fifo_inst,
      O3 => n_7_axi_chip2chip_r_fifo_inst,
      O4 => n_8_axi_chip2chip_r_fifo_inst,
      O5 => n_9_axi_chip2chip_r_fifo_inst,
      O6 => n_10_axi_chip2chip_r_fifo_inst,
      O7(2) => n_26_axi_chip2chip_ch0_ctrl_inst,
      O7(1) => n_27_axi_chip2chip_ch0_ctrl_inst,
      O7(0) => n_28_axi_chip2chip_ch0_ctrl_inst,
      Q(3) => \axi_chip2chip_unpacker_inst/p_0_in\,
      Q(2) => n_2_axi_chip2chip_r_fifo_inst,
      Q(1) => n_3_axi_chip2chip_r_fifo_inst,
      Q(0) => n_4_axi_chip2chip_r_fifo_inst,
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      din(35 downto 0) => din(35 downto 0),
      fifo_empty => fifo_empty_1,
      m_aclk => m_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      p_12_in => p_12_in,
      rd_ch_data_ready => rd_ch_data_ready,
      rx_user_reset => rx_user_reset,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_tdm_inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_tdm
    port map (
      D(0) => n_20_axi_chip2chip_ch0_ctrl_inst,
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      I1(3) => \axi_chip2chip_unpacker_inst/p_0_in\,
      I1(2) => n_2_axi_chip2chip_r_fifo_inst,
      I1(1) => n_3_axi_chip2chip_r_fifo_inst,
      I1(0) => n_4_axi_chip2chip_r_fifo_inst,
      I2(16) => n_2_axi_chip2chip_ch0_ctrl_inst,
      I2(15) => n_3_axi_chip2chip_ch0_ctrl_inst,
      I2(14) => n_4_axi_chip2chip_ch0_ctrl_inst,
      I2(13) => n_5_axi_chip2chip_ch0_ctrl_inst,
      I2(12) => n_6_axi_chip2chip_ch0_ctrl_inst,
      I2(11) => n_7_axi_chip2chip_ch0_ctrl_inst,
      I2(10) => n_8_axi_chip2chip_ch0_ctrl_inst,
      I2(9) => n_9_axi_chip2chip_ch0_ctrl_inst,
      I2(8) => n_10_axi_chip2chip_ch0_ctrl_inst,
      I2(7) => n_12_axi_chip2chip_r_fifo_inst,
      I2(6) => n_13_axi_chip2chip_r_fifo_inst,
      I2(5) => n_14_axi_chip2chip_r_fifo_inst,
      I2(4) => n_11_axi_chip2chip_ch0_ctrl_inst,
      I2(3) => n_12_axi_chip2chip_ch0_ctrl_inst,
      I2(2) => n_13_axi_chip2chip_ch0_ctrl_inst,
      I2(1) => n_14_axi_chip2chip_ch0_ctrl_inst,
      I2(0) => n_15_axi_chip2chip_ch0_ctrl_inst,
      O1 => n_8_axi_chip2chip_tdm_inst,
      O2 => n_9_axi_chip2chip_tdm_inst,
      O3 => n_10_axi_chip2chip_tdm_inst,
      O4(1) => br_ch_fc,
      O4(0) => n_19_axi_chip2chip_decoder_inst,
      O5 => n_11_axi_chip2chip_tdm_inst,
      O6(17 downto 0) => tdm_data_out(17 downto 0),
      Q(3 downto 1) => slot_select(3 downto 1),
      Q(0) => n_5_axi_chip2chip_tdm_inst,
      calib_pattern(0) => calib_pattern(1),
      clk_ph_out => clk_ph_out,
      fifo_empty => fifo_empty_1,
      fifo_empty_0 => fifo_empty,
      fifo_re => fifo_re,
      int_ch1_ready5 => int_ch1_ready5,
      p_12_in => p_12_in,
      rd_ch_data_ready => rd_ch_data_ready,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      tx_ch0_ready => tx_ch0_ready,
      tx_ch0_valid => \^tx_ch0_valid\,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_w_fifo_inst: entity work.\control_to_core_slave_axi_axi_chip2chip_v4_2_awr_fifo__parameterized0\
    port map (
      D(9 downto 0) => pack_data_out(45 downto 36),
      E(0) => n_5_axi_chip2chip_decoder_inst,
      O2(37 downto 0) => O2(37 downto 0),
      br_fifo_reset => br_fifo_reset,
      clk_ph_out => clk_ph_out,
      fifo_full => fifo_full_2,
      m_aclk => m_aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      rx_user_reset => rx_user_reset,
      wd_ch_data_valid => wd_ch_data_valid,
      wd_ch_fc => wd_ch_fc
    );
\sio_io_stage.rx_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(0),
      Q => rx_user_data_flop(0),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(10),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[10]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(11),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[11]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(12),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[12]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(13),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[13]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(14),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[14]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(15),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[15]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(16),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[16]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(17),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[17]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(1),
      Q => rx_user_data_flop(1),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(2),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[2]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(3),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[3]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(4),
      Q => rx_user_data_flop(4),
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(5),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[5]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(6),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[6]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(7),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[7]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(8),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[8]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => Q(9),
      Q => \n_0_sio_io_stage.rx_user_data_flop_reg[9]\,
      R => rx_user_reset
    );
\sio_io_stage.rx_user_data_valid_flop_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => '1',
      Q => rx_user_data_valid_flop,
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(0),
      Q => O4(0),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(10),
      Q => O4(10),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(11),
      Q => O4(11),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(12),
      Q => O4(12),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(13),
      Q => O4(13),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(14),
      Q => O4(14),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(15),
      Q => O4(15),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(16),
      Q => O4(16),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(17),
      Q => O4(17),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(1),
      Q => O4(1),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(2),
      Q => O4(2),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(3),
      Q => O4(3),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(4),
      Q => O4(4),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(5),
      Q => O4(5),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(6),
      Q => O4(6),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(7),
      Q => O4(7),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(8),
      Q => O4(8),
      R => rx_user_reset
    );
\sio_io_stage.tdm_user_data_flop_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk_ph_out,
      CE => '1',
      D => tdm_data_out(9),
      Q => O4(9),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi_axi_chip2chip_v4_2 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_diff_data_out_p : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_data_out_n : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    axi_c2c_selio_rx_diff_data_in_p : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_data_in_n : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    m_aclk_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_lite_aclk : in STD_LOGIC;
    m_axi_lite_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_awvalid : out STD_LOGIC;
    m_axi_lite_awready : in STD_LOGIC;
    m_axi_lite_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_lite_wvalid : out STD_LOGIC;
    m_axi_lite_wready : in STD_LOGIC;
    m_axi_lite_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_bvalid : in STD_LOGIC;
    m_axi_lite_bready : out STD_LOGIC;
    m_axi_lite_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_arprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_arvalid : out STD_LOGIC;
    m_axi_lite_arready : in STD_LOGIC;
    m_axi_lite_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_rvalid : in STD_LOGIC;
    m_axi_lite_rready : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is "yes";
  attribute C_FAMILY : string;
  attribute C_FAMILY of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is "virtex7";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is "axi_c2c";
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 20;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 400;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 64;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 8;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 32;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 6;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 9;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 18;
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 45;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 48;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 4;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 40;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 36;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 0;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 36;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 3;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is 20;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of control_to_core_slave_axi_axi_chip2chip_v4_2 : entity is "axi_chip2chip_v4_2";
end control_to_core_slave_axi_axi_chip2chip_v4_2;

architecture STRUCTURE of control_to_core_slave_axi_axi_chip2chip_v4_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \axi_chip2chip_ch0_ctrl_inst/send_ch01_out\ : STD_LOGIC;
  signal \axi_chip2chip_ch0_ctrl_inst/send_intr6_out\ : STD_LOGIC;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : signal is "true";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\ : signal is std.standard.true;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : STD_LOGIC;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : signal is "true";
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\ : signal is std.standard.true;
  signal \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : STD_LOGIC;
  attribute async_reg of \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : signal is "true";
  attribute DONT_TOUCH of \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\ : signal is std.standard.true;
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mmcm_idelay_reset : STD_LOGIC;
  signal \n_11_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_129_slave_fpga_gen.axi_chip2chip_slave_inst\ : STD_LOGIC;
  signal \n_13_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_14_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_15_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_16_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_17_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_18_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_19_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_20_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_21_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_22_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_23_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_24_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_25_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_26_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_27_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_28_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_29_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_30_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_31_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_32_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal \n_33_slave_fpga_gen.axi_chip2chip_slave_phy_inst\ : STD_LOGIC;
  signal rx_phy_ready : STD_LOGIC;
  signal rx_user_clk : STD_LOGIC;
  signal rx_user_reset : STD_LOGIC;
  signal tx_ch0_valid : STD_LOGIC;
  signal tx_phy_ctrl : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \tx_phy_ctrl__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_phy_ready : STD_LOGIC;
  signal tx_user_data : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
  aurora_do_cc <= \<const0>\;
  aurora_pma_init_out <= \<const0>\;
  aurora_reset_pb <= \<const0>\;
  axi_c2c_aurora_tx_tdata(63) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(62) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(61) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(60) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(59) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(58) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(57) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(56) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(55) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(54) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(53) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(52) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(51) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(50) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(49) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(48) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(47) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(46) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(45) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(44) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(43) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(42) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(41) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(40) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(39) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(38) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(37) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(36) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(35) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(34) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(33) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(32) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(31) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(30) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(29) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(28) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(27) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(26) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(25) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(24) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(23) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(22) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(21) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(20) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(19) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(18) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(17) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(16) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(15) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(14) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(13) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(12) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(11) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(10) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(9) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(8) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(7) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(6) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(5) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(4) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(3) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(2) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(1) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(0) <= \<const0>\;
  axi_c2c_aurora_tx_tvalid <= \<const0>\;
  axi_c2c_link_error_out <= \<const0>\;
  axi_c2c_s2m_intr_out(3) <= \<const0>\;
  axi_c2c_s2m_intr_out(2) <= \<const0>\;
  axi_c2c_s2m_intr_out(1) <= \<const0>\;
  axi_c2c_s2m_intr_out(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_n <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_p <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(0) <= \<const0>\;
  m_aclk_out <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1 downto 0) <= \^m_axi_arsize\(1 downto 0);
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1 downto 0) <= \^m_axi_awsize\(1 downto 0);
  m_axi_lite_araddr(31) <= \<const0>\;
  m_axi_lite_araddr(30) <= \<const0>\;
  m_axi_lite_araddr(29) <= \<const0>\;
  m_axi_lite_araddr(28) <= \<const0>\;
  m_axi_lite_araddr(27) <= \<const0>\;
  m_axi_lite_araddr(26) <= \<const0>\;
  m_axi_lite_araddr(25) <= \<const0>\;
  m_axi_lite_araddr(24) <= \<const0>\;
  m_axi_lite_araddr(23) <= \<const0>\;
  m_axi_lite_araddr(22) <= \<const0>\;
  m_axi_lite_araddr(21) <= \<const0>\;
  m_axi_lite_araddr(20) <= \<const0>\;
  m_axi_lite_araddr(19) <= \<const0>\;
  m_axi_lite_araddr(18) <= \<const0>\;
  m_axi_lite_araddr(17) <= \<const0>\;
  m_axi_lite_araddr(16) <= \<const0>\;
  m_axi_lite_araddr(15) <= \<const0>\;
  m_axi_lite_araddr(14) <= \<const0>\;
  m_axi_lite_araddr(13) <= \<const0>\;
  m_axi_lite_araddr(12) <= \<const0>\;
  m_axi_lite_araddr(11) <= \<const0>\;
  m_axi_lite_araddr(10) <= \<const0>\;
  m_axi_lite_araddr(9) <= \<const0>\;
  m_axi_lite_araddr(8) <= \<const0>\;
  m_axi_lite_araddr(7) <= \<const0>\;
  m_axi_lite_araddr(6) <= \<const0>\;
  m_axi_lite_araddr(5) <= \<const0>\;
  m_axi_lite_araddr(4) <= \<const0>\;
  m_axi_lite_araddr(3) <= \<const0>\;
  m_axi_lite_araddr(2) <= \<const0>\;
  m_axi_lite_araddr(1) <= \<const0>\;
  m_axi_lite_araddr(0) <= \<const0>\;
  m_axi_lite_arprot(1) <= \<const0>\;
  m_axi_lite_arprot(0) <= \<const0>\;
  m_axi_lite_arvalid <= \<const0>\;
  m_axi_lite_awaddr(31) <= \<const0>\;
  m_axi_lite_awaddr(30) <= \<const0>\;
  m_axi_lite_awaddr(29) <= \<const0>\;
  m_axi_lite_awaddr(28) <= \<const0>\;
  m_axi_lite_awaddr(27) <= \<const0>\;
  m_axi_lite_awaddr(26) <= \<const0>\;
  m_axi_lite_awaddr(25) <= \<const0>\;
  m_axi_lite_awaddr(24) <= \<const0>\;
  m_axi_lite_awaddr(23) <= \<const0>\;
  m_axi_lite_awaddr(22) <= \<const0>\;
  m_axi_lite_awaddr(21) <= \<const0>\;
  m_axi_lite_awaddr(20) <= \<const0>\;
  m_axi_lite_awaddr(19) <= \<const0>\;
  m_axi_lite_awaddr(18) <= \<const0>\;
  m_axi_lite_awaddr(17) <= \<const0>\;
  m_axi_lite_awaddr(16) <= \<const0>\;
  m_axi_lite_awaddr(15) <= \<const0>\;
  m_axi_lite_awaddr(14) <= \<const0>\;
  m_axi_lite_awaddr(13) <= \<const0>\;
  m_axi_lite_awaddr(12) <= \<const0>\;
  m_axi_lite_awaddr(11) <= \<const0>\;
  m_axi_lite_awaddr(10) <= \<const0>\;
  m_axi_lite_awaddr(9) <= \<const0>\;
  m_axi_lite_awaddr(8) <= \<const0>\;
  m_axi_lite_awaddr(7) <= \<const0>\;
  m_axi_lite_awaddr(6) <= \<const0>\;
  m_axi_lite_awaddr(5) <= \<const0>\;
  m_axi_lite_awaddr(4) <= \<const0>\;
  m_axi_lite_awaddr(3) <= \<const0>\;
  m_axi_lite_awaddr(2) <= \<const0>\;
  m_axi_lite_awaddr(1) <= \<const0>\;
  m_axi_lite_awaddr(0) <= \<const0>\;
  m_axi_lite_awprot(1) <= \<const0>\;
  m_axi_lite_awprot(0) <= \<const0>\;
  m_axi_lite_awvalid <= \<const0>\;
  m_axi_lite_bready <= \<const0>\;
  m_axi_lite_rready <= \<const0>\;
  m_axi_lite_wdata(31) <= \<const0>\;
  m_axi_lite_wdata(30) <= \<const0>\;
  m_axi_lite_wdata(29) <= \<const0>\;
  m_axi_lite_wdata(28) <= \<const0>\;
  m_axi_lite_wdata(27) <= \<const0>\;
  m_axi_lite_wdata(26) <= \<const0>\;
  m_axi_lite_wdata(25) <= \<const0>\;
  m_axi_lite_wdata(24) <= \<const0>\;
  m_axi_lite_wdata(23) <= \<const0>\;
  m_axi_lite_wdata(22) <= \<const0>\;
  m_axi_lite_wdata(21) <= \<const0>\;
  m_axi_lite_wdata(20) <= \<const0>\;
  m_axi_lite_wdata(19) <= \<const0>\;
  m_axi_lite_wdata(18) <= \<const0>\;
  m_axi_lite_wdata(17) <= \<const0>\;
  m_axi_lite_wdata(16) <= \<const0>\;
  m_axi_lite_wdata(15) <= \<const0>\;
  m_axi_lite_wdata(14) <= \<const0>\;
  m_axi_lite_wdata(13) <= \<const0>\;
  m_axi_lite_wdata(12) <= \<const0>\;
  m_axi_lite_wdata(11) <= \<const0>\;
  m_axi_lite_wdata(10) <= \<const0>\;
  m_axi_lite_wdata(9) <= \<const0>\;
  m_axi_lite_wdata(8) <= \<const0>\;
  m_axi_lite_wdata(7) <= \<const0>\;
  m_axi_lite_wdata(6) <= \<const0>\;
  m_axi_lite_wdata(5) <= \<const0>\;
  m_axi_lite_wdata(4) <= \<const0>\;
  m_axi_lite_wdata(3) <= \<const0>\;
  m_axi_lite_wdata(2) <= \<const0>\;
  m_axi_lite_wdata(1) <= \<const0>\;
  m_axi_lite_wdata(0) <= \<const0>\;
  m_axi_lite_wstrb(3) <= \<const0>\;
  m_axi_lite_wstrb(2) <= \<const0>\;
  m_axi_lite_wstrb(1) <= \<const0>\;
  m_axi_lite_wstrb(0) <= \<const0>\;
  m_axi_lite_wvalid <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_lite_arready <= \<const0>\;
  s_axi_lite_awready <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_bvalid <= \<const0>\;
  s_axi_lite_rdata(31) <= \<const0>\;
  s_axi_lite_rdata(30) <= \<const0>\;
  s_axi_lite_rdata(29) <= \<const0>\;
  s_axi_lite_rdata(28) <= \<const0>\;
  s_axi_lite_rdata(27) <= \<const0>\;
  s_axi_lite_rdata(26) <= \<const0>\;
  s_axi_lite_rdata(25) <= \<const0>\;
  s_axi_lite_rdata(24) <= \<const0>\;
  s_axi_lite_rdata(23) <= \<const0>\;
  s_axi_lite_rdata(22) <= \<const0>\;
  s_axi_lite_rdata(21) <= \<const0>\;
  s_axi_lite_rdata(20) <= \<const0>\;
  s_axi_lite_rdata(19) <= \<const0>\;
  s_axi_lite_rdata(18) <= \<const0>\;
  s_axi_lite_rdata(17) <= \<const0>\;
  s_axi_lite_rdata(16) <= \<const0>\;
  s_axi_lite_rdata(15) <= \<const0>\;
  s_axi_lite_rdata(14) <= \<const0>\;
  s_axi_lite_rdata(13) <= \<const0>\;
  s_axi_lite_rdata(12) <= \<const0>\;
  s_axi_lite_rdata(11) <= \<const0>\;
  s_axi_lite_rdata(10) <= \<const0>\;
  s_axi_lite_rdata(9) <= \<const0>\;
  s_axi_lite_rdata(8) <= \<const0>\;
  s_axi_lite_rdata(7) <= \<const0>\;
  s_axi_lite_rdata(6) <= \<const0>\;
  s_axi_lite_rdata(5) <= \<const0>\;
  s_axi_lite_rdata(4) <= \<const0>\;
  s_axi_lite_rdata(3) <= \<const0>\;
  s_axi_lite_rdata(2) <= \<const0>\;
  s_axi_lite_rdata(1) <= \<const0>\;
  s_axi_lite_rdata(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_rvalid <= \<const0>\;
  s_axi_lite_wready <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\slave_fpga_gen.axi_chip2chip_slave_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_slave
    port map (
      AR(0) => mmcm_idelay_reset,
      E(0) => \n_11_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      I1(2 downto 1) => m_axi_bresp(1 downto 0),
      I1(0) => m_axi_bid(0),
      I2 => \n_14_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      I3 => \n_15_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      I4(0) => \tx_phy_ctrl__0\(0),
      I5 => \n_13_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      O1(44 downto 13) => m_axi_araddr(31 downto 0),
      O1(12 downto 11) => m_axi_arburst(1 downto 0),
      O1(10 downto 9) => \^m_axi_arsize\(1 downto 0),
      O1(8 downto 1) => m_axi_arlen(7 downto 0),
      O1(0) => m_axi_arid(0),
      O2(37 downto 6) => m_axi_wdata(31 downto 0),
      O2(5 downto 2) => m_axi_wstrb(3 downto 0),
      O2(1) => m_axi_wlast,
      O2(0) => m_axi_wuser(0),
      O3 => \n_129_slave_fpga_gen.axi_chip2chip_slave_inst\,
      O4(17 downto 0) => tx_user_data(17 downto 0),
      Q(17) => \n_16_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(16) => \n_17_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(15) => \n_18_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(14) => \n_19_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(13) => \n_20_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(12) => \n_21_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(11) => \n_22_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(10) => \n_23_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(9) => \n_24_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(8) => \n_25_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(7) => \n_26_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(6) => \n_27_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(5) => \n_28_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(4) => \n_29_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(3) => \n_30_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(2) => \n_31_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(1) => \n_32_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(0) => \n_33_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      clk_ph_out => rx_user_clk,
      din(35 downto 4) => m_axi_rdata(31 downto 0),
      din(3 downto 2) => m_axi_rresp(1 downto 0),
      din(1) => m_axi_rlast,
      din(0) => m_axi_rid(0),
      dout(44 downto 13) => m_axi_awaddr(31 downto 0),
      dout(12 downto 11) => m_axi_awburst(1 downto 0),
      dout(10 downto 9) => \^m_axi_awsize\(1 downto 0),
      dout(8 downto 1) => m_axi_awlen(7 downto 0),
      dout(0) => m_axi_awid(0),
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      rx_phy_ready => rx_phy_ready,
      rx_user_reset => rx_user_reset,
      send_ch01_out => \axi_chip2chip_ch0_ctrl_inst/send_ch01_out\,
      send_intr6_out => \axi_chip2chip_ch0_ctrl_inst/send_intr6_out\,
      tx_ch0_valid => tx_ch0_valid,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(2 downto 1),
      tx_phy_ready => tx_phy_ready
    );
\slave_fpga_gen.axi_chip2chip_slave_phy_inst\: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2_phy_if
    port map (
      E(0) => \n_11_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      I1 => \n_129_slave_fpga_gen.axi_chip2chip_slave_inst\,
      I4(0) => \tx_phy_ctrl__0\(0),
      O1 => \n_13_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      O2 => \n_14_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      O3 => \n_15_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      O4(2) => axi_c2c_link_status_out,
      O4(1) => axi_c2c_multi_bit_error_out,
      O4(0) => axi_c2c_config_error_out,
      Q(17) => \n_16_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(16) => \n_17_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(15) => \n_18_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(14) => \n_19_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(13) => \n_20_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(12) => \n_21_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(11) => \n_22_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(10) => \n_23_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(9) => \n_24_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(8) => \n_25_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(7) => \n_26_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(6) => \n_27_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(5) => \n_28_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(4) => \n_29_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(3) => \n_30_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(2) => \n_31_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(1) => \n_32_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      Q(0) => \n_33_slave_fpga_gen.axi_chip2chip_slave_phy_inst\,
      aurora_rst_out_cdc_to => \axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to\,
      aurora_rst_out_r1 => \axi_chip2chip_phy_init_inst/aurora_rst_out_r1\,
      aurora_rst_out_r2 => \axi_chip2chip_phy_init_inst/aurora_rst_out_r2\,
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      clk_ph_out => rx_user_clk,
      data_in(17 downto 0) => tx_user_data(17 downto 0),
      idelay_ref_clk => idelay_ref_clk,
      m_aclk => m_aclk,
      m_aresetn => m_aresetn,
      reset => mmcm_idelay_reset,
      rx_phy_ready => rx_phy_ready,
      rx_user_reset => rx_user_reset,
      send_ch01_out => \axi_chip2chip_ch0_ctrl_inst/send_ch01_out\,
      send_intr6_out => \axi_chip2chip_ch0_ctrl_inst/send_intr6_out\,
      tx_ch0_valid => tx_ch0_valid,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(2 downto 1),
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_to_core_slave_axi is
  port (
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of control_to_core_slave_axi : entity is true;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of control_to_core_slave_axi : entity is "axi_chip2chip_v4_2,Vivado 2014.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of control_to_core_slave_axi : entity is "control_to_core_slave_axi,axi_chip2chip_v4_2,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of control_to_core_slave_axi : entity is "control_to_core_slave_axi,axi_chip2chip_v4_2,{x_ipProduct=Vivado 2014.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_chip2chip,x_ipVersion=4.2,x_ipCoreRevision=2,x_ipLanguage=VHDL,C_FAMILY=virtex7,C_INSTANCE=axi_c2c,C_SIMULATION=0,C_MASTER_FPGA=0,C_AXI_BUS_TYPE=0,C_COMMON_CLK=0,C_INTERFACE_TYPE=1,C_INTERFACE_MODE=2,C_NUM_OF_IO=20,C_SELECTIO_PHY_CLK=400,C_INCLUDE_AXILITE=0,C_AXI_DATA_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_DISABLE_DESKEW=0,C_DISABLE_CLK_SHIFT=0,C_USE_DIFF_CLK=0,C_USE_DIFF_IO=0,C_AURORA_WIDTH=64,C_ECC_ENABLE=1,C_AXI_STB_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_LEN_WIDTH=8,C_AXI_SIZE_WIDTH=3,C_AXI_BRST_WIDTH=2,C_AXI_RESP_WIDTH=2,C_INTERRUPT_WIDTH=4,C_AXI_LITE_ADDR_WIDTH=32,C_AXI_LITE_PROT_WIDTH=2,C_AXI_LITE_DATA_WIDTH=32,C_AXI_LITE_STB_WIDTH=4,C_AXI_LITE_RESP_WIDTH=2}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of control_to_core_slave_axi : entity is "yes";
end control_to_core_slave_axi;

architecture STRUCTURE of control_to_core_slave_axi is
  signal NLW_inst_aurora_do_cc_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_pma_init_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_aurora_reset_pb_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_config_error_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_link_error_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 45;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 4;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 48;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 3;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 3;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "virtex7";
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 2;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 1;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 0;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 20;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 0;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 1;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 400;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 9;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 6;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 4;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 4;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 18;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 36;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 0;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 0;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 1;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 36;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 3;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 40;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
begin
inst: entity work.control_to_core_slave_axi_axi_chip2chip_v4_2
    port map (
      aurora_do_cc => NLW_inst_aurora_do_cc_UNCONNECTED,
      aurora_init_clk => '0',
      aurora_mmcm_not_locked => '0',
      aurora_pma_init_in => '0',
      aurora_pma_init_out => NLW_inst_aurora_pma_init_out_UNCONNECTED,
      aurora_reset_pb => NLW_inst_aurora_reset_pb_UNCONNECTED,
      axi_c2c_aurora_channel_up => '0',
      axi_c2c_aurora_rx_tdata(63) => '0',
      axi_c2c_aurora_rx_tdata(62) => '0',
      axi_c2c_aurora_rx_tdata(61) => '0',
      axi_c2c_aurora_rx_tdata(60) => '0',
      axi_c2c_aurora_rx_tdata(59) => '0',
      axi_c2c_aurora_rx_tdata(58) => '0',
      axi_c2c_aurora_rx_tdata(57) => '0',
      axi_c2c_aurora_rx_tdata(56) => '0',
      axi_c2c_aurora_rx_tdata(55) => '0',
      axi_c2c_aurora_rx_tdata(54) => '0',
      axi_c2c_aurora_rx_tdata(53) => '0',
      axi_c2c_aurora_rx_tdata(52) => '0',
      axi_c2c_aurora_rx_tdata(51) => '0',
      axi_c2c_aurora_rx_tdata(50) => '0',
      axi_c2c_aurora_rx_tdata(49) => '0',
      axi_c2c_aurora_rx_tdata(48) => '0',
      axi_c2c_aurora_rx_tdata(47) => '0',
      axi_c2c_aurora_rx_tdata(46) => '0',
      axi_c2c_aurora_rx_tdata(45) => '0',
      axi_c2c_aurora_rx_tdata(44) => '0',
      axi_c2c_aurora_rx_tdata(43) => '0',
      axi_c2c_aurora_rx_tdata(42) => '0',
      axi_c2c_aurora_rx_tdata(41) => '0',
      axi_c2c_aurora_rx_tdata(40) => '0',
      axi_c2c_aurora_rx_tdata(39) => '0',
      axi_c2c_aurora_rx_tdata(38) => '0',
      axi_c2c_aurora_rx_tdata(37) => '0',
      axi_c2c_aurora_rx_tdata(36) => '0',
      axi_c2c_aurora_rx_tdata(35) => '0',
      axi_c2c_aurora_rx_tdata(34) => '0',
      axi_c2c_aurora_rx_tdata(33) => '0',
      axi_c2c_aurora_rx_tdata(32) => '0',
      axi_c2c_aurora_rx_tdata(31) => '0',
      axi_c2c_aurora_rx_tdata(30) => '0',
      axi_c2c_aurora_rx_tdata(29) => '0',
      axi_c2c_aurora_rx_tdata(28) => '0',
      axi_c2c_aurora_rx_tdata(27) => '0',
      axi_c2c_aurora_rx_tdata(26) => '0',
      axi_c2c_aurora_rx_tdata(25) => '0',
      axi_c2c_aurora_rx_tdata(24) => '0',
      axi_c2c_aurora_rx_tdata(23) => '0',
      axi_c2c_aurora_rx_tdata(22) => '0',
      axi_c2c_aurora_rx_tdata(21) => '0',
      axi_c2c_aurora_rx_tdata(20) => '0',
      axi_c2c_aurora_rx_tdata(19) => '0',
      axi_c2c_aurora_rx_tdata(18) => '0',
      axi_c2c_aurora_rx_tdata(17) => '0',
      axi_c2c_aurora_rx_tdata(16) => '0',
      axi_c2c_aurora_rx_tdata(15) => '0',
      axi_c2c_aurora_rx_tdata(14) => '0',
      axi_c2c_aurora_rx_tdata(13) => '0',
      axi_c2c_aurora_rx_tdata(12) => '0',
      axi_c2c_aurora_rx_tdata(11) => '0',
      axi_c2c_aurora_rx_tdata(10) => '0',
      axi_c2c_aurora_rx_tdata(9) => '0',
      axi_c2c_aurora_rx_tdata(8) => '0',
      axi_c2c_aurora_rx_tdata(7) => '0',
      axi_c2c_aurora_rx_tdata(6) => '0',
      axi_c2c_aurora_rx_tdata(5) => '0',
      axi_c2c_aurora_rx_tdata(4) => '0',
      axi_c2c_aurora_rx_tdata(3) => '0',
      axi_c2c_aurora_rx_tdata(2) => '0',
      axi_c2c_aurora_rx_tdata(1) => '0',
      axi_c2c_aurora_rx_tdata(0) => '0',
      axi_c2c_aurora_rx_tvalid => '0',
      axi_c2c_aurora_tx_tdata(63 downto 0) => NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED(63 downto 0),
      axi_c2c_aurora_tx_tready => '0',
      axi_c2c_aurora_tx_tvalid => NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED,
      axi_c2c_config_error_out => NLW_inst_axi_c2c_config_error_out_UNCONNECTED,
      axi_c2c_link_error_out => NLW_inst_axi_c2c_link_error_out_UNCONNECTED,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_m2s_intr_in(3) => '0',
      axi_c2c_m2s_intr_in(2) => '0',
      axi_c2c_m2s_intr_in(1) => '0',
      axi_c2c_m2s_intr_in(0) => '0',
      axi_c2c_m2s_intr_out(3 downto 0) => axi_c2c_m2s_intr_out(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => '0',
      axi_c2c_s2m_intr_in(3 downto 0) => axi_c2c_s2m_intr_in(3 downto 0),
      axi_c2c_s2m_intr_out(3 downto 0) => NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_selio_rx_clk_in => axi_c2c_selio_rx_clk_in,
      axi_c2c_selio_rx_data_in(8 downto 0) => axi_c2c_selio_rx_data_in(8 downto 0),
      axi_c2c_selio_rx_diff_clk_in_n => '0',
      axi_c2c_selio_rx_diff_clk_in_p => '0',
      axi_c2c_selio_rx_diff_data_in_n(8) => '0',
      axi_c2c_selio_rx_diff_data_in_n(7) => '0',
      axi_c2c_selio_rx_diff_data_in_n(6) => '0',
      axi_c2c_selio_rx_diff_data_in_n(5) => '0',
      axi_c2c_selio_rx_diff_data_in_n(4) => '0',
      axi_c2c_selio_rx_diff_data_in_n(3) => '0',
      axi_c2c_selio_rx_diff_data_in_n(2) => '0',
      axi_c2c_selio_rx_diff_data_in_n(1) => '0',
      axi_c2c_selio_rx_diff_data_in_n(0) => '0',
      axi_c2c_selio_rx_diff_data_in_p(8) => '0',
      axi_c2c_selio_rx_diff_data_in_p(7) => '0',
      axi_c2c_selio_rx_diff_data_in_p(6) => '0',
      axi_c2c_selio_rx_diff_data_in_p(5) => '0',
      axi_c2c_selio_rx_diff_data_in_p(4) => '0',
      axi_c2c_selio_rx_diff_data_in_p(3) => '0',
      axi_c2c_selio_rx_diff_data_in_p(2) => '0',
      axi_c2c_selio_rx_diff_data_in_p(1) => '0',
      axi_c2c_selio_rx_diff_data_in_p(0) => '0',
      axi_c2c_selio_tx_clk_out => axi_c2c_selio_tx_clk_out,
      axi_c2c_selio_tx_data_out(8 downto 0) => axi_c2c_selio_tx_data_out(8 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED,
      axi_c2c_selio_tx_diff_clk_out_p => NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED,
      axi_c2c_selio_tx_diff_data_out_n(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(8 downto 0),
      idelay_ref_clk => idelay_ref_clk,
      m_aclk => m_aclk,
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => m_aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arid(0) => NLW_inst_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awid(0) => NLW_inst_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1) => '0',
      m_axi_lite_bresp(0) => '0',
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31) => '0',
      m_axi_lite_rdata(30) => '0',
      m_axi_lite_rdata(29) => '0',
      m_axi_lite_rdata(28) => '0',
      m_axi_lite_rdata(27) => '0',
      m_axi_lite_rdata(26) => '0',
      m_axi_lite_rdata(25) => '0',
      m_axi_lite_rdata(24) => '0',
      m_axi_lite_rdata(23) => '0',
      m_axi_lite_rdata(22) => '0',
      m_axi_lite_rdata(21) => '0',
      m_axi_lite_rdata(20) => '0',
      m_axi_lite_rdata(19) => '0',
      m_axi_lite_rdata(18) => '0',
      m_axi_lite_rdata(17) => '0',
      m_axi_lite_rdata(16) => '0',
      m_axi_lite_rdata(15) => '0',
      m_axi_lite_rdata(14) => '0',
      m_axi_lite_rdata(13) => '0',
      m_axi_lite_rdata(12) => '0',
      m_axi_lite_rdata(11) => '0',
      m_axi_lite_rdata(10) => '0',
      m_axi_lite_rdata(9) => '0',
      m_axi_lite_rdata(8) => '0',
      m_axi_lite_rdata(7) => '0',
      m_axi_lite_rdata(6) => '0',
      m_axi_lite_rdata(5) => '0',
      m_axi_lite_rdata(4) => '0',
      m_axi_lite_rdata(3) => '0',
      m_axi_lite_rdata(2) => '0',
      m_axi_lite_rdata(1) => '0',
      m_axi_lite_rdata(0) => '0',
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1) => '0',
      m_axi_lite_rresp(0) => '0',
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => '0',
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      s_aclk => '0',
      s_aresetn => '1',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_inst_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_inst_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_lite_aclk => '0',
      s_axi_lite_araddr(31) => '0',
      s_axi_lite_araddr(30) => '0',
      s_axi_lite_araddr(29) => '0',
      s_axi_lite_araddr(28) => '0',
      s_axi_lite_araddr(27) => '0',
      s_axi_lite_araddr(26) => '0',
      s_axi_lite_araddr(25) => '0',
      s_axi_lite_araddr(24) => '0',
      s_axi_lite_araddr(23) => '0',
      s_axi_lite_araddr(22) => '0',
      s_axi_lite_araddr(21) => '0',
      s_axi_lite_araddr(20) => '0',
      s_axi_lite_araddr(19) => '0',
      s_axi_lite_araddr(18) => '0',
      s_axi_lite_araddr(17) => '0',
      s_axi_lite_araddr(16) => '0',
      s_axi_lite_araddr(15) => '0',
      s_axi_lite_araddr(14) => '0',
      s_axi_lite_araddr(13) => '0',
      s_axi_lite_araddr(12) => '0',
      s_axi_lite_araddr(11) => '0',
      s_axi_lite_araddr(10) => '0',
      s_axi_lite_araddr(9) => '0',
      s_axi_lite_araddr(8) => '0',
      s_axi_lite_araddr(7) => '0',
      s_axi_lite_araddr(6) => '0',
      s_axi_lite_araddr(5) => '0',
      s_axi_lite_araddr(4) => '0',
      s_axi_lite_araddr(3) => '0',
      s_axi_lite_araddr(2) => '0',
      s_axi_lite_araddr(1) => '0',
      s_axi_lite_araddr(0) => '0',
      s_axi_lite_arprot(1) => '0',
      s_axi_lite_arprot(0) => '0',
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31) => '0',
      s_axi_lite_awaddr(30) => '0',
      s_axi_lite_awaddr(29) => '0',
      s_axi_lite_awaddr(28) => '0',
      s_axi_lite_awaddr(27) => '0',
      s_axi_lite_awaddr(26) => '0',
      s_axi_lite_awaddr(25) => '0',
      s_axi_lite_awaddr(24) => '0',
      s_axi_lite_awaddr(23) => '0',
      s_axi_lite_awaddr(22) => '0',
      s_axi_lite_awaddr(21) => '0',
      s_axi_lite_awaddr(20) => '0',
      s_axi_lite_awaddr(19) => '0',
      s_axi_lite_awaddr(18) => '0',
      s_axi_lite_awaddr(17) => '0',
      s_axi_lite_awaddr(16) => '0',
      s_axi_lite_awaddr(15) => '0',
      s_axi_lite_awaddr(14) => '0',
      s_axi_lite_awaddr(13) => '0',
      s_axi_lite_awaddr(12) => '0',
      s_axi_lite_awaddr(11) => '0',
      s_axi_lite_awaddr(10) => '0',
      s_axi_lite_awaddr(9) => '0',
      s_axi_lite_awaddr(8) => '0',
      s_axi_lite_awaddr(7) => '0',
      s_axi_lite_awaddr(6) => '0',
      s_axi_lite_awaddr(5) => '0',
      s_axi_lite_awaddr(4) => '0',
      s_axi_lite_awaddr(3) => '0',
      s_axi_lite_awaddr(2) => '0',
      s_axi_lite_awaddr(1) => '0',
      s_axi_lite_awaddr(0) => '0',
      s_axi_lite_awprot(1) => '0',
      s_axi_lite_awprot(0) => '0',
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31) => '0',
      s_axi_lite_wdata(30) => '0',
      s_axi_lite_wdata(29) => '0',
      s_axi_lite_wdata(28) => '0',
      s_axi_lite_wdata(27) => '0',
      s_axi_lite_wdata(26) => '0',
      s_axi_lite_wdata(25) => '0',
      s_axi_lite_wdata(24) => '0',
      s_axi_lite_wdata(23) => '0',
      s_axi_lite_wdata(22) => '0',
      s_axi_lite_wdata(21) => '0',
      s_axi_lite_wdata(20) => '0',
      s_axi_lite_wdata(19) => '0',
      s_axi_lite_wdata(18) => '0',
      s_axi_lite_wdata(17) => '0',
      s_axi_lite_wdata(16) => '0',
      s_axi_lite_wdata(15) => '0',
      s_axi_lite_wdata(14) => '0',
      s_axi_lite_wdata(13) => '0',
      s_axi_lite_wdata(12) => '0',
      s_axi_lite_wdata(11) => '0',
      s_axi_lite_wdata(10) => '0',
      s_axi_lite_wdata(9) => '0',
      s_axi_lite_wdata(8) => '0',
      s_axi_lite_wdata(7) => '0',
      s_axi_lite_wdata(6) => '0',
      s_axi_lite_wdata(5) => '0',
      s_axi_lite_wdata(4) => '0',
      s_axi_lite_wdata(3) => '0',
      s_axi_lite_wdata(2) => '0',
      s_axi_lite_wdata(1) => '0',
      s_axi_lite_wdata(0) => '0',
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3) => '0',
      s_axi_lite_wstrb(2) => '0',
      s_axi_lite_wstrb(1) => '0',
      s_axi_lite_wstrb(0) => '0',
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31) => '0',
      s_axi_wdata(30) => '0',
      s_axi_wdata(29) => '0',
      s_axi_wdata(28) => '0',
      s_axi_wdata(27) => '0',
      s_axi_wdata(26) => '0',
      s_axi_wdata(25) => '0',
      s_axi_wdata(24) => '0',
      s_axi_wdata(23) => '0',
      s_axi_wdata(22) => '0',
      s_axi_wdata(21) => '0',
      s_axi_wdata(20) => '0',
      s_axi_wdata(19) => '0',
      s_axi_wdata(18) => '0',
      s_axi_wdata(17) => '0',
      s_axi_wdata(16) => '0',
      s_axi_wdata(15) => '0',
      s_axi_wdata(14) => '0',
      s_axi_wdata(13) => '0',
      s_axi_wdata(12) => '0',
      s_axi_wdata(11) => '0',
      s_axi_wdata(10) => '0',
      s_axi_wdata(9) => '0',
      s_axi_wdata(8) => '0',
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3) => '0',
      s_axi_wstrb(2) => '0',
      s_axi_wstrb(1) => '0',
      s_axi_wstrb(0) => '0',
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0'
    );
end STRUCTURE;
