
********************************************************************************
*  Performance checking for design C:/Users/user/Desktop/workspace/avrusb/allegro/AVRUSB500.brd
********************************************************************************

Ratsnest schedule check
-------------------------------
* OK.

DRC checks
----------------------
* The number of physical/spacing csets is 0.062500 larger than the number
  of nets Suggest examining constraint model.
  ISSUE: Misuse of the Allegro constraint model such as using a spacing
         cset for each diffpair in the design. Result is system
         performance degradation.


Constraint region check
-------------------------------
* OK.

Dynamic shape check
-------------------------------
* OK.

Sector table check
-------------------------------
* The ratio of design extent to route keepin extent is too large (15.377219).
  Suggest reducing design extent.

Constraint set check
---------------------------------
* OK.

NODRC_SYM_SAME_PIN check
---------------------------------
* OK.

Cross section check for bad dielectric constant values
--------------------------------------------------------
* OK.

Padstack size check
----------------------
* OK.

Conductor line check
------------------------------
* OK.

Design Constraints Statistics
---------------------------------
  Physical csets       =     2
  Spacing csets        =     2
  Same net csets       =     1
  Electrical csets     =     0
  Other csets          =     0
  Total csets        ===     5

  Cset relation table  =     0

  Constraint regions   =     3
  Constraint shapes    =     3

* OK.

=========
SUMMARY
=========

2 problems found.	0 maintenance problems found.
