@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_1(verilog)) with 16 words by 7 bits.
@N: MO106 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\binaryto7seg.v":16:12:16:15|Found ROM .delname. (in view: work.BinaryTo7Seg_0(verilog)) with 16 words by 7 bits.
@N: FX1016 :"c:\lscc\icecube2.2020.12\sbt_backend\projects\learning verilog\simpleprocessor\simpleprocessor\verilog\simpleprocessor_top.v":3:10:3:14|SB_GB_IO inserted on the port i_Clk.
@N: FX1017 :|SB_GB inserted on the net Instance4.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance3.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance2.r_Count12_i.
@N: FX1017 :|SB_GB inserted on the net Instance1.r_Count12_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2020.12\sbt_backend\Projects\Learning Verilog\SimpleProcessor\SimpleProcessor\SimpleProcessor\SimpleProcessor_Implmnt\SimpleProcessor.edf
@N: MT615 |Found clock i_Clk with period 40.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
