// Seed: 2947417739
module module_0 (
    output supply1 id_0,
    input  supply1 id_1
);
  assign id_0 = id_1 * id_1;
  initial $signed(57);
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1[1 'h0 : 1 'b0],
    output tri0 id_2,
    output wire id_3
    , id_7,
    input supply1 id_4,
    output logic id_5
);
  logic id_8;
  always @(posedge 1) id_5 = "";
  reg [-1 : 1  +  -1] id_9;
  parameter id_10 = 1;
  logic id_11;
  if (1) assign id_11 = -1 - id_1;
  else assign id_3 = id_0 << id_4;
  always id_9 <= -1 == id_11;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
