{"vcs1":{"timestamp_begin":1680794838.773519932, "rt":1.37, "ut":0.18, "st":0.14}}
{"vcselab":{"timestamp_begin":1680794840.175377567, "rt":1.08, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680794841.456574192, "rt":1.20, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680794838.493593217}
{"VCS_COMP_START_TIME": 1680794838.493593217}
{"VCS_COMP_END_TIME": 1680794843.411803048}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 222604}}
