/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [25:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(_00_ & _01_);
  assign celloutsig_1_1z = ~(in_data[133] & celloutsig_1_0z);
  assign celloutsig_1_3z = ~(in_data[183] & in_data[188]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_1_12z = ~(in_data[96] & in_data[188]);
  assign celloutsig_1_19z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_0z = ~(in_data[83] ^ in_data[31]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z ^ celloutsig_0_4z[4]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_1_9z[9:6], 2'h3, celloutsig_1_1z };
  reg [8:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[8], _01_, _02_[6], _00_, _02_[4:0] } = _13_;
  assign celloutsig_0_4z = { _01_, _02_[6], _00_, _02_[4:2], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } <= { in_data[120:117], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_2z = { in_data[186:174], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } && in_data[135:118];
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z } && { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z } && { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_16z = { in_data[189:185], celloutsig_1_13z } || { _03_[2:1], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[154] & ~(in_data[163]);
  assign celloutsig_1_13z = celloutsig_1_7z ? { celloutsig_1_9z[20:14], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z } : { in_data[132:129], 1'h0, celloutsig_1_6z, celloutsig_1_0z, 1'h0, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_14z = & { celloutsig_1_13z[9:4], celloutsig_1_12z, _03_, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_7z = | { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z } >>> { _02_[8], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_5z } >>> celloutsig_1_15z;
  assign celloutsig_0_1z = in_data[62:59] ~^ { in_data[9:7], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_9z[25], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_12z } ~^ _03_[3:0];
  assign { celloutsig_1_9z[7], celloutsig_1_9z[25], celloutsig_1_9z[15], celloutsig_1_9z[9:8], celloutsig_1_9z[6], celloutsig_1_9z[23], celloutsig_1_9z[14:12], celloutsig_1_9z[1], celloutsig_1_9z[10], celloutsig_1_9z[3], celloutsig_1_9z[0], celloutsig_1_9z[2], celloutsig_1_9z[24], celloutsig_1_9z[22], celloutsig_1_9z[20:16], celloutsig_1_9z[11], celloutsig_1_9z[21] } = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_1z, in_data[134], in_data[124], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, in_data[132], in_data[123:121], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, in_data[133], in_data[131], in_data[129:125], celloutsig_1_8z, in_data[130] };
  assign { _02_[7], _02_[5] } = { _01_, _00_ };
  assign celloutsig_1_9z[5:4] = 2'h3;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
