
PROYECTO_MATOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  08009270  08009270  00019270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096d0  080096d0  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080096d0  080096d0  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080096d0  080096d0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096d0  080096d0  000196d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096d4  080096d4  000196d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080096d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  200001d4  080098ac  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000468  080098ac  00020468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c3ce  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001edb  00000000  00000000  0002c615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a00  00000000  00000000  0002e4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007a4  00000000  00000000  0002eef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c605  00000000  00000000  0002f694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d601  00000000  00000000  0004bc99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a45f7  00000000  00000000  0005929a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003d00  00000000  00000000  000fd894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  00101594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009258 	.word	0x08009258

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009258 	.word	0x08009258

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <medicion_movimiento_sistema>:
int count =0;
float Volt =0.00;

//MEDICION DE VOLTAJES LDR O DIVISORES

void medicion_movimiento_sistema(){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	Volt =(medida/4096.0)*voltaje;
 8000cf8:	4b1c      	ldr	r3, [pc, #112]	; (8000d6c <medicion_movimiento_sistema+0x78>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fc01 	bl	8000504 <__aeabi_ui2d>
 8000d02:	f04f 0200 	mov.w	r2, #0
 8000d06:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <medicion_movimiento_sistema+0x7c>)
 8000d08:	f7ff fda0 	bl	800084c <__aeabi_ddiv>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	4610      	mov	r0, r2
 8000d12:	4619      	mov	r1, r3
 8000d14:	f04f 0200 	mov.w	r2, #0
 8000d18:	4b16      	ldr	r3, [pc, #88]	; (8000d74 <medicion_movimiento_sistema+0x80>)
 8000d1a:	f7ff fc6d 	bl	80005f8 <__aeabi_dmul>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	460b      	mov	r3, r1
 8000d22:	4610      	mov	r0, r2
 8000d24:	4619      	mov	r1, r3
 8000d26:	f7ff ff5f 	bl	8000be8 <__aeabi_d2f>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <medicion_movimiento_sistema+0x84>)
 8000d2e:	6013      	str	r3, [r2, #0]


	if (Volt >= 1.0 && Volt <= 2.0 ){
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <medicion_movimiento_sistema+0x84>)
 8000d32:	edd3 7a00 	vldr	s15, [r3]
 8000d36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000d3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d42:	db0c      	blt.n	8000d5e <medicion_movimiento_sistema+0x6a>
 8000d44:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <medicion_movimiento_sistema+0x84>)
 8000d46:	edd3 7a00 	vldr	s15, [r3]
 8000d4a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8000d4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d56:	d802      	bhi.n	8000d5e <medicion_movimiento_sistema+0x6a>
		X_derecha();
 8000d58:	f000 f834 	bl	8000dc4 <X_derecha>
	if (Volt >= 1.0 && Volt <= 2.0 ){
 8000d5c:	e004      	b.n	8000d68 <medicion_movimiento_sistema+0x74>
	}
	else{
		X1_izquierda();
 8000d5e:	f000 f83d 	bl	8000ddc <X1_izquierda>
		stop();
 8000d62:	f000 f85f 	bl	8000e24 <stop>
	}
}
 8000d66:	bf00      	nop
 8000d68:	bf00      	nop
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	2000030c 	.word	0x2000030c
 8000d70:	40b00000 	.word	0x40b00000
 8000d74:	40140000 	.word	0x40140000
 8000d78:	20000310 	.word	0x20000310

08000d7c <seteo_sistem>:
//SETEO INICIAL DEL SISTEMA
void seteo_sistem(){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	    X_derecha();
 8000d80:	f000 f820 	bl	8000dc4 <X_derecha>
		HAL_Delay(30000);
 8000d84:	f247 5030 	movw	r0, #30000	; 0x7530
 8000d88:	f000 fc78 	bl	800167c <HAL_Delay>
		stop();
 8000d8c:	f000 f84a 	bl	8000e24 <stop>
		X1_izquierda();
 8000d90:	f000 f824 	bl	8000ddc <X1_izquierda>
		HAL_Delay(9000);
 8000d94:	f242 3028 	movw	r0, #9000	; 0x2328
 8000d98:	f000 fc70 	bl	800167c <HAL_Delay>
		stop();
 8000d9c:	f000 f842 	bl	8000e24 <stop>

		Y_derecha();
 8000da0:	f000 f828 	bl	8000df4 <Y_derecha>
		HAL_Delay(30000);
 8000da4:	f247 5030 	movw	r0, #30000	; 0x7530
 8000da8:	f000 fc68 	bl	800167c <HAL_Delay>
		stop();
 8000dac:	f000 f83a 	bl	8000e24 <stop>
		Y1_izquierda();
 8000db0:	f000 f82c 	bl	8000e0c <Y1_izquierda>
		HAL_Delay(9000);
 8000db4:	f242 3028 	movw	r0, #9000	; 0x2328
 8000db8:	f000 fc60 	bl	800167c <HAL_Delay>
		stop();
 8000dbc:	f000 f832 	bl	8000e24 <stop>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <X_derecha>:
// FUNCION PARA EL MOV EJE X
void X_derecha(){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(P1_R_GPIO_Port, P1_R_Pin, 1);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd2:	f001 feb3 	bl	8002b3c <HAL_GPIO_WritePin>
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
	...

08000ddc <X1_izquierda>:
void X1_izquierda(){
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(P1_L_GPIO_Port, P1_L_Pin, 1);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2108      	movs	r1, #8
 8000de4:	4802      	ldr	r0, [pc, #8]	; (8000df0 <X1_izquierda+0x14>)
 8000de6:	f001 fea9 	bl	8002b3c <HAL_GPIO_WritePin>
}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	48000400 	.word	0x48000400

08000df4 <Y_derecha>:
//FUNCION MOV EJE Y
void Y_derecha()
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(P2_R_GPIO_Port, P2_R_Pin, 1);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e02:	f001 fe9b 	bl	8002b3c <HAL_GPIO_WritePin>
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <Y1_izquierda>:
void Y1_izquierda()
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(P2_L_GPIO_Port, P2_L_Pin, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e16:	4802      	ldr	r0, [pc, #8]	; (8000e20 <Y1_izquierda+0x14>)
 8000e18:	f001 fe90 	bl	8002b3c <HAL_GPIO_WritePin>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	48000400 	.word	0x48000400

08000e24 <stop>:
//FUNCION DE PARADA DE LOS EJES
void stop(){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(P1_R_GPIO_Port, P1_R_Pin, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e32:	f001 fe83 	bl	8002b3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P1_L_GPIO_Port, P1_L_Pin, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2108      	movs	r1, #8
 8000e3a:	4809      	ldr	r0, [pc, #36]	; (8000e60 <stop+0x3c>)
 8000e3c:	f001 fe7e 	bl	8002b3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P2_R_GPIO_Port, P2_R_Pin, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4a:	f001 fe77 	bl	8002b3c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(P2_L_GPIO_Port, P2_L_Pin, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e54:	4802      	ldr	r0, [pc, #8]	; (8000e60 <stop+0x3c>)
 8000e56:	f001 fe71 	bl	8002b3c <HAL_GPIO_WritePin>
}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	48000400 	.word	0x48000400

08000e64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e68:	f000 fba2 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6c:	f000 f816 	bl	8000e9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e70:	f000 f916 	bl	80010a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e74:	f000 f8f6 	bl	8001064 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e78:	f000 f8c4 	bl	8001004 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e7c:	f000 f866 	bl	8000f4c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1, &medida, 1);
 8000e80:	2201      	movs	r2, #1
 8000e82:	4904      	ldr	r1, [pc, #16]	; (8000e94 <main+0x30>)
 8000e84:	4804      	ldr	r0, [pc, #16]	; (8000e98 <main+0x34>)
 8000e86:	f000 fdc1 	bl	8001a0c <HAL_ADC_Start_DMA>
	seteo_sistem();
 8000e8a:	f7ff ff77 	bl	8000d7c <seteo_sistem>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  medicion_movimiento_sistema();
 8000e8e:	f7ff ff31 	bl	8000cf4 <medicion_movimiento_sistema>
 8000e92:	e7fc      	b.n	8000e8e <main+0x2a>
 8000e94:	2000030c 	.word	0x2000030c
 8000e98:	200001f0 	.word	0x200001f0

08000e9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b09c      	sub	sp, #112	; 0x70
 8000ea0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ea2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000ea6:	2228      	movs	r2, #40	; 0x28
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f004 fd99 	bl	80059e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eb0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	2234      	movs	r2, #52	; 0x34
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f004 fd8b 	bl	80059e2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ed4:	2310      	movs	r3, #16
 8000ed6:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000edc:	2300      	movs	r3, #0
 8000ede:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ee0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000ee4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000eea:	4618      	mov	r0, r3
 8000eec:	f001 fe3e 	bl	8002b6c <HAL_RCC_OscConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000ef6:	f000 f951 	bl	800119c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efa:	230f      	movs	r3, #15
 8000efc:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efe:	2302      	movs	r3, #2
 8000f00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f14:	2102      	movs	r1, #2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f002 fe66 	bl	8003be8 <HAL_RCC_ClockConfig>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000f22:	f000 f93b 	bl	800119c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC1;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8000f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f2e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f30:	463b      	mov	r3, r7
 8000f32:	4618      	mov	r0, r3
 8000f34:	f003 f88e 	bl	8004054 <HAL_RCCEx_PeriphCLKConfig>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f3e:	f000 f92d 	bl	800119c <Error_Handler>
  }
}
 8000f42:	bf00      	nop
 8000f44:	3770      	adds	r7, #112	; 0x70
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f52:	463b      	mov	r3, r7
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]
 8000f60:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f62:	4b27      	ldr	r3, [pc, #156]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f68:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f6a:	4b25      	ldr	r3, [pc, #148]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f70:	4b23      	ldr	r3, [pc, #140]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f76:	4b22      	ldr	r3, [pc, #136]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f7c:	4b20      	ldr	r3, [pc, #128]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b18      	ldr	r3, [pc, #96]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fa2:	4b17      	ldr	r3, [pc, #92]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000faa:	4b15      	ldr	r3, [pc, #84]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fac:	2204      	movs	r2, #4
 8000fae:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fb0:	4b13      	ldr	r3, [pc, #76]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fbc:	4810      	ldr	r0, [pc, #64]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fbe:	f000 fb9f 	bl	8001700 <HAL_ADC_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8000fc8:	f000 f8e8 	bl	800119c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe4:	463b      	mov	r3, r7
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	; (8001000 <MX_ADC1_Init+0xb4>)
 8000fea:	f000 fdab 	bl	8001b44 <HAL_ADC_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000ff4:	f000 f8d2 	bl	800119c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ff8:	bf00      	nop
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200001f0 	.word	0x200001f0

08001004 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001008:	4b14      	ldr	r3, [pc, #80]	; (800105c <MX_USART2_UART_Init+0x58>)
 800100a:	4a15      	ldr	r2, [pc, #84]	; (8001060 <MX_USART2_UART_Init+0x5c>)
 800100c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800100e:	4b13      	ldr	r3, [pc, #76]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001010:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001014:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001018:	2200      	movs	r2, #0
 800101a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800101c:	4b0f      	ldr	r3, [pc, #60]	; (800105c <MX_USART2_UART_Init+0x58>)
 800101e:	2200      	movs	r2, #0
 8001020:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001028:	4b0c      	ldr	r3, [pc, #48]	; (800105c <MX_USART2_UART_Init+0x58>)
 800102a:	220c      	movs	r2, #12
 800102c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <MX_USART2_UART_Init+0x58>)
 800103c:	2200      	movs	r2, #0
 800103e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001042:	2200      	movs	r2, #0
 8001044:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001046:	4805      	ldr	r0, [pc, #20]	; (800105c <MX_USART2_UART_Init+0x58>)
 8001048:	f003 f996 	bl	8004378 <HAL_UART_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001052:	f000 f8a3 	bl	800119c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000284 	.word	0x20000284
 8001060:	40004400 	.word	0x40004400

08001064 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800106a:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_DMA_Init+0x38>)
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	4a0b      	ldr	r2, [pc, #44]	; (800109c <MX_DMA_Init+0x38>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6153      	str	r3, [r2, #20]
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_DMA_Init+0x38>)
 8001078:	695b      	ldr	r3, [r3, #20]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	200b      	movs	r0, #11
 8001088:	f001 fa19 	bl	80024be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800108c:	200b      	movs	r0, #11
 800108e:	f001 fa32 	bl	80024f6 <HAL_NVIC_EnableIRQ>

}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40021000 	.word	0x40021000

080010a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a6:	f107 0314 	add.w	r3, r7, #20
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	4b36      	ldr	r3, [pc, #216]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	4a35      	ldr	r2, [pc, #212]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80010c0:	6153      	str	r3, [r2, #20]
 80010c2:	4b33      	ldr	r3, [pc, #204]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010c4:	695b      	ldr	r3, [r3, #20]
 80010c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010d8:	6153      	str	r3, [r2, #20]
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4a29      	ldr	r2, [pc, #164]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010f0:	6153      	str	r3, [r2, #20]
 80010f2:	4b27      	ldr	r3, [pc, #156]	; (8001190 <MX_GPIO_Init+0xf0>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fa:	60bb      	str	r3, [r7, #8]
 80010fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <MX_GPIO_Init+0xf0>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	4a23      	ldr	r2, [pc, #140]	; (8001190 <MX_GPIO_Init+0xf0>)
 8001104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001108:	6153      	str	r3, [r2, #20]
 800110a:	4b21      	ldr	r3, [pc, #132]	; (8001190 <MX_GPIO_Init+0xf0>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, P2_L_Pin|LD2_Pin|P1_L_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f242 4108 	movw	r1, #9224	; 0x2408
 800111c:	481d      	ldr	r0, [pc, #116]	; (8001194 <MX_GPIO_Init+0xf4>)
 800111e:	f001 fd0d 	bl	8002b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P2_R_Pin|P1_R_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8001128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800112c:	f001 fd06 	bl	8002b3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : btn_Pin */
  GPIO_InitStruct.Pin = btn_Pin;
 8001130:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	4814      	ldr	r0, [pc, #80]	; (8001198 <MX_GPIO_Init+0xf8>)
 8001146:	f001 fb87 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_L_Pin LD2_Pin P1_L_Pin */
  GPIO_InitStruct.Pin = P2_L_Pin|LD2_Pin|P1_L_Pin;
 800114a:	f242 4308 	movw	r3, #9224	; 0x2408
 800114e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
 8001152:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4619      	mov	r1, r3
 8001162:	480c      	ldr	r0, [pc, #48]	; (8001194 <MX_GPIO_Init+0xf4>)
 8001164:	f001 fb78 	bl	8002858 <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_R_Pin P1_R_Pin */
  GPIO_InitStruct.Pin = P2_R_Pin|P1_R_Pin;
 8001168:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800116c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116e:	2301      	movs	r3, #1
 8001170:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001184:	f001 fb68 	bl	8002858 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001188:	bf00      	nop
 800118a:	3728      	adds	r7, #40	; 0x28
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40021000 	.word	0x40021000
 8001194:	48000400 	.word	0x48000400
 8001198:	48000800 	.word	0x48000800

0800119c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a0:	b672      	cpsid	i
}
 80011a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <Error_Handler+0x8>
	...

080011a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ae:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <HAL_MspInit+0x44>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4a0e      	ldr	r2, [pc, #56]	; (80011ec <HAL_MspInit+0x44>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <HAL_MspInit+0x44>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	4b09      	ldr	r3, [pc, #36]	; (80011ec <HAL_MspInit+0x44>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	4a08      	ldr	r2, [pc, #32]	; (80011ec <HAL_MspInit+0x44>)
 80011cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d0:	61d3      	str	r3, [r2, #28]
 80011d2:	4b06      	ldr	r3, [pc, #24]	; (80011ec <HAL_MspInit+0x44>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011de:	2007      	movs	r0, #7
 80011e0:	f001 f962 	bl	80024a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40021000 	.word	0x40021000

080011f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001210:	d14c      	bne.n	80012ac <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001212:	4b28      	ldr	r3, [pc, #160]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	4a27      	ldr	r2, [pc, #156]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 8001218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800121c:	6153      	str	r3, [r2, #20]
 800121e:	4b25      	ldr	r3, [pc, #148]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	4b22      	ldr	r3, [pc, #136]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	4a21      	ldr	r2, [pc, #132]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 8001230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001234:	6153      	str	r3, [r2, #20]
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <HAL_ADC_MspInit+0xc4>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001242:	2301      	movs	r3, #1
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001246:	2303      	movs	r3, #3
 8001248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f001 fafe 	bl	8002858 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800125c:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 800125e:	4a17      	ldr	r2, [pc, #92]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 8001260:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 8001264:	2200      	movs	r2, #0
 8001266:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800126e:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 8001270:	2280      	movs	r2, #128	; 0x80
 8001272:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001274:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 8001276:	f44f 7200 	mov.w	r2, #512	; 0x200
 800127a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800127c:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 800127e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001282:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001284:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 8001286:	2220      	movs	r2, #32
 8001288:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 800128c:	2200      	movs	r2, #0
 800128e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001290:	4809      	ldr	r0, [pc, #36]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 8001292:	f001 f94a 	bl	800252a <HAL_DMA_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 800129c:	f7ff ff7e 	bl	800119c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 80012a4:	639a      	str	r2, [r3, #56]	; 0x38
 80012a6:	4a04      	ldr	r2, [pc, #16]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012ac:	bf00      	nop
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40021000 	.word	0x40021000
 80012b8:	20000240 	.word	0x20000240
 80012bc:	40020008 	.word	0x40020008

080012c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a17      	ldr	r2, [pc, #92]	; (800133c <HAL_UART_MspInit+0x7c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d128      	bne.n	8001334 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <HAL_UART_MspInit+0x80>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	4a16      	ldr	r2, [pc, #88]	; (8001340 <HAL_UART_MspInit+0x80>)
 80012e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ec:	61d3      	str	r3, [r2, #28]
 80012ee:	4b14      	ldr	r3, [pc, #80]	; (8001340 <HAL_UART_MspInit+0x80>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <HAL_UART_MspInit+0x80>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	4a10      	ldr	r2, [pc, #64]	; (8001340 <HAL_UART_MspInit+0x80>)
 8001300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001304:	6153      	str	r3, [r2, #20]
 8001306:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <HAL_UART_MspInit+0x80>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001312:	230c      	movs	r3, #12
 8001314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131e:	2300      	movs	r3, #0
 8001320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001322:	2307      	movs	r3, #7
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	4619      	mov	r1, r3
 800132c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001330:	f001 fa92 	bl	8002858 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001334:	bf00      	nop
 8001336:	3728      	adds	r7, #40	; 0x28
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40004400 	.word	0x40004400
 8001340:	40021000 	.word	0x40021000

08001344 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001348:	e7fe      	b.n	8001348 <NMI_Handler+0x4>

0800134a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800134e:	e7fe      	b.n	800134e <HardFault_Handler+0x4>

08001350 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001354:	e7fe      	b.n	8001354 <MemManage_Handler+0x4>

08001356 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001356:	b480      	push	{r7}
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800135a:	e7fe      	b.n	800135a <BusFault_Handler+0x4>

0800135c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001360:	e7fe      	b.n	8001360 <UsageFault_Handler+0x4>

08001362 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001362:	b480      	push	{r7}
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001390:	f000 f954 	bl	800163c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800139c:	4802      	ldr	r0, [pc, #8]	; (80013a8 <DMA1_Channel1_IRQHandler+0x10>)
 800139e:	f001 f96a 	bl	8002676 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000240 	.word	0x20000240

080013ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return 1;
 80013b0:	2301      	movs	r3, #1
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <_kill>:

int _kill(int pid, int sig)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013c6:	f004 fb5f 	bl	8005a88 <__errno>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2216      	movs	r2, #22
 80013ce:	601a      	str	r2, [r3, #0]
  return -1;
 80013d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <_exit>:

void _exit (int status)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013e4:	f04f 31ff 	mov.w	r1, #4294967295
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f7ff ffe7 	bl	80013bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80013ee:	e7fe      	b.n	80013ee <_exit+0x12>

080013f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
 8001400:	e00a      	b.n	8001418 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001402:	f3af 8000 	nop.w
 8001406:	4601      	mov	r1, r0
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	60ba      	str	r2, [r7, #8]
 800140e:	b2ca      	uxtb	r2, r1
 8001410:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	3301      	adds	r3, #1
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	429a      	cmp	r2, r3
 800141e:	dbf0      	blt.n	8001402 <_read+0x12>
  }

  return len;
 8001420:	687b      	ldr	r3, [r7, #4]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b086      	sub	sp, #24
 800142e:	af00      	add	r7, sp, #0
 8001430:	60f8      	str	r0, [r7, #12]
 8001432:	60b9      	str	r1, [r7, #8]
 8001434:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]
 800143a:	e009      	b.n	8001450 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	1c5a      	adds	r2, r3, #1
 8001440:	60ba      	str	r2, [r7, #8]
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3301      	adds	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	697a      	ldr	r2, [r7, #20]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	429a      	cmp	r2, r3
 8001456:	dbf1      	blt.n	800143c <_write+0x12>
  }
  return len;
 8001458:	687b      	ldr	r3, [r7, #4]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3718      	adds	r7, #24
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <_close>:

int _close(int file)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800147a:	b480      	push	{r7}
 800147c:	b083      	sub	sp, #12
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800148a:	605a      	str	r2, [r3, #4]
  return 0;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <_isatty>:

int _isatty(int file)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
	...

080014cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b086      	sub	sp, #24
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014d4:	4a14      	ldr	r2, [pc, #80]	; (8001528 <_sbrk+0x5c>)
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <_sbrk+0x60>)
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e0:	4b13      	ldr	r3, [pc, #76]	; (8001530 <_sbrk+0x64>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <_sbrk+0x64>)
 80014ea:	4a12      	ldr	r2, [pc, #72]	; (8001534 <_sbrk+0x68>)
 80014ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <_sbrk+0x64>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4413      	add	r3, r2
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d207      	bcs.n	800150c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014fc:	f004 fac4 	bl	8005a88 <__errno>
 8001500:	4603      	mov	r3, r0
 8001502:	220c      	movs	r2, #12
 8001504:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001506:	f04f 33ff 	mov.w	r3, #4294967295
 800150a:	e009      	b.n	8001520 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <_sbrk+0x64>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <_sbrk+0x64>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	4a05      	ldr	r2, [pc, #20]	; (8001530 <_sbrk+0x64>)
 800151c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800151e:	68fb      	ldr	r3, [r7, #12]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20004000 	.word	0x20004000
 800152c:	00000400 	.word	0x00000400
 8001530:	20000314 	.word	0x20000314
 8001534:	20000468 	.word	0x20000468

08001538 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <SystemInit+0x20>)
 800153e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <SystemInit+0x20>)
 8001544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800155c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001594 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001560:	f7ff ffea 	bl	8001538 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001564:	480c      	ldr	r0, [pc, #48]	; (8001598 <LoopForever+0x6>)
  ldr r1, =_edata
 8001566:	490d      	ldr	r1, [pc, #52]	; (800159c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001568:	4a0d      	ldr	r2, [pc, #52]	; (80015a0 <LoopForever+0xe>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800156c:	e002      	b.n	8001574 <LoopCopyDataInit>

0800156e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001572:	3304      	adds	r3, #4

08001574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001578:	d3f9      	bcc.n	800156e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800157c:	4c0a      	ldr	r4, [pc, #40]	; (80015a8 <LoopForever+0x16>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001580:	e001      	b.n	8001586 <LoopFillZerobss>

08001582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001584:	3204      	adds	r2, #4

08001586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001588:	d3fb      	bcc.n	8001582 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800158a:	f004 fa83 	bl	8005a94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800158e:	f7ff fc69 	bl	8000e64 <main>

08001592 <LoopForever>:

LoopForever:
    b LoopForever
 8001592:	e7fe      	b.n	8001592 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001594:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015a0:	080096d8 	.word	0x080096d8
  ldr r2, =_sbss
 80015a4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015a8:	20000468 	.word	0x20000468

080015ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_Init+0x28>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_Init+0x28>)
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c0:	2003      	movs	r0, #3
 80015c2:	f000 ff71 	bl	80024a8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f000 f808 	bl	80015dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015cc:	f7ff fdec 	bl	80011a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40022000 	.word	0x40022000

080015dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <HAL_InitTick+0x54>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_InitTick+0x58>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 ff89 	bl	8002512 <HAL_SYSTICK_Config>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e00e      	b.n	8001628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d80a      	bhi.n	8001626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f000 ff51 	bl	80024be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800161c:	4a06      	ldr	r2, [pc, #24]	; (8001638 <HAL_InitTick+0x5c>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e000      	b.n	8001628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000000 	.word	0x20000000
 8001634:	20000008 	.word	0x20000008
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <HAL_IncTick+0x20>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <HAL_IncTick+0x24>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a04      	ldr	r2, [pc, #16]	; (8001660 <HAL_IncTick+0x24>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	20000008 	.word	0x20000008
 8001660:	20000318 	.word	0x20000318

08001664 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return uwTick;  
 8001668:	4b03      	ldr	r3, [pc, #12]	; (8001678 <HAL_GetTick+0x14>)
 800166a:	681b      	ldr	r3, [r3, #0]
}
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	20000318 	.word	0x20000318

0800167c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001684:	f7ff ffee 	bl	8001664 <HAL_GetTick>
 8001688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001694:	d005      	beq.n	80016a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001696:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <HAL_Delay+0x44>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	461a      	mov	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4413      	add	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80016a2:	bf00      	nop
 80016a4:	f7ff ffde 	bl	8001664 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d8f7      	bhi.n	80016a4 <HAL_Delay+0x28>
  {
  }
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000008 	.word	0x20000008

080016c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b09a      	sub	sp, #104	; 0x68
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001708:	2300      	movs	r3, #0
 800170a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800170e:	2300      	movs	r3, #0
 8001710:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e169      	b.n	80019f4 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	f003 0310 	and.w	r3, r3, #16
 800172e:	2b00      	cmp	r3, #0
 8001730:	d176      	bne.n	8001820 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	2b00      	cmp	r3, #0
 8001738:	d152      	bne.n	80017e0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2200      	movs	r2, #0
 800174a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff fd4b 	bl	80011f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d13b      	bne.n	80017e0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f000 fd67 	bl	800223c <ADC_Disable>
 800176e:	4603      	mov	r3, r0
 8001770:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	2b00      	cmp	r3, #0
 800177e:	d12f      	bne.n	80017e0 <HAL_ADC_Init+0xe0>
 8001780:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001784:	2b00      	cmp	r3, #0
 8001786:	d12b      	bne.n	80017e0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001790:	f023 0302 	bic.w	r3, r3, #2
 8001794:	f043 0202 	orr.w	r2, r3, #2
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017aa:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017ba:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017bc:	4b8f      	ldr	r3, [pc, #572]	; (80019fc <HAL_ADC_Init+0x2fc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a8f      	ldr	r2, [pc, #572]	; (8001a00 <HAL_ADC_Init+0x300>)
 80017c2:	fba2 2303 	umull	r2, r3, r2, r3
 80017c6:	0c9a      	lsrs	r2, r3, #18
 80017c8:	4613      	mov	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	4413      	add	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017d2:	e002      	b.n	80017da <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1f9      	bne.n	80017d4 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d007      	beq.n	80017fe <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80017f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80017fc:	d110      	bne.n	8001820 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f023 0312 	bic.w	r3, r3, #18
 8001806:	f043 0210 	orr.w	r2, r3, #16
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001812:	f043 0201 	orr.w	r2, r3, #1
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	2b00      	cmp	r3, #0
 800182a:	f040 80d6 	bne.w	80019da <HAL_ADC_Init+0x2da>
 800182e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001832:	2b00      	cmp	r3, #0
 8001834:	f040 80d1 	bne.w	80019da <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001842:	2b00      	cmp	r3, #0
 8001844:	f040 80c9 	bne.w	80019da <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001850:	f043 0202 	orr.w	r2, r3, #2
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001858:	4b6a      	ldr	r3, [pc, #424]	; (8001a04 <HAL_ADC_Init+0x304>)
 800185a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	2b01      	cmp	r3, #1
 800186c:	d108      	bne.n	8001880 <HAL_ADC_Init+0x180>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0301 	and.w	r3, r3, #1
 8001878:	2b01      	cmp	r3, #1
 800187a:	d101      	bne.n	8001880 <HAL_ADC_Init+0x180>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <HAL_ADC_Init+0x182>
 8001880:	2300      	movs	r3, #0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d11c      	bne.n	80018c0 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001886:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001888:	2b00      	cmp	r3, #0
 800188a:	d010      	beq.n	80018ae <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2b01      	cmp	r3, #1
 8001896:	d107      	bne.n	80018a8 <HAL_ADC_Init+0x1a8>
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d101      	bne.n	80018a8 <HAL_ADC_Init+0x1a8>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <HAL_ADC_Init+0x1aa>
 80018a8:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d108      	bne.n	80018c0 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80018ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	431a      	orrs	r2, r3
 80018bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018be:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7e5b      	ldrb	r3, [r3, #25]
 80018c4:	035b      	lsls	r3, r3, #13
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018ca:	2a01      	cmp	r2, #1
 80018cc:	d002      	beq.n	80018d4 <HAL_ADC_Init+0x1d4>
 80018ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018d2:	e000      	b.n	80018d6 <HAL_ADC_Init+0x1d6>
 80018d4:	2200      	movs	r2, #0
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	431a      	orrs	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018e6:	4313      	orrs	r3, r2
 80018e8:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d11b      	bne.n	800192c <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7e5b      	ldrb	r3, [r3, #25]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d109      	bne.n	8001910 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001900:	3b01      	subs	r3, #1
 8001902:	045a      	lsls	r2, r3, #17
 8001904:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001906:	4313      	orrs	r3, r2
 8001908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800190c:	663b      	str	r3, [r7, #96]	; 0x60
 800190e:	e00d      	b.n	800192c <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001914:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001918:	f043 0220 	orr.w	r2, r3, #32
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001924:	f043 0201 	orr.w	r2, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001930:	2b01      	cmp	r3, #1
 8001932:	d007      	beq.n	8001944 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193c:	4313      	orrs	r3, r2
 800193e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001940:	4313      	orrs	r3, r2
 8001942:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 030c 	and.w	r3, r3, #12
 800194e:	2b00      	cmp	r3, #0
 8001950:	d114      	bne.n	800197c <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	6812      	ldr	r2, [r2, #0]
 800195c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001960:	f023 0302 	bic.w	r3, r3, #2
 8001964:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	7e1b      	ldrb	r3, [r3, #24]
 800196a:	039a      	lsls	r2, r3, #14
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	4313      	orrs	r3, r2
 8001976:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001978:	4313      	orrs	r3, r2
 800197a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	4b21      	ldr	r3, [pc, #132]	; (8001a08 <HAL_ADC_Init+0x308>)
 8001984:	4013      	ands	r3, r2
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800198c:	430b      	orrs	r3, r1
 800198e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d10c      	bne.n	80019b2 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f023 010f 	bic.w	r1, r3, #15
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	1e5a      	subs	r2, r3, #1
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	631a      	str	r2, [r3, #48]	; 0x30
 80019b0:	e007      	b.n	80019c2 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 020f 	bic.w	r2, r2, #15
 80019c0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f023 0303 	bic.w	r3, r3, #3
 80019d0:	f043 0201 	orr.w	r2, r3, #1
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	641a      	str	r2, [r3, #64]	; 0x40
 80019d8:	e00a      	b.n	80019f0 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019de:	f023 0312 	bic.w	r3, r3, #18
 80019e2:	f043 0210 	orr.w	r2, r3, #16
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80019f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3768      	adds	r7, #104	; 0x68
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000000 	.word	0x20000000
 8001a00:	431bde83 	.word	0x431bde83
 8001a04:	50000300 	.word	0x50000300
 8001a08:	fff0c007 	.word	0xfff0c007

08001a0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d17e      	bne.n	8001b28 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d101      	bne.n	8001a38 <HAL_ADC_Start_DMA+0x2c>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e07a      	b.n	8001b2e <HAL_ADC_Start_DMA+0x122>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f000 fb97 	bl	8002174 <ADC_Enable>
 8001a46:	4603      	mov	r3, r0
 8001a48:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001a4a:	7dfb      	ldrb	r3, [r7, #23]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d166      	bne.n	8001b1e <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a58:	f023 0301 	bic.w	r3, r3, #1
 8001a5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d007      	beq.n	8001a8e <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a86:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a9a:	d106      	bne.n	8001aaa <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa0:	f023 0206 	bic.w	r2, r3, #6
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	645a      	str	r2, [r3, #68]	; 0x44
 8001aa8:	e002      	b.n	8001ab0 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2200      	movs	r2, #0
 8001aae:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abc:	4a1e      	ldr	r2, [pc, #120]	; (8001b38 <HAL_ADC_Start_DMA+0x12c>)
 8001abe:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac4:	4a1d      	ldr	r2, [pc, #116]	; (8001b3c <HAL_ADC_Start_DMA+0x130>)
 8001ac6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001acc:	4a1c      	ldr	r2, [pc, #112]	; (8001b40 <HAL_ADC_Start_DMA+0x134>)
 8001ace:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	221c      	movs	r2, #28
 8001ad6:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	685a      	ldr	r2, [r3, #4]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0210 	orr.w	r2, r2, #16
 8001ae6:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68da      	ldr	r2, [r3, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0201 	orr.w	r2, r2, #1
 8001af6:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	3340      	adds	r3, #64	; 0x40
 8001b02:	4619      	mov	r1, r3
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f000 fd56 	bl	80025b8 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	689a      	ldr	r2, [r3, #8]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0204 	orr.w	r2, r2, #4
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	e006      	b.n	8001b2c <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001b26:	e001      	b.n	8001b2c <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	080020a9 	.word	0x080020a9
 8001b3c:	08002123 	.word	0x08002123
 8001b40:	0800213f 	.word	0x0800213f

08001b44 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b09b      	sub	sp, #108	; 0x6c
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d101      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x22>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e295      	b.n	8002092 <HAL_ADC_ConfigChannel+0x54e>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f040 8279 	bne.w	8002070 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	d81c      	bhi.n	8001bc0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	461a      	mov	r2, r3
 8001b9a:	231f      	movs	r3, #31
 8001b9c:	4093      	lsls	r3, r2
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	4019      	ands	r1, r3
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	631a      	str	r2, [r3, #48]	; 0x30
 8001bbe:	e063      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b09      	cmp	r3, #9
 8001bc6:	d81e      	bhi.n	8001c06 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685a      	ldr	r2, [r3, #4]
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	4413      	add	r3, r2
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	3b1e      	subs	r3, #30
 8001bdc:	221f      	movs	r2, #31
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43db      	mvns	r3, r3
 8001be4:	4019      	ands	r1, r3
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	3b1e      	subs	r3, #30
 8001bf8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	635a      	str	r2, [r3, #52]	; 0x34
 8001c04:	e040      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	2b0e      	cmp	r3, #14
 8001c0c:	d81e      	bhi.n	8001c4c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685a      	ldr	r2, [r3, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	3b3c      	subs	r3, #60	; 0x3c
 8001c22:	221f      	movs	r2, #31
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	43db      	mvns	r3, r3
 8001c2a:	4019      	ands	r1, r3
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	3b3c      	subs	r3, #60	; 0x3c
 8001c3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	639a      	str	r2, [r3, #56]	; 0x38
 8001c4a:	e01d      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	3b5a      	subs	r3, #90	; 0x5a
 8001c60:	221f      	movs	r2, #31
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	4019      	ands	r1, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6818      	ldr	r0, [r3, #0]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685a      	ldr	r2, [r3, #4]
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	3b5a      	subs	r3, #90	; 0x5a
 8001c7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	430a      	orrs	r2, r1
 8001c86:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f040 80e5 	bne.w	8001e62 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b09      	cmp	r3, #9
 8001c9e:	d91c      	bls.n	8001cda <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	6999      	ldr	r1, [r3, #24]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4613      	mov	r3, r2
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	4413      	add	r3, r2
 8001cb0:	3b1e      	subs	r3, #30
 8001cb2:	2207      	movs	r2, #7
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	4019      	ands	r1, r3
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	6898      	ldr	r0, [r3, #8]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	3b1e      	subs	r3, #30
 8001ccc:	fa00 f203 	lsl.w	r2, r0, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	619a      	str	r2, [r3, #24]
 8001cd8:	e019      	b.n	8001d0e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	6959      	ldr	r1, [r3, #20]
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	2207      	movs	r2, #7
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	4019      	ands	r1, r3
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	6898      	ldr	r0, [r3, #8]
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	4413      	add	r3, r2
 8001d02:	fa00 f203 	lsl.w	r2, r0, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	695a      	ldr	r2, [r3, #20]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	08db      	lsrs	r3, r3, #3
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	d84f      	bhi.n	8001dd0 <HAL_ADC_ConfigChannel+0x28c>
 8001d30:	a201      	add	r2, pc, #4	; (adr r2, 8001d38 <HAL_ADC_ConfigChannel+0x1f4>)
 8001d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d36:	bf00      	nop
 8001d38:	08001d49 	.word	0x08001d49
 8001d3c:	08001d6b 	.word	0x08001d6b
 8001d40:	08001d8d 	.word	0x08001d8d
 8001d44:	08001daf 	.word	0x08001daf
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d4e:	4b97      	ldr	r3, [pc, #604]	; (8001fac <HAL_ADC_ConfigChannel+0x468>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	0691      	lsls	r1, r2, #26
 8001d58:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001d66:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d68:	e07b      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001d70:	4b8e      	ldr	r3, [pc, #568]	; (8001fac <HAL_ADC_ConfigChannel+0x468>)
 8001d72:	4013      	ands	r3, r2
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	0691      	lsls	r1, r2, #26
 8001d7a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001d88:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d8a:	e06a      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001d92:	4b86      	ldr	r3, [pc, #536]	; (8001fac <HAL_ADC_ConfigChannel+0x468>)
 8001d94:	4013      	ands	r3, r2
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	6812      	ldr	r2, [r2, #0]
 8001d9a:	0691      	lsls	r1, r2, #26
 8001d9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	431a      	orrs	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001daa:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dac:	e059      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001db4:	4b7d      	ldr	r3, [pc, #500]	; (8001fac <HAL_ADC_ConfigChannel+0x468>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	6812      	ldr	r2, [r2, #0]
 8001dbc:	0691      	lsls	r1, r2, #26
 8001dbe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001dcc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001dce:	e048      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	069b      	lsls	r3, r3, #26
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d107      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001df2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001dfa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	069b      	lsls	r3, r3, #26
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d107      	bne.n	8001e18 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e16:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	069b      	lsls	r3, r3, #26
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d107      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e3a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	069b      	lsls	r3, r3, #26
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d107      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e5e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001e60:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f003 0303 	and.w	r3, r3, #3
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d108      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x33e>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x33e>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <HAL_ADC_ConfigChannel+0x340>
 8001e82:	2300      	movs	r3, #0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f040 80fe 	bne.w	8002086 <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d00f      	beq.n	8001eb2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43da      	mvns	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	400a      	ands	r2, r1
 8001eac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001eb0:	e049      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	409a      	lsls	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2b09      	cmp	r3, #9
 8001ed2:	d91c      	bls.n	8001f0e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6999      	ldr	r1, [r3, #24]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4413      	add	r3, r2
 8001ee4:	3b1b      	subs	r3, #27
 8001ee6:	2207      	movs	r2, #7
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	4019      	ands	r1, r3
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	6898      	ldr	r0, [r3, #8]
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	3b1b      	subs	r3, #27
 8001f00:	fa00 f203 	lsl.w	r2, r0, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	619a      	str	r2, [r3, #24]
 8001f0c:	e01b      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	6959      	ldr	r1, [r3, #20]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	1c5a      	adds	r2, r3, #1
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4413      	add	r3, r2
 8001f20:	2207      	movs	r2, #7
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43db      	mvns	r3, r3
 8001f28:	4019      	ands	r1, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	6898      	ldr	r0, [r3, #8]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	1c5a      	adds	r2, r3, #1
 8001f34:	4613      	mov	r3, r2
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	4413      	add	r3, r2
 8001f3a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f46:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <HAL_ADC_ConfigChannel+0x46c>)
 8001f48:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2b10      	cmp	r3, #16
 8001f50:	d105      	bne.n	8001f5e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d014      	beq.n	8001f88 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001f62:	2b11      	cmp	r3, #17
 8001f64:	d105      	bne.n	8001f72 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001f66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00a      	beq.n	8001f88 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001f76:	2b12      	cmp	r3, #18
 8001f78:	f040 8085 	bne.w	8002086 <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001f7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d17e      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 0303 	and.w	r3, r3, #3
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d10c      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x470>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d105      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x470>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e004      	b.n	8001fb6 <HAL_ADC_ConfigChannel+0x472>
 8001fac:	83fff000 	.word	0x83fff000
 8001fb0:	50000300 	.word	0x50000300
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d150      	bne.n	800205c <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001fba:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d010      	beq.n	8001fe2 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0303 	and.w	r3, r3, #3
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d107      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x498>
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x498>
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_ADC_ConfigChannel+0x49a>
 8001fdc:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d13c      	bne.n	800205c <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b10      	cmp	r3, #16
 8001fe8:	d11d      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x4e2>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ff2:	d118      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001ff4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001ffc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ffe:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002000:	4b27      	ldr	r3, [pc, #156]	; (80020a0 <HAL_ADC_ConfigChannel+0x55c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a27      	ldr	r2, [pc, #156]	; (80020a4 <HAL_ADC_ConfigChannel+0x560>)
 8002006:	fba2 2303 	umull	r2, r3, r2, r3
 800200a:	0c9a      	lsrs	r2, r3, #18
 800200c:	4613      	mov	r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002016:	e002      	b.n	800201e <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	3b01      	subs	r3, #1
 800201c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1f9      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002024:	e02e      	b.n	8002084 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2b11      	cmp	r3, #17
 800202c:	d10b      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x502>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002036:	d106      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002038:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002040:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002042:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002044:	e01e      	b.n	8002084 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2b12      	cmp	r3, #18
 800204c:	d11a      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800204e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002056:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002058:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800205a:	e013      	b.n	8002084 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002060:	f043 0220 	orr.w	r2, r3, #32
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800206e:	e00a      	b.n	8002086 <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	f043 0220 	orr.w	r2, r3, #32
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002082:	e000      	b.n	8002086 <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002084:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800208e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002092:	4618      	mov	r0, r3
 8002094:	376c      	adds	r7, #108	; 0x6c
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000000 	.word	0x20000000
 80020a4:	431bde83 	.word	0x431bde83

080020a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d126      	bne.n	8002110 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d115      	bne.n	8002108 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d111      	bne.n	8002108 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d105      	bne.n	8002108 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	f043 0201 	orr.w	r2, r3, #1
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f7ff fadb 	bl	80016c4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800210e:	e004      	b.n	800211a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	4798      	blx	r3
}
 800211a:	bf00      	nop
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b084      	sub	sp, #16
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f7ff fad1 	bl	80016d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002136:	bf00      	nop
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b084      	sub	sp, #16
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215c:	f043 0204 	orr.w	r2, r3, #4
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f7ff fac1 	bl	80016ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
	...

08002174 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	2b01      	cmp	r3, #1
 800218c:	d108      	bne.n	80021a0 <ADC_Enable+0x2c>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0301 	and.w	r3, r3, #1
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <ADC_Enable+0x2c>
 800219c:	2301      	movs	r3, #1
 800219e:	e000      	b.n	80021a2 <ADC_Enable+0x2e>
 80021a0:	2300      	movs	r3, #0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d143      	bne.n	800222e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	4b22      	ldr	r3, [pc, #136]	; (8002238 <ADC_Enable+0xc4>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00d      	beq.n	80021d0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	f043 0210 	orr.w	r2, r3, #16
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c4:	f043 0201 	orr.w	r2, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e02f      	b.n	8002230 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80021e0:	f7ff fa40 	bl	8001664 <HAL_GetTick>
 80021e4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021e6:	e01b      	b.n	8002220 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021e8:	f7ff fa3c 	bl	8001664 <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d914      	bls.n	8002220 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b01      	cmp	r3, #1
 8002202:	d00d      	beq.n	8002220 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	f043 0210 	orr.w	r2, r3, #16
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002214:	f043 0201 	orr.w	r2, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e007      	b.n	8002230 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b01      	cmp	r3, #1
 800222c:	d1dc      	bne.n	80021e8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	8000003f 	.word	0x8000003f

0800223c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b01      	cmp	r3, #1
 8002254:	d108      	bne.n	8002268 <ADC_Disable+0x2c>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d101      	bne.n	8002268 <ADC_Disable+0x2c>
 8002264:	2301      	movs	r3, #1
 8002266:	e000      	b.n	800226a <ADC_Disable+0x2e>
 8002268:	2300      	movs	r3, #0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d047      	beq.n	80022fe <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 030d 	and.w	r3, r3, #13
 8002278:	2b01      	cmp	r3, #1
 800227a:	d10f      	bne.n	800229c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 0202 	orr.w	r2, r2, #2
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2203      	movs	r2, #3
 8002292:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002294:	f7ff f9e6 	bl	8001664 <HAL_GetTick>
 8002298:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800229a:	e029      	b.n	80022f0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f043 0210 	orr.w	r2, r3, #16
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ac:	f043 0201 	orr.w	r2, r3, #1
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e023      	b.n	8002300 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022b8:	f7ff f9d4 	bl	8001664 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d914      	bls.n	80022f0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d10d      	bne.n	80022f0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d8:	f043 0210 	orr.w	r2, r3, #16
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e007      	b.n	8002300 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d0dc      	beq.n	80022b8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002324:	4013      	ands	r3, r2
 8002326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233a:	4a04      	ldr	r2, [pc, #16]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	60d3      	str	r3, [r2, #12]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <__NVIC_GetPriorityGrouping+0x18>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	f003 0307 	and.w	r3, r3, #7
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	2b00      	cmp	r3, #0
 800237c:	db0b      	blt.n	8002396 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	f003 021f 	and.w	r2, r3, #31
 8002384:	4907      	ldr	r1, [pc, #28]	; (80023a4 <__NVIC_EnableIRQ+0x38>)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	2001      	movs	r0, #1
 800238e:	fa00 f202 	lsl.w	r2, r0, r2
 8002392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db0a      	blt.n	80023d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	490c      	ldr	r1, [pc, #48]	; (80023f4 <__NVIC_SetPriority+0x4c>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	0112      	lsls	r2, r2, #4
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	440b      	add	r3, r1
 80023cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d0:	e00a      	b.n	80023e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4908      	ldr	r1, [pc, #32]	; (80023f8 <__NVIC_SetPriority+0x50>)
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	3b04      	subs	r3, #4
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	440b      	add	r3, r1
 80023e6:	761a      	strb	r2, [r3, #24]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000e100 	.word	0xe000e100
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	; 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f1c3 0307 	rsb	r3, r3, #7
 8002416:	2b04      	cmp	r3, #4
 8002418:	bf28      	it	cs
 800241a:	2304      	movcs	r3, #4
 800241c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3304      	adds	r3, #4
 8002422:	2b06      	cmp	r3, #6
 8002424:	d902      	bls.n	800242c <NVIC_EncodePriority+0x30>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3b03      	subs	r3, #3
 800242a:	e000      	b.n	800242e <NVIC_EncodePriority+0x32>
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	f04f 32ff 	mov.w	r2, #4294967295
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	401a      	ands	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002444:	f04f 31ff 	mov.w	r1, #4294967295
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43d9      	mvns	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	4313      	orrs	r3, r2
         );
}
 8002456:	4618      	mov	r0, r3
 8002458:	3724      	adds	r7, #36	; 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
	...

08002464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3b01      	subs	r3, #1
 8002470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002474:	d301      	bcc.n	800247a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002476:	2301      	movs	r3, #1
 8002478:	e00f      	b.n	800249a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800247a:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <SysTick_Config+0x40>)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002482:	210f      	movs	r1, #15
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f7ff ff8e 	bl	80023a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <SysTick_Config+0x40>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SysTick_Config+0x40>)
 8002494:	2207      	movs	r2, #7
 8002496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	e000e010 	.word	0xe000e010

080024a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff ff29 	bl	8002308 <__NVIC_SetPriorityGrouping>
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024d0:	f7ff ff3e 	bl	8002350 <__NVIC_GetPriorityGrouping>
 80024d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68b9      	ldr	r1, [r7, #8]
 80024da:	6978      	ldr	r0, [r7, #20]
 80024dc:	f7ff ff8e 	bl	80023fc <NVIC_EncodePriority>
 80024e0:	4602      	mov	r2, r0
 80024e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff5d 	bl	80023a8 <__NVIC_SetPriority>
}
 80024ee:	bf00      	nop
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff ff31 	bl	800236c <__NVIC_EnableIRQ>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff ffa2 	bl	8002464 <SysTick_Config>
 8002520:	4603      	mov	r3, r0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800252a:	b580      	push	{r7, lr}
 800252c:	b084      	sub	sp, #16
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e037      	b.n	80025b0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2202      	movs	r2, #2
 8002544:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002556:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800255a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002564:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002570:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800257c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f940 	bl	8002818 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}  
 80025b0:	4618      	mov	r0, r3
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_DMA_Start_IT+0x20>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e04a      	b.n	800266e <HAL_DMA_Start_IT+0xb6>
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d13a      	bne.n	8002660 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2202      	movs	r2, #2
 80025ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	68b9      	ldr	r1, [r7, #8]
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 f8d4 	bl	80027bc <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	2b00      	cmp	r3, #0
 800261a:	d008      	beq.n	800262e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 020e 	orr.w	r2, r2, #14
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e00f      	b.n	800264e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f042 020a 	orr.w	r2, r2, #10
 800263c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0204 	bic.w	r2, r2, #4
 800264c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f042 0201 	orr.w	r2, r2, #1
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	e005      	b.n	800266c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002668:	2302      	movs	r3, #2
 800266a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800266c:	7dfb      	ldrb	r3, [r7, #23]
} 
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	2204      	movs	r2, #4
 8002694:	409a      	lsls	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4013      	ands	r3, r2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d024      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x72>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f003 0304 	and.w	r3, r3, #4
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d01f      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0320 	and.w	r3, r3, #32
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d107      	bne.n	80026c6 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0204 	bic.w	r2, r2, #4
 80026c4:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ce:	2104      	movs	r1, #4
 80026d0:	fa01 f202 	lsl.w	r2, r1, r2
 80026d4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d06a      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80026e6:	e065      	b.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	2202      	movs	r2, #2
 80026ee:	409a      	lsls	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4013      	ands	r3, r2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d02c      	beq.n	8002752 <HAL_DMA_IRQHandler+0xdc>
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d027      	beq.n	8002752 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0320 	and.w	r3, r3, #32
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10b      	bne.n	8002728 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 020a 	bic.w	r2, r2, #10
 800271e:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002730:	2102      	movs	r1, #2
 8002732:	fa01 f202 	lsl.w	r2, r1, r2
 8002736:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002744:	2b00      	cmp	r3, #0
 8002746:	d035      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002750:	e030      	b.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	2208      	movs	r2, #8
 8002758:	409a      	lsls	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4013      	ands	r3, r2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d028      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	d023      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 020e 	bic.w	r2, r2, #14
 800277a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002784:	2101      	movs	r1, #1
 8002786:	fa01 f202 	lsl.w	r2, r1, r2
 800278a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d004      	beq.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	4798      	blx	r3
    }
  }
}  
 80027b2:	e7ff      	b.n	80027b4 <HAL_DMA_IRQHandler+0x13e>
 80027b4:	bf00      	nop
 80027b6:	3710      	adds	r7, #16
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d2:	2101      	movs	r1, #1
 80027d4:	fa01 f202 	lsl.w	r2, r1, r2
 80027d8:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	683a      	ldr	r2, [r7, #0]
 80027e0:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	2b10      	cmp	r3, #16
 80027e8:	d108      	bne.n	80027fc <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027fa:	e007      	b.n	800280c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	60da      	str	r2, [r3, #12]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4b09      	ldr	r3, [pc, #36]	; (800284c <DMA_CalcBaseAndBitshift+0x34>)
 8002828:	4413      	add	r3, r2
 800282a:	4a09      	ldr	r2, [pc, #36]	; (8002850 <DMA_CalcBaseAndBitshift+0x38>)
 800282c:	fba2 2303 	umull	r2, r3, r2, r3
 8002830:	091b      	lsrs	r3, r3, #4
 8002832:	009a      	lsls	r2, r3, #2
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a06      	ldr	r2, [pc, #24]	; (8002854 <DMA_CalcBaseAndBitshift+0x3c>)
 800283c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	bffdfff8 	.word	0xbffdfff8
 8002850:	cccccccd 	.word	0xcccccccd
 8002854:	40020000 	.word	0x40020000

08002858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002858:	b480      	push	{r7}
 800285a:	b087      	sub	sp, #28
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002866:	e14e      	b.n	8002b06 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	2101      	movs	r1, #1
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	fa01 f303 	lsl.w	r3, r1, r3
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8140 	beq.w	8002b00 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d005      	beq.n	8002898 <HAL_GPIO_Init+0x40>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d130      	bne.n	80028fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	4313      	orrs	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028ce:	2201      	movs	r2, #1
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4013      	ands	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	091b      	lsrs	r3, r3, #4
 80028e4:	f003 0201 	and.w	r2, r3, #1
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b03      	cmp	r3, #3
 8002904:	d017      	beq.n	8002936 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4013      	ands	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d123      	bne.n	800298a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	08da      	lsrs	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3208      	adds	r2, #8
 800294a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800294e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	220f      	movs	r2, #15
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	691a      	ldr	r2, [r3, #16]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	08da      	lsrs	r2, r3, #3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	3208      	adds	r2, #8
 8002984:	6939      	ldr	r1, [r7, #16]
 8002986:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	2203      	movs	r2, #3
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f003 0203 	and.w	r2, r3, #3
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f000 809a 	beq.w	8002b00 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029cc:	4b55      	ldr	r3, [pc, #340]	; (8002b24 <HAL_GPIO_Init+0x2cc>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	4a54      	ldr	r2, [pc, #336]	; (8002b24 <HAL_GPIO_Init+0x2cc>)
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	6193      	str	r3, [r2, #24]
 80029d8:	4b52      	ldr	r3, [pc, #328]	; (8002b24 <HAL_GPIO_Init+0x2cc>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	f003 0301 	and.w	r3, r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029e4:	4a50      	ldr	r2, [pc, #320]	; (8002b28 <HAL_GPIO_Init+0x2d0>)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	089b      	lsrs	r3, r3, #2
 80029ea:	3302      	adds	r3, #2
 80029ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	f003 0303 	and.w	r3, r3, #3
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	220f      	movs	r2, #15
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4013      	ands	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a0e:	d013      	beq.n	8002a38 <HAL_GPIO_Init+0x1e0>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a46      	ldr	r2, [pc, #280]	; (8002b2c <HAL_GPIO_Init+0x2d4>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d00d      	beq.n	8002a34 <HAL_GPIO_Init+0x1dc>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a45      	ldr	r2, [pc, #276]	; (8002b30 <HAL_GPIO_Init+0x2d8>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d007      	beq.n	8002a30 <HAL_GPIO_Init+0x1d8>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a44      	ldr	r2, [pc, #272]	; (8002b34 <HAL_GPIO_Init+0x2dc>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d101      	bne.n	8002a2c <HAL_GPIO_Init+0x1d4>
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e006      	b.n	8002a3a <HAL_GPIO_Init+0x1e2>
 8002a2c:	2305      	movs	r3, #5
 8002a2e:	e004      	b.n	8002a3a <HAL_GPIO_Init+0x1e2>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e002      	b.n	8002a3a <HAL_GPIO_Init+0x1e2>
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <HAL_GPIO_Init+0x1e2>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	f002 0203 	and.w	r2, r2, #3
 8002a40:	0092      	lsls	r2, r2, #2
 8002a42:	4093      	lsls	r3, r2
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a4a:	4937      	ldr	r1, [pc, #220]	; (8002b28 <HAL_GPIO_Init+0x2d0>)
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	089b      	lsrs	r3, r3, #2
 8002a50:	3302      	adds	r3, #2
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a58:	4b37      	ldr	r3, [pc, #220]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4013      	ands	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002a7c:	4a2e      	ldr	r2, [pc, #184]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a82:	4b2d      	ldr	r3, [pc, #180]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002aa6:	4a24      	ldr	r2, [pc, #144]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002aac:	4b22      	ldr	r3, [pc, #136]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ad0:	4a19      	ldr	r2, [pc, #100]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ad6:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002afa:	4a0f      	ldr	r2, [pc, #60]	; (8002b38 <HAL_GPIO_Init+0x2e0>)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	3301      	adds	r3, #1
 8002b04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f47f aea9 	bne.w	8002868 <HAL_GPIO_Init+0x10>
  }
}
 8002b16:	bf00      	nop
 8002b18:	bf00      	nop
 8002b1a:	371c      	adds	r7, #28
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	48000400 	.word	0x48000400
 8002b30:	48000800 	.word	0x48000800
 8002b34:	48000c00 	.word	0x48000c00
 8002b38:	40010400 	.word	0x40010400

08002b3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	807b      	strh	r3, [r7, #2]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b4c:	787b      	ldrb	r3, [r7, #1]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b52:	887a      	ldrh	r2, [r7, #2]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b58:	e002      	b.n	8002b60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b5a:	887a      	ldrh	r2, [r7, #2]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b7c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d102      	bne.n	8002b92 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	f001 b823 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 817d 	beq.w	8002ea2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002ba8:	4bbc      	ldr	r3, [pc, #752]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 030c 	and.w	r3, r3, #12
 8002bb0:	2b04      	cmp	r3, #4
 8002bb2:	d00c      	beq.n	8002bce <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bb4:	4bb9      	ldr	r3, [pc, #740]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 030c 	and.w	r3, r3, #12
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d15c      	bne.n	8002c7a <HAL_RCC_OscConfig+0x10e>
 8002bc0:	4bb6      	ldr	r3, [pc, #728]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bcc:	d155      	bne.n	8002c7a <HAL_RCC_OscConfig+0x10e>
 8002bce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bd2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002be2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d102      	bne.n	8002c00 <HAL_RCC_OscConfig+0x94>
 8002bfa:	4ba8      	ldr	r3, [pc, #672]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	e015      	b.n	8002c2c <HAL_RCC_OscConfig+0xc0>
 8002c00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c04:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002c14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c18:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002c1c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002c28:	4b9c      	ldr	r3, [pc, #624]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c30:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002c34:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002c38:	fa92 f2a2 	rbit	r2, r2
 8002c3c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002c40:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002c44:	fab2 f282 	clz	r2, r2
 8002c48:	b2d2      	uxtb	r2, r2
 8002c4a:	f042 0220 	orr.w	r2, r2, #32
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	f002 021f 	and.w	r2, r2, #31
 8002c54:	2101      	movs	r1, #1
 8002c56:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 811f 	beq.w	8002ea0 <HAL_RCC_OscConfig+0x334>
 8002c62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f040 8116 	bne.w	8002ea0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	f000 bfaf 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c8a:	d106      	bne.n	8002c9a <HAL_RCC_OscConfig+0x12e>
 8002c8c:	4b83      	ldr	r3, [pc, #524]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a82      	ldr	r2, [pc, #520]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c96:	6013      	str	r3, [r2, #0]
 8002c98:	e036      	b.n	8002d08 <HAL_RCC_OscConfig+0x19c>
 8002c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10c      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x158>
 8002caa:	4b7c      	ldr	r3, [pc, #496]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a7b      	ldr	r2, [pc, #492]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	4b79      	ldr	r3, [pc, #484]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a78      	ldr	r2, [pc, #480]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	e021      	b.n	8002d08 <HAL_RCC_OscConfig+0x19c>
 8002cc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x184>
 8002cd6:	4b71      	ldr	r3, [pc, #452]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a70      	ldr	r2, [pc, #448]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	4b6e      	ldr	r3, [pc, #440]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a6d      	ldr	r2, [pc, #436]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e00b      	b.n	8002d08 <HAL_RCC_OscConfig+0x19c>
 8002cf0:	4b6a      	ldr	r3, [pc, #424]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a69      	ldr	r2, [pc, #420]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	4b67      	ldr	r3, [pc, #412]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a66      	ldr	r2, [pc, #408]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002d02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d06:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d08:	4b64      	ldr	r3, [pc, #400]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0c:	f023 020f 	bic.w	r2, r3, #15
 8002d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d14:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	495f      	ldr	r1, [pc, #380]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d059      	beq.n	8002de6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d32:	f7fe fc97 	bl	8001664 <HAL_GetTick>
 8002d36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3a:	e00a      	b.n	8002d52 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7fe fc92 	bl	8001664 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b64      	cmp	r3, #100	; 0x64
 8002d4a:	d902      	bls.n	8002d52 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	f000 bf43 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8002d52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d56:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002d5e:	fa93 f3a3 	rbit	r3, r3
 8002d62:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002d66:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d6a:	fab3 f383 	clz	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	095b      	lsrs	r3, r3, #5
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d102      	bne.n	8002d84 <HAL_RCC_OscConfig+0x218>
 8002d7e:	4b47      	ldr	r3, [pc, #284]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	e015      	b.n	8002db0 <HAL_RCC_OscConfig+0x244>
 8002d84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d88:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002d90:	fa93 f3a3 	rbit	r3, r3
 8002d94:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002d98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d9c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002da0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002da4:	fa93 f3a3 	rbit	r3, r3
 8002da8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002dac:	4b3b      	ldr	r3, [pc, #236]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002db4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002db8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002dbc:	fa92 f2a2 	rbit	r2, r2
 8002dc0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002dc4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002dc8:	fab2 f282 	clz	r2, r2
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	f042 0220 	orr.w	r2, r2, #32
 8002dd2:	b2d2      	uxtb	r2, r2
 8002dd4:	f002 021f 	and.w	r2, r2, #31
 8002dd8:	2101      	movs	r1, #1
 8002dda:	fa01 f202 	lsl.w	r2, r1, r2
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0ab      	beq.n	8002d3c <HAL_RCC_OscConfig+0x1d0>
 8002de4:	e05d      	b.n	8002ea2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002de6:	f7fe fc3d 	bl	8001664 <HAL_GetTick>
 8002dea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002df0:	f7fe fc38 	bl	8001664 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b64      	cmp	r3, #100	; 0x64
 8002dfe:	d902      	bls.n	8002e06 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	f000 bee9 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8002e06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e0a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002e12:	fa93 f3a3 	rbit	r3, r3
 8002e16:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002e1a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e1e:	fab3 f383 	clz	r3, r3
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d102      	bne.n	8002e38 <HAL_RCC_OscConfig+0x2cc>
 8002e32:	4b1a      	ldr	r3, [pc, #104]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	e015      	b.n	8002e64 <HAL_RCC_OscConfig+0x2f8>
 8002e38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e3c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e40:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002e44:	fa93 f3a3 	rbit	r3, r3
 8002e48:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002e4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e50:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002e54:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002e58:	fa93 f3a3 	rbit	r3, r3
 8002e5c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002e60:	4b0e      	ldr	r3, [pc, #56]	; (8002e9c <HAL_RCC_OscConfig+0x330>)
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e68:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002e6c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002e70:	fa92 f2a2 	rbit	r2, r2
 8002e74:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002e78:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002e7c:	fab2 f282 	clz	r2, r2
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	f042 0220 	orr.w	r2, r2, #32
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	f002 021f 	and.w	r2, r2, #31
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d1ab      	bne.n	8002df0 <HAL_RCC_OscConfig+0x284>
 8002e98:	e003      	b.n	8002ea2 <HAL_RCC_OscConfig+0x336>
 8002e9a:	bf00      	nop
 8002e9c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ea6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 817d 	beq.w	80031b2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002eb8:	4ba6      	ldr	r3, [pc, #664]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 030c 	and.w	r3, r3, #12
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ec4:	4ba3      	ldr	r3, [pc, #652]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d172      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x44a>
 8002ed0:	4ba0      	ldr	r3, [pc, #640]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d16c      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x44a>
 8002edc:	2302      	movs	r3, #2
 8002ede:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002ee6:	fa93 f3a3 	rbit	r3, r3
 8002eea:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002eee:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	095b      	lsrs	r3, r3, #5
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d102      	bne.n	8002f0c <HAL_RCC_OscConfig+0x3a0>
 8002f06:	4b93      	ldr	r3, [pc, #588]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	e013      	b.n	8002f34 <HAL_RCC_OscConfig+0x3c8>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002f1e:	2302      	movs	r3, #2
 8002f20:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002f24:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002f28:	fa93 f3a3 	rbit	r3, r3
 8002f2c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002f30:	4b88      	ldr	r3, [pc, #544]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	2202      	movs	r2, #2
 8002f36:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002f3a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002f3e:	fa92 f2a2 	rbit	r2, r2
 8002f42:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002f46:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002f4a:	fab2 f282 	clz	r2, r2
 8002f4e:	b2d2      	uxtb	r2, r2
 8002f50:	f042 0220 	orr.w	r2, r2, #32
 8002f54:	b2d2      	uxtb	r2, r2
 8002f56:	f002 021f 	and.w	r2, r2, #31
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCC_OscConfig+0x410>
 8002f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d002      	beq.n	8002f7c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	f000 be2e 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f7c:	4b75      	ldr	r3, [pc, #468]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	21f8      	movs	r1, #248	; 0xf8
 8002f92:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f96:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002f9a:	fa91 f1a1 	rbit	r1, r1
 8002f9e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002fa2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002fa6:	fab1 f181 	clz	r1, r1
 8002faa:	b2c9      	uxtb	r1, r1
 8002fac:	408b      	lsls	r3, r1
 8002fae:	4969      	ldr	r1, [pc, #420]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb4:	e0fd      	b.n	80031b2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8088 	beq.w	80030d8 <HAL_RCC_OscConfig+0x56c>
 8002fc8:	2301      	movs	r3, #1
 8002fca:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fce:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002fda:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002fe8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	461a      	mov	r2, r3
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff4:	f7fe fb36 	bl	8001664 <HAL_GetTick>
 8002ff8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffc:	e00a      	b.n	8003014 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ffe:	f7fe fb31 	bl	8001664 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d902      	bls.n	8003014 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	f000 bde2 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8003014:	2302      	movs	r3, #2
 8003016:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800301e:	fa93 f3a3 	rbit	r3, r3
 8003022:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8003026:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	095b      	lsrs	r3, r3, #5
 8003032:	b2db      	uxtb	r3, r3
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b01      	cmp	r3, #1
 800303c:	d102      	bne.n	8003044 <HAL_RCC_OscConfig+0x4d8>
 800303e:	4b45      	ldr	r3, [pc, #276]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	e013      	b.n	800306c <HAL_RCC_OscConfig+0x500>
 8003044:	2302      	movs	r3, #2
 8003046:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800304e:	fa93 f3a3 	rbit	r3, r3
 8003052:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003056:	2302      	movs	r3, #2
 8003058:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800305c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003060:	fa93 f3a3 	rbit	r3, r3
 8003064:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003068:	4b3a      	ldr	r3, [pc, #232]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	2202      	movs	r2, #2
 800306e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003072:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003076:	fa92 f2a2 	rbit	r2, r2
 800307a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800307e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003082:	fab2 f282 	clz	r2, r2
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	f042 0220 	orr.w	r2, r2, #32
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	f002 021f 	and.w	r2, r2, #31
 8003092:	2101      	movs	r1, #1
 8003094:	fa01 f202 	lsl.w	r2, r1, r2
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0af      	beq.n	8002ffe <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309e:	4b2d      	ldr	r3, [pc, #180]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	21f8      	movs	r1, #248	; 0xf8
 80030b4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80030bc:	fa91 f1a1 	rbit	r1, r1
 80030c0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80030c4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80030c8:	fab1 f181 	clz	r1, r1
 80030cc:	b2c9      	uxtb	r1, r1
 80030ce:	408b      	lsls	r3, r1
 80030d0:	4920      	ldr	r1, [pc, #128]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	600b      	str	r3, [r1, #0]
 80030d6:	e06c      	b.n	80031b2 <HAL_RCC_OscConfig+0x646>
 80030d8:	2301      	movs	r3, #1
 80030da:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80030ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	461a      	mov	r2, r3
 8003100:	2300      	movs	r3, #0
 8003102:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003104:	f7fe faae 	bl	8001664 <HAL_GetTick>
 8003108:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800310c:	e00a      	b.n	8003124 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800310e:	f7fe faa9 	bl	8001664 <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b02      	cmp	r3, #2
 800311c:	d902      	bls.n	8003124 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	f000 bd5a 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8003124:	2302      	movs	r3, #2
 8003126:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003136:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313a:	fab3 f383 	clz	r3, r3
 800313e:	b2db      	uxtb	r3, r3
 8003140:	095b      	lsrs	r3, r3, #5
 8003142:	b2db      	uxtb	r3, r3
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b01      	cmp	r3, #1
 800314c:	d104      	bne.n	8003158 <HAL_RCC_OscConfig+0x5ec>
 800314e:	4b01      	ldr	r3, [pc, #4]	; (8003154 <HAL_RCC_OscConfig+0x5e8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	e015      	b.n	8003180 <HAL_RCC_OscConfig+0x614>
 8003154:	40021000 	.word	0x40021000
 8003158:	2302      	movs	r3, #2
 800315a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003162:	fa93 f3a3 	rbit	r3, r3
 8003166:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800316a:	2302      	movs	r3, #2
 800316c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003170:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003174:	fa93 f3a3 	rbit	r3, r3
 8003178:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800317c:	4bc8      	ldr	r3, [pc, #800]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	2202      	movs	r2, #2
 8003182:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8003186:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800318a:	fa92 f2a2 	rbit	r2, r2
 800318e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003192:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003196:	fab2 f282 	clz	r2, r2
 800319a:	b2d2      	uxtb	r2, r2
 800319c:	f042 0220 	orr.w	r2, r2, #32
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	f002 021f 	and.w	r2, r2, #31
 80031a6:	2101      	movs	r1, #1
 80031a8:	fa01 f202 	lsl.w	r2, r1, r2
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1ad      	bne.n	800310e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 8110 	beq.w	80033e8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d079      	beq.n	80032cc <HAL_RCC_OscConfig+0x760>
 80031d8:	2301      	movs	r3, #1
 80031da:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031de:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80031ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ee:	fab3 f383 	clz	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	461a      	mov	r2, r3
 80031f6:	4bab      	ldr	r3, [pc, #684]	; (80034a4 <HAL_RCC_OscConfig+0x938>)
 80031f8:	4413      	add	r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	461a      	mov	r2, r3
 80031fe:	2301      	movs	r3, #1
 8003200:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003202:	f7fe fa2f 	bl	8001664 <HAL_GetTick>
 8003206:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800320a:	e00a      	b.n	8003222 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800320c:	f7fe fa2a 	bl	8001664 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d902      	bls.n	8003222 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	f000 bcdb 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8003222:	2302      	movs	r3, #2
 8003224:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003228:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800322c:	fa93 f3a3 	rbit	r3, r3
 8003230:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003238:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800323c:	2202      	movs	r2, #2
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003244:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	fa93 f2a3 	rbit	r2, r3
 800324e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003252:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003260:	2202      	movs	r2, #2
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003268:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	fa93 f2a3 	rbit	r2, r3
 8003272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003276:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800327a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800327c:	4b88      	ldr	r3, [pc, #544]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 800327e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003284:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003288:	2102      	movs	r1, #2
 800328a:	6019      	str	r1, [r3, #0]
 800328c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003290:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	fa93 f1a3 	rbit	r1, r3
 800329a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800329e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032a2:	6019      	str	r1, [r3, #0]
  return result;
 80032a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	fab3 f383 	clz	r3, r3
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	f003 031f 	and.w	r3, r3, #31
 80032be:	2101      	movs	r1, #1
 80032c0:	fa01 f303 	lsl.w	r3, r1, r3
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0a0      	beq.n	800320c <HAL_RCC_OscConfig+0x6a0>
 80032ca:	e08d      	b.n	80033e8 <HAL_RCC_OscConfig+0x87c>
 80032cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032d0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80032d4:	2201      	movs	r2, #1
 80032d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032dc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	fa93 f2a3 	rbit	r2, r3
 80032e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ea:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80032ee:	601a      	str	r2, [r3, #0]
  return result;
 80032f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80032f8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032fa:	fab3 f383 	clz	r3, r3
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	461a      	mov	r2, r3
 8003302:	4b68      	ldr	r3, [pc, #416]	; (80034a4 <HAL_RCC_OscConfig+0x938>)
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	461a      	mov	r2, r3
 800330a:	2300      	movs	r3, #0
 800330c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330e:	f7fe f9a9 	bl	8001664 <HAL_GetTick>
 8003312:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003316:	e00a      	b.n	800332e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003318:	f7fe f9a4 	bl	8001664 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d902      	bls.n	800332e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	f000 bc55 	b.w	8003bd8 <HAL_RCC_OscConfig+0x106c>
 800332e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003332:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003336:	2202      	movs	r2, #2
 8003338:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800333a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800333e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	fa93 f2a3 	rbit	r2, r3
 8003348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800334c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003356:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800335a:	2202      	movs	r2, #2
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003362:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	fa93 f2a3 	rbit	r2, r3
 800336c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003370:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800337e:	2202      	movs	r2, #2
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003386:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	fa93 f2a3 	rbit	r2, r3
 8003390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003394:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003398:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800339a:	4b41      	ldr	r3, [pc, #260]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 800339c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800339e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80033a6:	2102      	movs	r1, #2
 80033a8:	6019      	str	r1, [r3, #0]
 80033aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ae:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	fa93 f1a3 	rbit	r1, r3
 80033b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033bc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80033c0:	6019      	str	r1, [r3, #0]
  return result;
 80033c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	fab3 f383 	clz	r3, r3
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	f003 031f 	and.w	r3, r3, #31
 80033dc:	2101      	movs	r1, #1
 80033de:	fa01 f303 	lsl.w	r3, r1, r3
 80033e2:	4013      	ands	r3, r2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d197      	bne.n	8003318 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 81a1 	beq.w	8003740 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033fe:	2300      	movs	r3, #0
 8003400:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003404:	4b26      	ldr	r3, [pc, #152]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 8003406:	69db      	ldr	r3, [r3, #28]
 8003408:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d116      	bne.n	800343e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003410:	4b23      	ldr	r3, [pc, #140]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	4a22      	ldr	r2, [pc, #136]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 8003416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800341a:	61d3      	str	r3, [r2, #28]
 800341c:	4b20      	ldr	r3, [pc, #128]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 800341e:	69db      	ldr	r3, [r3, #28]
 8003420:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003424:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003428:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003432:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003436:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003438:	2301      	movs	r3, #1
 800343a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343e:	4b1a      	ldr	r3, [pc, #104]	; (80034a8 <HAL_RCC_OscConfig+0x93c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	2b00      	cmp	r3, #0
 8003448:	d11a      	bne.n	8003480 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800344a:	4b17      	ldr	r3, [pc, #92]	; (80034a8 <HAL_RCC_OscConfig+0x93c>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a16      	ldr	r2, [pc, #88]	; (80034a8 <HAL_RCC_OscConfig+0x93c>)
 8003450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003454:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003456:	f7fe f905 	bl	8001664 <HAL_GetTick>
 800345a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345e:	e009      	b.n	8003474 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003460:	f7fe f900 	bl	8001664 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b64      	cmp	r3, #100	; 0x64
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e3b1      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003474:	4b0c      	ldr	r3, [pc, #48]	; (80034a8 <HAL_RCC_OscConfig+0x93c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800347c:	2b00      	cmp	r3, #0
 800347e:	d0ef      	beq.n	8003460 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003480:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003484:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d10d      	bne.n	80034ac <HAL_RCC_OscConfig+0x940>
 8003490:	4b03      	ldr	r3, [pc, #12]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	4a02      	ldr	r2, [pc, #8]	; (80034a0 <HAL_RCC_OscConfig+0x934>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	6213      	str	r3, [r2, #32]
 800349c:	e03c      	b.n	8003518 <HAL_RCC_OscConfig+0x9ac>
 800349e:	bf00      	nop
 80034a0:	40021000 	.word	0x40021000
 80034a4:	10908120 	.word	0x10908120
 80034a8:	40007000 	.word	0x40007000
 80034ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d10c      	bne.n	80034d6 <HAL_RCC_OscConfig+0x96a>
 80034bc:	4bc1      	ldr	r3, [pc, #772]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	4ac0      	ldr	r2, [pc, #768]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	6213      	str	r3, [r2, #32]
 80034c8:	4bbe      	ldr	r3, [pc, #760]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	4abd      	ldr	r2, [pc, #756]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034ce:	f023 0304 	bic.w	r3, r3, #4
 80034d2:	6213      	str	r3, [r2, #32]
 80034d4:	e020      	b.n	8003518 <HAL_RCC_OscConfig+0x9ac>
 80034d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	2b05      	cmp	r3, #5
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x994>
 80034e6:	4bb7      	ldr	r3, [pc, #732]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	4ab6      	ldr	r2, [pc, #728]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	6213      	str	r3, [r2, #32]
 80034f2:	4bb4      	ldr	r3, [pc, #720]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	4ab3      	ldr	r2, [pc, #716]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	6213      	str	r3, [r2, #32]
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0x9ac>
 8003500:	4bb0      	ldr	r3, [pc, #704]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	4aaf      	ldr	r2, [pc, #700]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 8003506:	f023 0301 	bic.w	r3, r3, #1
 800350a:	6213      	str	r3, [r2, #32]
 800350c:	4bad      	ldr	r3, [pc, #692]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	4aac      	ldr	r2, [pc, #688]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 8003512:	f023 0304 	bic.w	r3, r3, #4
 8003516:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800351c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b00      	cmp	r3, #0
 8003526:	f000 8081 	beq.w	800362c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800352a:	f7fe f89b 	bl	8001664 <HAL_GetTick>
 800352e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003532:	e00b      	b.n	800354c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003534:	f7fe f896 	bl	8001664 <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	f241 3288 	movw	r2, #5000	; 0x1388
 8003544:	4293      	cmp	r3, r2
 8003546:	d901      	bls.n	800354c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	e345      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
 800354c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003550:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003554:	2202      	movs	r2, #2
 8003556:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800355c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	fa93 f2a3 	rbit	r2, r3
 8003566:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800356a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003574:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003578:	2202      	movs	r2, #2
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003580:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	fa93 f2a3 	rbit	r2, r3
 800358a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003592:	601a      	str	r2, [r3, #0]
  return result;
 8003594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003598:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800359c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800359e:	fab3 f383 	clz	r3, r3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	095b      	lsrs	r3, r3, #5
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d102      	bne.n	80035b8 <HAL_RCC_OscConfig+0xa4c>
 80035b2:	4b84      	ldr	r3, [pc, #528]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	e013      	b.n	80035e0 <HAL_RCC_OscConfig+0xa74>
 80035b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035bc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80035c0:	2202      	movs	r2, #2
 80035c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	fa93 f2a3 	rbit	r2, r3
 80035d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	4b79      	ldr	r3, [pc, #484]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035e4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80035e8:	2102      	movs	r1, #2
 80035ea:	6011      	str	r1, [r2, #0]
 80035ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035f0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80035f4:	6812      	ldr	r2, [r2, #0]
 80035f6:	fa92 f1a2 	rbit	r1, r2
 80035fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80035fe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003602:	6011      	str	r1, [r2, #0]
  return result;
 8003604:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003608:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	fab2 f282 	clz	r2, r2
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	f002 021f 	and.w	r2, r2, #31
 800361e:	2101      	movs	r1, #1
 8003620:	fa01 f202 	lsl.w	r2, r1, r2
 8003624:	4013      	ands	r3, r2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d084      	beq.n	8003534 <HAL_RCC_OscConfig+0x9c8>
 800362a:	e07f      	b.n	800372c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800362c:	f7fe f81a 	bl	8001664 <HAL_GetTick>
 8003630:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003634:	e00b      	b.n	800364e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003636:	f7fe f815 	bl	8001664 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	f241 3288 	movw	r2, #5000	; 0x1388
 8003646:	4293      	cmp	r3, r2
 8003648:	d901      	bls.n	800364e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e2c4      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
 800364e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003652:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003656:	2202      	movs	r2, #2
 8003658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800365e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	fa93 f2a3 	rbit	r2, r3
 8003668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003676:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800367a:	2202      	movs	r2, #2
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003682:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	fa93 f2a3 	rbit	r2, r3
 800368c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003690:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003694:	601a      	str	r2, [r3, #0]
  return result;
 8003696:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800369a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800369e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a0:	fab3 f383 	clz	r3, r3
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	095b      	lsrs	r3, r3, #5
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	f043 0302 	orr.w	r3, r3, #2
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d102      	bne.n	80036ba <HAL_RCC_OscConfig+0xb4e>
 80036b4:	4b43      	ldr	r3, [pc, #268]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	e013      	b.n	80036e2 <HAL_RCC_OscConfig+0xb76>
 80036ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036be:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80036c2:	2202      	movs	r2, #2
 80036c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ca:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	fa93 f2a3 	rbit	r2, r3
 80036d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036d8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	4b39      	ldr	r3, [pc, #228]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036e6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80036ea:	2102      	movs	r1, #2
 80036ec:	6011      	str	r1, [r2, #0]
 80036ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036f2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	fa92 f1a2 	rbit	r1, r2
 80036fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003700:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003704:	6011      	str	r1, [r2, #0]
  return result;
 8003706:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800370a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	fab2 f282 	clz	r2, r2
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	f002 021f 	and.w	r2, r2, #31
 8003720:	2101      	movs	r1, #1
 8003722:	fa01 f202 	lsl.w	r2, r1, r2
 8003726:	4013      	ands	r3, r2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d184      	bne.n	8003636 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800372c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003730:	2b01      	cmp	r3, #1
 8003732:	d105      	bne.n	8003740 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003734:	4b23      	ldr	r3, [pc, #140]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	4a22      	ldr	r2, [pc, #136]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 800373a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800373e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003744:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 8242 	beq.w	8003bd6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003752:	4b1c      	ldr	r3, [pc, #112]	; (80037c4 <HAL_RCC_OscConfig+0xc58>)
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 030c 	and.w	r3, r3, #12
 800375a:	2b08      	cmp	r3, #8
 800375c:	f000 8213 	beq.w	8003b86 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003764:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	2b02      	cmp	r3, #2
 800376e:	f040 8162 	bne.w	8003a36 <HAL_RCC_OscConfig+0xeca>
 8003772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003776:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800377a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800377e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003780:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003784:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	fa93 f2a3 	rbit	r2, r3
 800378e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003792:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003796:	601a      	str	r2, [r3, #0]
  return result;
 8003798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800379c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80037a0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80037ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	461a      	mov	r2, r3
 80037b4:	2300      	movs	r3, #0
 80037b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fd ff54 	bl	8001664 <HAL_GetTick>
 80037bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c0:	e00c      	b.n	80037dc <HAL_RCC_OscConfig+0xc70>
 80037c2:	bf00      	nop
 80037c4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037c8:	f7fd ff4c 	bl	8001664 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e1fd      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
 80037dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80037e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037ee:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	fa93 f2a3 	rbit	r2, r3
 80037f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037fc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003800:	601a      	str	r2, [r3, #0]
  return result;
 8003802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003806:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800380a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800380c:	fab3 f383 	clz	r3, r3
 8003810:	b2db      	uxtb	r3, r3
 8003812:	095b      	lsrs	r3, r3, #5
 8003814:	b2db      	uxtb	r3, r3
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b01      	cmp	r3, #1
 800381e:	d102      	bne.n	8003826 <HAL_RCC_OscConfig+0xcba>
 8003820:	4bb0      	ldr	r3, [pc, #704]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	e027      	b.n	8003876 <HAL_RCC_OscConfig+0xd0a>
 8003826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800382a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800382e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003832:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003834:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003838:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	fa93 f2a3 	rbit	r2, r3
 8003842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003846:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003850:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003854:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	fa93 f2a3 	rbit	r2, r3
 8003868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800386c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003870:	601a      	str	r2, [r3, #0]
 8003872:	4b9c      	ldr	r3, [pc, #624]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800387a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800387e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003882:	6011      	str	r1, [r2, #0]
 8003884:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003888:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800388c:	6812      	ldr	r2, [r2, #0]
 800388e:	fa92 f1a2 	rbit	r1, r2
 8003892:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003896:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800389a:	6011      	str	r1, [r2, #0]
  return result;
 800389c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038a0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80038a4:	6812      	ldr	r2, [r2, #0]
 80038a6:	fab2 f282 	clz	r2, r2
 80038aa:	b2d2      	uxtb	r2, r2
 80038ac:	f042 0220 	orr.w	r2, r2, #32
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	f002 021f 	and.w	r2, r2, #31
 80038b6:	2101      	movs	r1, #1
 80038b8:	fa01 f202 	lsl.w	r2, r1, r2
 80038bc:	4013      	ands	r3, r2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d182      	bne.n	80037c8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038c2:	4b88      	ldr	r3, [pc, #544]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80038d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	430b      	orrs	r3, r1
 80038e4:	497f      	ldr	r1, [pc, #508]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 80038e6:	4313      	orrs	r3, r2
 80038e8:	604b      	str	r3, [r1, #4]
 80038ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ee:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80038f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038fc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	fa93 f2a3 	rbit	r2, r3
 8003906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800390e:	601a      	str	r2, [r3, #0]
  return result;
 8003910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003914:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003918:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800391a:	fab3 f383 	clz	r3, r3
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003924:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	461a      	mov	r2, r3
 800392c:	2301      	movs	r3, #1
 800392e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fd fe98 	bl	8001664 <HAL_GetTick>
 8003934:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003938:	e009      	b.n	800394e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800393a:	f7fd fe93 	bl	8001664 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e144      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
 800394e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003952:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003956:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800395a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003960:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	fa93 f2a3 	rbit	r2, r3
 800396a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800396e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003972:	601a      	str	r2, [r3, #0]
  return result;
 8003974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003978:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800397c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800397e:	fab3 f383 	clz	r3, r3
 8003982:	b2db      	uxtb	r3, r3
 8003984:	095b      	lsrs	r3, r3, #5
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f043 0301 	orr.w	r3, r3, #1
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b01      	cmp	r3, #1
 8003990:	d102      	bne.n	8003998 <HAL_RCC_OscConfig+0xe2c>
 8003992:	4b54      	ldr	r3, [pc, #336]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	e027      	b.n	80039e8 <HAL_RCC_OscConfig+0xe7c>
 8003998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800399c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80039a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039aa:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	fa93 f2a3 	rbit	r2, r3
 80039b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039b8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80039c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039ca:	601a      	str	r2, [r3, #0]
 80039cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039d0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	fa93 f2a3 	rbit	r2, r3
 80039da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039de:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	4b3f      	ldr	r3, [pc, #252]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039ec:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80039f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80039f4:	6011      	str	r1, [r2, #0]
 80039f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80039fa:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	fa92 f1a2 	rbit	r1, r2
 8003a04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a08:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003a0c:	6011      	str	r1, [r2, #0]
  return result;
 8003a0e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003a12:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003a16:	6812      	ldr	r2, [r2, #0]
 8003a18:	fab2 f282 	clz	r2, r2
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	f042 0220 	orr.w	r2, r2, #32
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	f002 021f 	and.w	r2, r2, #31
 8003a28:	2101      	movs	r1, #1
 8003a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d082      	beq.n	800393a <HAL_RCC_OscConfig+0xdce>
 8003a34:	e0cf      	b.n	8003bd6 <HAL_RCC_OscConfig+0x106a>
 8003a36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a3a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003a3e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a48:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	fa93 f2a3 	rbit	r2, r3
 8003a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a56:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003a5a:	601a      	str	r2, [r3, #0]
  return result;
 8003a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a60:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003a64:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a66:	fab3 f383 	clz	r3, r3
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003a70:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	461a      	mov	r2, r3
 8003a78:	2300      	movs	r3, #0
 8003a7a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7c:	f7fd fdf2 	bl	8001664 <HAL_GetTick>
 8003a80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a84:	e009      	b.n	8003a9a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a86:	f7fd fded 	bl	8001664 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e09e      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
 8003a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003a9e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003aa2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003aa6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aac:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	fa93 f2a3 	rbit	r2, r3
 8003ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aba:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003abe:	601a      	str	r2, [r3, #0]
  return result;
 8003ac0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003ac4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003ac8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aca:	fab3 f383 	clz	r3, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	095b      	lsrs	r3, r3, #5
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f043 0301 	orr.w	r3, r3, #1
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d104      	bne.n	8003ae8 <HAL_RCC_OscConfig+0xf7c>
 8003ade:	4b01      	ldr	r3, [pc, #4]	; (8003ae4 <HAL_RCC_OscConfig+0xf78>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	e029      	b.n	8003b38 <HAL_RCC_OscConfig+0xfcc>
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003aec:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003af0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003af4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003afa:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	fa93 f2a3 	rbit	r2, r3
 8003b04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b08:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b12:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003b16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b20:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	fa93 f2a3 	rbit	r2, r3
 8003b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b2e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	4b2b      	ldr	r3, [pc, #172]	; (8003be4 <HAL_RCC_OscConfig+0x1078>)
 8003b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b3c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003b40:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b44:	6011      	str	r1, [r2, #0]
 8003b46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b4a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003b4e:	6812      	ldr	r2, [r2, #0]
 8003b50:	fa92 f1a2 	rbit	r1, r2
 8003b54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b58:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003b5c:	6011      	str	r1, [r2, #0]
  return result;
 8003b5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003b62:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003b66:	6812      	ldr	r2, [r2, #0]
 8003b68:	fab2 f282 	clz	r2, r2
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	f042 0220 	orr.w	r2, r2, #32
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	f002 021f 	and.w	r2, r2, #31
 8003b78:	2101      	movs	r1, #1
 8003b7a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d180      	bne.n	8003a86 <HAL_RCC_OscConfig+0xf1a>
 8003b84:	e027      	b.n	8003bd6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003b8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d101      	bne.n	8003b9a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e01e      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b9a:	4b12      	ldr	r3, [pc, #72]	; (8003be4 <HAL_RCC_OscConfig+0x1078>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ba2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003ba6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d10b      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003bba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003bbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003bc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d001      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e000      	b.n	8003bd8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40021000 	.word	0x40021000

08003be8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b09e      	sub	sp, #120	; 0x78
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e162      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c00:	4b90      	ldr	r3, [pc, #576]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d910      	bls.n	8003c30 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c0e:	4b8d      	ldr	r3, [pc, #564]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f023 0207 	bic.w	r2, r3, #7
 8003c16:	498b      	ldr	r1, [pc, #556]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1e:	4b89      	ldr	r3, [pc, #548]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0307 	and.w	r3, r3, #7
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d001      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e14a      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d008      	beq.n	8003c4e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c3c:	4b82      	ldr	r3, [pc, #520]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	497f      	ldr	r1, [pc, #508]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0301 	and.w	r3, r3, #1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f000 80dc 	beq.w	8003e14 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d13c      	bne.n	8003cde <HAL_RCC_ClockConfig+0xf6>
 8003c64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c68:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c6c:	fa93 f3a3 	rbit	r3, r3
 8003c70:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003c72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c74:	fab3 f383 	clz	r3, r3
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	095b      	lsrs	r3, r3, #5
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f043 0301 	orr.w	r3, r3, #1
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d102      	bne.n	8003c8e <HAL_RCC_ClockConfig+0xa6>
 8003c88:	4b6f      	ldr	r3, [pc, #444]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	e00f      	b.n	8003cae <HAL_RCC_ClockConfig+0xc6>
 8003c8e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c92:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c96:	fa93 f3a3 	rbit	r3, r3
 8003c9a:	667b      	str	r3, [r7, #100]	; 0x64
 8003c9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ca0:	663b      	str	r3, [r7, #96]	; 0x60
 8003ca2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ca4:	fa93 f3a3 	rbit	r3, r3
 8003ca8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003caa:	4b67      	ldr	r3, [pc, #412]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003cb2:	65ba      	str	r2, [r7, #88]	; 0x58
 8003cb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cb6:	fa92 f2a2 	rbit	r2, r2
 8003cba:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003cbc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003cbe:	fab2 f282 	clz	r2, r2
 8003cc2:	b2d2      	uxtb	r2, r2
 8003cc4:	f042 0220 	orr.w	r2, r2, #32
 8003cc8:	b2d2      	uxtb	r2, r2
 8003cca:	f002 021f 	and.w	r2, r2, #31
 8003cce:	2101      	movs	r1, #1
 8003cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d17b      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0f3      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d13c      	bne.n	8003d60 <HAL_RCC_ClockConfig+0x178>
 8003ce6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cee:	fa93 f3a3 	rbit	r3, r3
 8003cf2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003cf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf6:	fab3 f383 	clz	r3, r3
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	095b      	lsrs	r3, r3, #5
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	f043 0301 	orr.w	r3, r3, #1
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d102      	bne.n	8003d10 <HAL_RCC_ClockConfig+0x128>
 8003d0a:	4b4f      	ldr	r3, [pc, #316]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	e00f      	b.n	8003d30 <HAL_RCC_ClockConfig+0x148>
 8003d10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d18:	fa93 f3a3 	rbit	r3, r3
 8003d1c:	647b      	str	r3, [r7, #68]	; 0x44
 8003d1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d22:	643b      	str	r3, [r7, #64]	; 0x40
 8003d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d26:	fa93 f3a3 	rbit	r3, r3
 8003d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d2c:	4b46      	ldr	r3, [pc, #280]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d34:	63ba      	str	r2, [r7, #56]	; 0x38
 8003d36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d38:	fa92 f2a2 	rbit	r2, r2
 8003d3c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003d3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d40:	fab2 f282 	clz	r2, r2
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	f042 0220 	orr.w	r2, r2, #32
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	f002 021f 	and.w	r2, r2, #31
 8003d50:	2101      	movs	r1, #1
 8003d52:	fa01 f202 	lsl.w	r2, r1, r2
 8003d56:	4013      	ands	r3, r2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d13a      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0b2      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
 8003d60:	2302      	movs	r3, #2
 8003d62:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d66:	fa93 f3a3 	rbit	r3, r3
 8003d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6e:	fab3 f383 	clz	r3, r3
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	095b      	lsrs	r3, r3, #5
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d102      	bne.n	8003d88 <HAL_RCC_ClockConfig+0x1a0>
 8003d82:	4b31      	ldr	r3, [pc, #196]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	e00d      	b.n	8003da4 <HAL_RCC_ClockConfig+0x1bc>
 8003d88:	2302      	movs	r3, #2
 8003d8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d8e:	fa93 f3a3 	rbit	r3, r3
 8003d92:	627b      	str	r3, [r7, #36]	; 0x24
 8003d94:	2302      	movs	r3, #2
 8003d96:	623b      	str	r3, [r7, #32]
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	fa93 f3a3 	rbit	r3, r3
 8003d9e:	61fb      	str	r3, [r7, #28]
 8003da0:	4b29      	ldr	r3, [pc, #164]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	2202      	movs	r2, #2
 8003da6:	61ba      	str	r2, [r7, #24]
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	fa92 f2a2 	rbit	r2, r2
 8003dae:	617a      	str	r2, [r7, #20]
  return result;
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	fab2 f282 	clz	r2, r2
 8003db6:	b2d2      	uxtb	r2, r2
 8003db8:	f042 0220 	orr.w	r2, r2, #32
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	f002 021f 	and.w	r2, r2, #31
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e079      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dd2:	4b1d      	ldr	r3, [pc, #116]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f023 0203 	bic.w	r2, r3, #3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	491a      	ldr	r1, [pc, #104]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de4:	f7fd fc3e 	bl	8001664 <HAL_GetTick>
 8003de8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dea:	e00a      	b.n	8003e02 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dec:	f7fd fc3a 	bl	8001664 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e061      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <HAL_RCC_ClockConfig+0x260>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 020c 	and.w	r2, r3, #12
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d1eb      	bne.n	8003dec <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e14:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d214      	bcs.n	8003e4c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e22:	4b08      	ldr	r3, [pc, #32]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f023 0207 	bic.w	r2, r3, #7
 8003e2a:	4906      	ldr	r1, [pc, #24]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e32:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <HAL_RCC_ClockConfig+0x25c>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d005      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e040      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x2de>
 8003e44:	40022000 	.word	0x40022000
 8003e48:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e58:	4b1d      	ldr	r3, [pc, #116]	; (8003ed0 <HAL_RCC_ClockConfig+0x2e8>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	491a      	ldr	r1, [pc, #104]	; (8003ed0 <HAL_RCC_ClockConfig+0x2e8>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e76:	4b16      	ldr	r3, [pc, #88]	; (8003ed0 <HAL_RCC_ClockConfig+0x2e8>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	4912      	ldr	r1, [pc, #72]	; (8003ed0 <HAL_RCC_ClockConfig+0x2e8>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e8a:	f000 f829 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 8003e8e:	4601      	mov	r1, r0
 8003e90:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <HAL_RCC_ClockConfig+0x2e8>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e98:	22f0      	movs	r2, #240	; 0xf0
 8003e9a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	fa92 f2a2 	rbit	r2, r2
 8003ea2:	60fa      	str	r2, [r7, #12]
  return result;
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	fab2 f282 	clz	r2, r2
 8003eaa:	b2d2      	uxtb	r2, r2
 8003eac:	40d3      	lsrs	r3, r2
 8003eae:	4a09      	ldr	r2, [pc, #36]	; (8003ed4 <HAL_RCC_ClockConfig+0x2ec>)
 8003eb0:	5cd3      	ldrb	r3, [r2, r3]
 8003eb2:	fa21 f303 	lsr.w	r3, r1, r3
 8003eb6:	4a08      	ldr	r2, [pc, #32]	; (8003ed8 <HAL_RCC_ClockConfig+0x2f0>)
 8003eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003eba:	4b08      	ldr	r3, [pc, #32]	; (8003edc <HAL_RCC_ClockConfig+0x2f4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7fd fb8c 	bl	80015dc <HAL_InitTick>
  
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3778      	adds	r7, #120	; 0x78
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	08009270 	.word	0x08009270
 8003ed8:	20000000 	.word	0x20000000
 8003edc:	20000004 	.word	0x20000004

08003ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b08b      	sub	sp, #44	; 0x2c
 8003ee4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61fb      	str	r3, [r7, #28]
 8003eea:	2300      	movs	r3, #0
 8003eec:	61bb      	str	r3, [r7, #24]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003efa:	4b29      	ldr	r3, [pc, #164]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d002      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x30>
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d003      	beq.n	8003f16 <HAL_RCC_GetSysClockFreq+0x36>
 8003f0e:	e03c      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f10:	4b24      	ldr	r3, [pc, #144]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003f12:	623b      	str	r3, [r7, #32]
      break;
 8003f14:	e03c      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003f1c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003f20:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f22:	68ba      	ldr	r2, [r7, #8]
 8003f24:	fa92 f2a2 	rbit	r2, r2
 8003f28:	607a      	str	r2, [r7, #4]
  return result;
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	fab2 f282 	clz	r2, r2
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	40d3      	lsrs	r3, r2
 8003f34:	4a1c      	ldr	r2, [pc, #112]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003f36:	5cd3      	ldrb	r3, [r2, r3]
 8003f38:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003f3a:	4b19      	ldr	r3, [pc, #100]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	220f      	movs	r2, #15
 8003f44:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	fa92 f2a2 	rbit	r2, r2
 8003f4c:	60fa      	str	r2, [r7, #12]
  return result;
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	fab2 f282 	clz	r2, r2
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	40d3      	lsrs	r3, r2
 8003f58:	4a14      	ldr	r2, [pc, #80]	; (8003fac <HAL_RCC_GetSysClockFreq+0xcc>)
 8003f5a:	5cd3      	ldrb	r3, [r2, r3]
 8003f5c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d008      	beq.n	8003f7a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f68:	4a0e      	ldr	r2, [pc, #56]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	fb02 f303 	mul.w	r3, r2, r3
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
 8003f78:	e004      	b.n	8003f84 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	4a0c      	ldr	r2, [pc, #48]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	623b      	str	r3, [r7, #32]
      break;
 8003f88:	e002      	b.n	8003f90 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f8a:	4b06      	ldr	r3, [pc, #24]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003f8c:	623b      	str	r3, [r7, #32]
      break;
 8003f8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f90:	6a3b      	ldr	r3, [r7, #32]
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	372c      	adds	r7, #44	; 0x2c
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	007a1200 	.word	0x007a1200
 8003fa8:	08009288 	.word	0x08009288
 8003fac:	08009298 	.word	0x08009298
 8003fb0:	003d0900 	.word	0x003d0900

08003fb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fb8:	4b03      	ldr	r3, [pc, #12]	; (8003fc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fba:	681b      	ldr	r3, [r3, #0]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop
 8003fc8:	20000000 	.word	0x20000000

08003fcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003fd2:	f7ff ffef 	bl	8003fb4 <HAL_RCC_GetHCLKFreq>
 8003fd6:	4601      	mov	r1, r0
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	; (8004008 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003fe0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003fe4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	fa92 f2a2 	rbit	r2, r2
 8003fec:	603a      	str	r2, [r7, #0]
  return result;
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	fab2 f282 	clz	r2, r2
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	40d3      	lsrs	r3, r2
 8003ff8:	4a04      	ldr	r2, [pc, #16]	; (800400c <HAL_RCC_GetPCLK1Freq+0x40>)
 8003ffa:	5cd3      	ldrb	r3, [r2, r3]
 8003ffc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40021000 	.word	0x40021000
 800400c:	08009280 	.word	0x08009280

08004010 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004016:	f7ff ffcd 	bl	8003fb4 <HAL_RCC_GetHCLKFreq>
 800401a:	4601      	mov	r1, r0
 800401c:	4b0b      	ldr	r3, [pc, #44]	; (800404c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004024:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004028:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	fa92 f2a2 	rbit	r2, r2
 8004030:	603a      	str	r2, [r7, #0]
  return result;
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	fab2 f282 	clz	r2, r2
 8004038:	b2d2      	uxtb	r2, r2
 800403a:	40d3      	lsrs	r3, r2
 800403c:	4a04      	ldr	r2, [pc, #16]	; (8004050 <HAL_RCC_GetPCLK2Freq+0x40>)
 800403e:	5cd3      	ldrb	r3, [r2, r3]
 8004040:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004044:	4618      	mov	r0, r3
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40021000 	.word	0x40021000
 8004050:	08009280 	.word	0x08009280

08004054 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b092      	sub	sp, #72	; 0x48
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004064:	2300      	movs	r3, #0
 8004066:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 80d4 	beq.w	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004078:	4b4e      	ldr	r3, [pc, #312]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800407a:	69db      	ldr	r3, [r3, #28]
 800407c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10e      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004084:	4b4b      	ldr	r3, [pc, #300]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	4a4a      	ldr	r2, [pc, #296]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800408a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800408e:	61d3      	str	r3, [r2, #28]
 8004090:	4b48      	ldr	r3, [pc, #288]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800409c:	2301      	movs	r3, #1
 800409e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a2:	4b45      	ldr	r3, [pc, #276]	; (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d118      	bne.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ae:	4b42      	ldr	r3, [pc, #264]	; (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a41      	ldr	r2, [pc, #260]	; (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040ba:	f7fd fad3 	bl	8001664 <HAL_GetTick>
 80040be:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040c0:	e008      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c2:	f7fd facf 	bl	8001664 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b64      	cmp	r3, #100	; 0x64
 80040ce:	d901      	bls.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e14b      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d4:	4b38      	ldr	r3, [pc, #224]	; (80041b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0f0      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040e0:	4b34      	ldr	r3, [pc, #208]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 8084 	beq.w	80041fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d07c      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004100:	4b2c      	ldr	r3, [pc, #176]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004108:	63fb      	str	r3, [r7, #60]	; 0x3c
 800410a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800410e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004112:	fa93 f3a3 	rbit	r3, r3
 8004116:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800411a:	fab3 f383 	clz	r3, r3
 800411e:	b2db      	uxtb	r3, r3
 8004120:	461a      	mov	r2, r3
 8004122:	4b26      	ldr	r3, [pc, #152]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004124:	4413      	add	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	461a      	mov	r2, r3
 800412a:	2301      	movs	r3, #1
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004132:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004136:	fa93 f3a3 	rbit	r3, r3
 800413a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800413c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800413e:	fab3 f383 	clz	r3, r3
 8004142:	b2db      	uxtb	r3, r3
 8004144:	461a      	mov	r2, r3
 8004146:	4b1d      	ldr	r3, [pc, #116]	; (80041bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004148:	4413      	add	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	461a      	mov	r2, r3
 800414e:	2300      	movs	r3, #0
 8004150:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004152:	4a18      	ldr	r2, [pc, #96]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004156:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d04b      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004162:	f7fd fa7f 	bl	8001664 <HAL_GetTick>
 8004166:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004168:	e00a      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416a:	f7fd fa7b 	bl	8001664 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	f241 3288 	movw	r2, #5000	; 0x1388
 8004178:	4293      	cmp	r3, r2
 800417a:	d901      	bls.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e0f5      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004180:	2302      	movs	r3, #2
 8004182:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	627b      	str	r3, [r7, #36]	; 0x24
 800418c:	2302      	movs	r3, #2
 800418e:	623b      	str	r3, [r7, #32]
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	fa93 f3a3 	rbit	r3, r3
 8004196:	61fb      	str	r3, [r7, #28]
  return result;
 8004198:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800419a:	fab3 f383 	clz	r3, r3
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	095b      	lsrs	r3, r3, #5
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f043 0302 	orr.w	r3, r3, #2
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d108      	bne.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80041ae:	4b01      	ldr	r3, [pc, #4]	; (80041b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b0:	6a1b      	ldr	r3, [r3, #32]
 80041b2:	e00d      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80041b4:	40021000 	.word	0x40021000
 80041b8:	40007000 	.word	0x40007000
 80041bc:	10908100 	.word	0x10908100
 80041c0:	2302      	movs	r3, #2
 80041c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	4b69      	ldr	r3, [pc, #420]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d0:	2202      	movs	r2, #2
 80041d2:	613a      	str	r2, [r7, #16]
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	fa92 f2a2 	rbit	r2, r2
 80041da:	60fa      	str	r2, [r7, #12]
  return result;
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	fab2 f282 	clz	r2, r2
 80041e2:	b2d2      	uxtb	r2, r2
 80041e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	f002 021f 	and.w	r2, r2, #31
 80041ee:	2101      	movs	r1, #1
 80041f0:	fa01 f202 	lsl.w	r2, r1, r2
 80041f4:	4013      	ands	r3, r2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0b7      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80041fa:	4b5e      	ldr	r3, [pc, #376]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	495b      	ldr	r1, [pc, #364]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004208:	4313      	orrs	r3, r2
 800420a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800420c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004210:	2b01      	cmp	r3, #1
 8004212:	d105      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004214:	4b57      	ldr	r3, [pc, #348]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	4a56      	ldr	r2, [pc, #344]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800421a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800421e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	d008      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800422c:	4b51      	ldr	r3, [pc, #324]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800422e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004230:	f023 0203 	bic.w	r2, r3, #3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	494e      	ldr	r1, [pc, #312]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800423a:	4313      	orrs	r3, r2
 800423c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0320 	and.w	r3, r3, #32
 8004246:	2b00      	cmp	r3, #0
 8004248:	d008      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800424a:	4b4a      	ldr	r3, [pc, #296]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800424c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424e:	f023 0210 	bic.w	r2, r3, #16
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	4947      	ldr	r1, [pc, #284]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004258:	4313      	orrs	r3, r2
 800425a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d008      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004268:	4b42      	ldr	r3, [pc, #264]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	493f      	ldr	r1, [pc, #252]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004276:	4313      	orrs	r3, r2
 8004278:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004286:	4b3b      	ldr	r3, [pc, #236]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	f023 0220 	bic.w	r2, r3, #32
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	4938      	ldr	r1, [pc, #224]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004294:	4313      	orrs	r3, r2
 8004296:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042a4:	4b33      	ldr	r3, [pc, #204]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	4930      	ldr	r1, [pc, #192]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042b2:	4313      	orrs	r3, r2
 80042b4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d008      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042c2:	4b2c      	ldr	r3, [pc, #176]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	4929      	ldr	r1, [pc, #164]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80042e0:	4b24      	ldr	r3, [pc, #144]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	4921      	ldr	r1, [pc, #132]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d008      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80042fe:	4b1d      	ldr	r3, [pc, #116]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004302:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	491a      	ldr	r1, [pc, #104]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800430c:	4313      	orrs	r3, r2
 800430e:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800431c:	4b15      	ldr	r3, [pc, #84]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800431e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004320:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	4912      	ldr	r1, [pc, #72]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800432a:	4313      	orrs	r3, r2
 800432c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d008      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800433a:	4b0e      	ldr	r3, [pc, #56]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800433c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004346:	490b      	ldr	r1, [pc, #44]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004348:	4313      	orrs	r3, r2
 800434a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d008      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004358:	4b06      	ldr	r3, [pc, #24]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004364:	4903      	ldr	r1, [pc, #12]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004366:	4313      	orrs	r3, r2
 8004368:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3748      	adds	r7, #72	; 0x48
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40021000 	.word	0x40021000

08004378 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e040      	b.n	800440c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800438e:	2b00      	cmp	r3, #0
 8004390:	d106      	bne.n	80043a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7fc ff90 	bl	80012c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2224      	movs	r2, #36	; 0x24
 80043a4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0201 	bic.w	r2, r2, #1
 80043b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f82c 	bl	8004414 <UART_SetConfig>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d101      	bne.n	80043c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e022      	b.n	800440c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f956 	bl	8004680 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 f9dd 	bl	80047c4 <UART_CheckIdleState>
 800440a:	4603      	mov	r3, r0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800441c:	2300      	movs	r3, #0
 800441e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	431a      	orrs	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	4313      	orrs	r3, r2
 8004436:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	4b8a      	ldr	r3, [pc, #552]	; (8004668 <UART_SetConfig+0x254>)
 8004440:	4013      	ands	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	6979      	ldr	r1, [r7, #20]
 8004448:	430b      	orrs	r3, r1
 800444a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	430a      	orrs	r2, r1
 8004460:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	4313      	orrs	r3, r2
 8004470:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	430a      	orrs	r2, r1
 8004484:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a78      	ldr	r2, [pc, #480]	; (800466c <UART_SetConfig+0x258>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d120      	bne.n	80044d2 <UART_SetConfig+0xbe>
 8004490:	4b77      	ldr	r3, [pc, #476]	; (8004670 <UART_SetConfig+0x25c>)
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	f003 0303 	and.w	r3, r3, #3
 8004498:	2b03      	cmp	r3, #3
 800449a:	d817      	bhi.n	80044cc <UART_SetConfig+0xb8>
 800449c:	a201      	add	r2, pc, #4	; (adr r2, 80044a4 <UART_SetConfig+0x90>)
 800449e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a2:	bf00      	nop
 80044a4:	080044b5 	.word	0x080044b5
 80044a8:	080044c1 	.word	0x080044c1
 80044ac:	080044c7 	.word	0x080044c7
 80044b0:	080044bb 	.word	0x080044bb
 80044b4:	2300      	movs	r3, #0
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e01d      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044ba:	2302      	movs	r3, #2
 80044bc:	77fb      	strb	r3, [r7, #31]
 80044be:	e01a      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044c0:	2304      	movs	r3, #4
 80044c2:	77fb      	strb	r3, [r7, #31]
 80044c4:	e017      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044c6:	2308      	movs	r3, #8
 80044c8:	77fb      	strb	r3, [r7, #31]
 80044ca:	e014      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044cc:	2310      	movs	r3, #16
 80044ce:	77fb      	strb	r3, [r7, #31]
 80044d0:	e011      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a67      	ldr	r2, [pc, #412]	; (8004674 <UART_SetConfig+0x260>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d102      	bne.n	80044e2 <UART_SetConfig+0xce>
 80044dc:	2300      	movs	r3, #0
 80044de:	77fb      	strb	r3, [r7, #31]
 80044e0:	e009      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a64      	ldr	r2, [pc, #400]	; (8004678 <UART_SetConfig+0x264>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d102      	bne.n	80044f2 <UART_SetConfig+0xde>
 80044ec:	2300      	movs	r3, #0
 80044ee:	77fb      	strb	r3, [r7, #31]
 80044f0:	e001      	b.n	80044f6 <UART_SetConfig+0xe2>
 80044f2:	2310      	movs	r3, #16
 80044f4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044fe:	d15a      	bne.n	80045b6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004500:	7ffb      	ldrb	r3, [r7, #31]
 8004502:	2b08      	cmp	r3, #8
 8004504:	d827      	bhi.n	8004556 <UART_SetConfig+0x142>
 8004506:	a201      	add	r2, pc, #4	; (adr r2, 800450c <UART_SetConfig+0xf8>)
 8004508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450c:	08004531 	.word	0x08004531
 8004510:	08004539 	.word	0x08004539
 8004514:	08004541 	.word	0x08004541
 8004518:	08004557 	.word	0x08004557
 800451c:	08004547 	.word	0x08004547
 8004520:	08004557 	.word	0x08004557
 8004524:	08004557 	.word	0x08004557
 8004528:	08004557 	.word	0x08004557
 800452c:	0800454f 	.word	0x0800454f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004530:	f7ff fd4c 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 8004534:	61b8      	str	r0, [r7, #24]
        break;
 8004536:	e013      	b.n	8004560 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004538:	f7ff fd6a 	bl	8004010 <HAL_RCC_GetPCLK2Freq>
 800453c:	61b8      	str	r0, [r7, #24]
        break;
 800453e:	e00f      	b.n	8004560 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004540:	4b4e      	ldr	r3, [pc, #312]	; (800467c <UART_SetConfig+0x268>)
 8004542:	61bb      	str	r3, [r7, #24]
        break;
 8004544:	e00c      	b.n	8004560 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004546:	f7ff fccb 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 800454a:	61b8      	str	r0, [r7, #24]
        break;
 800454c:	e008      	b.n	8004560 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800454e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004552:	61bb      	str	r3, [r7, #24]
        break;
 8004554:	e004      	b.n	8004560 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	77bb      	strb	r3, [r7, #30]
        break;
 800455e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d074      	beq.n	8004650 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	005a      	lsls	r2, r3, #1
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	085b      	lsrs	r3, r3, #1
 8004570:	441a      	add	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	fbb2 f3f3 	udiv	r3, r2, r3
 800457a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	2b0f      	cmp	r3, #15
 8004580:	d916      	bls.n	80045b0 <UART_SetConfig+0x19c>
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004588:	d212      	bcs.n	80045b0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	b29b      	uxth	r3, r3
 800458e:	f023 030f 	bic.w	r3, r3, #15
 8004592:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	085b      	lsrs	r3, r3, #1
 8004598:	b29b      	uxth	r3, r3
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	b29a      	uxth	r2, r3
 80045a0:	89fb      	ldrh	r3, [r7, #14]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	89fa      	ldrh	r2, [r7, #14]
 80045ac:	60da      	str	r2, [r3, #12]
 80045ae:	e04f      	b.n	8004650 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	77bb      	strb	r3, [r7, #30]
 80045b4:	e04c      	b.n	8004650 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045b6:	7ffb      	ldrb	r3, [r7, #31]
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d828      	bhi.n	800460e <UART_SetConfig+0x1fa>
 80045bc:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <UART_SetConfig+0x1b0>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045e9 	.word	0x080045e9
 80045c8:	080045f1 	.word	0x080045f1
 80045cc:	080045f9 	.word	0x080045f9
 80045d0:	0800460f 	.word	0x0800460f
 80045d4:	080045ff 	.word	0x080045ff
 80045d8:	0800460f 	.word	0x0800460f
 80045dc:	0800460f 	.word	0x0800460f
 80045e0:	0800460f 	.word	0x0800460f
 80045e4:	08004607 	.word	0x08004607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045e8:	f7ff fcf0 	bl	8003fcc <HAL_RCC_GetPCLK1Freq>
 80045ec:	61b8      	str	r0, [r7, #24]
        break;
 80045ee:	e013      	b.n	8004618 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045f0:	f7ff fd0e 	bl	8004010 <HAL_RCC_GetPCLK2Freq>
 80045f4:	61b8      	str	r0, [r7, #24]
        break;
 80045f6:	e00f      	b.n	8004618 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045f8:	4b20      	ldr	r3, [pc, #128]	; (800467c <UART_SetConfig+0x268>)
 80045fa:	61bb      	str	r3, [r7, #24]
        break;
 80045fc:	e00c      	b.n	8004618 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045fe:	f7ff fc6f 	bl	8003ee0 <HAL_RCC_GetSysClockFreq>
 8004602:	61b8      	str	r0, [r7, #24]
        break;
 8004604:	e008      	b.n	8004618 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004606:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800460a:	61bb      	str	r3, [r7, #24]
        break;
 800460c:	e004      	b.n	8004618 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800460e:	2300      	movs	r3, #0
 8004610:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	77bb      	strb	r3, [r7, #30]
        break;
 8004616:	bf00      	nop
    }

    if (pclk != 0U)
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d018      	beq.n	8004650 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	085a      	lsrs	r2, r3, #1
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	441a      	add	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004630:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b0f      	cmp	r3, #15
 8004636:	d909      	bls.n	800464c <UART_SetConfig+0x238>
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800463e:	d205      	bcs.n	800464c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	b29a      	uxth	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	60da      	str	r2, [r3, #12]
 800464a:	e001      	b.n	8004650 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800465c:	7fbb      	ldrb	r3, [r7, #30]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	efff69f3 	.word	0xefff69f3
 800466c:	40013800 	.word	0x40013800
 8004670:	40021000 	.word	0x40021000
 8004674:	40004400 	.word	0x40004400
 8004678:	40004800 	.word	0x40004800
 800467c:	007a1200 	.word	0x007a1200

08004680 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00a      	beq.n	80046aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	430a      	orrs	r2, r1
 80046ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00a      	beq.n	80046ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	f003 0308 	and.w	r3, r3, #8
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004714:	f003 0310 	and.w	r3, r3, #16
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00a      	beq.n	8004732 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004736:	f003 0320 	and.w	r3, r3, #32
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475c:	2b00      	cmp	r3, #0
 800475e:	d01a      	beq.n	8004796 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800477e:	d10a      	bne.n	8004796 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	430a      	orrs	r2, r1
 8004794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	605a      	str	r2, [r3, #4]
  }
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b098      	sub	sp, #96	; 0x60
 80047c8:	af02      	add	r7, sp, #8
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047d4:	f7fc ff46 	bl	8001664 <HAL_GetTick>
 80047d8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0308 	and.w	r3, r3, #8
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d12e      	bne.n	8004846 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047f0:	2200      	movs	r2, #0
 80047f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f88c 	bl	8004914 <UART_WaitOnFlagUntilTimeout>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d021      	beq.n	8004846 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480a:	e853 3f00 	ldrex	r3, [r3]
 800480e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004812:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004816:	653b      	str	r3, [r7, #80]	; 0x50
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	461a      	mov	r2, r3
 800481e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004820:	647b      	str	r3, [r7, #68]	; 0x44
 8004822:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004824:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004826:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004828:	e841 2300 	strex	r3, r2, [r1]
 800482c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800482e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1e6      	bne.n	8004802 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2220      	movs	r2, #32
 8004838:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e062      	b.n	800490c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b04      	cmp	r3, #4
 8004852:	d149      	bne.n	80048e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004854:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800485c:	2200      	movs	r2, #0
 800485e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f856 	bl	8004914 <UART_WaitOnFlagUntilTimeout>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d03c      	beq.n	80048e8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	623b      	str	r3, [r7, #32]
   return(result);
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	461a      	mov	r2, r3
 800488a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800488c:	633b      	str	r3, [r7, #48]	; 0x30
 800488e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004894:	e841 2300 	strex	r3, r2, [r1]
 8004898:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e6      	bne.n	800486e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	3308      	adds	r3, #8
 80048a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f023 0301 	bic.w	r3, r3, #1
 80048b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3308      	adds	r3, #8
 80048be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048c0:	61fa      	str	r2, [r7, #28]
 80048c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	69b9      	ldr	r1, [r7, #24]
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	617b      	str	r3, [r7, #20]
   return(result);
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e5      	bne.n	80048a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e011      	b.n	800490c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2220      	movs	r2, #32
 80048ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3758      	adds	r7, #88	; 0x58
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004924:	e049      	b.n	80049ba <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492c:	d045      	beq.n	80049ba <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800492e:	f7fc fe99 	bl	8001664 <HAL_GetTick>
 8004932:	4602      	mov	r2, r0
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	429a      	cmp	r2, r3
 800493c:	d302      	bcc.n	8004944 <UART_WaitOnFlagUntilTimeout+0x30>
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e048      	b.n	80049da <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0304 	and.w	r3, r3, #4
 8004952:	2b00      	cmp	r3, #0
 8004954:	d031      	beq.n	80049ba <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f003 0308 	and.w	r3, r3, #8
 8004960:	2b08      	cmp	r3, #8
 8004962:	d110      	bne.n	8004986 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2208      	movs	r2, #8
 800496a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 f838 	bl	80049e2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2208      	movs	r2, #8
 8004976:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e029      	b.n	80049da <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004990:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004994:	d111      	bne.n	80049ba <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800499e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f81e 	bl	80049e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2220      	movs	r2, #32
 80049aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e00f      	b.n	80049da <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69da      	ldr	r2, [r3, #28]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	4013      	ands	r3, r2
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	bf0c      	ite	eq
 80049ca:	2301      	moveq	r3, #1
 80049cc:	2300      	movne	r3, #0
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	461a      	mov	r2, r3
 80049d2:	79fb      	ldrb	r3, [r7, #7]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d0a6      	beq.n	8004926 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049d8:	2300      	movs	r3, #0
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b095      	sub	sp, #84	; 0x54
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80049f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a08:	643b      	str	r3, [r7, #64]	; 0x40
 8004a0a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a0e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a10:	e841 2300 	strex	r3, r2, [r1]
 8004a14:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e6      	bne.n	80049ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3308      	adds	r3, #8
 8004a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	e853 3f00 	ldrex	r3, [r3]
 8004a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f023 0301 	bic.w	r3, r3, #1
 8004a32:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	3308      	adds	r3, #8
 8004a3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a44:	e841 2300 	strex	r3, r2, [r1]
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1e5      	bne.n	8004a1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d118      	bne.n	8004a8a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	e853 3f00 	ldrex	r3, [r3]
 8004a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	f023 0310 	bic.w	r3, r3, #16
 8004a6c:	647b      	str	r3, [r7, #68]	; 0x44
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a76:	61bb      	str	r3, [r7, #24]
 8004a78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	6979      	ldr	r1, [r7, #20]
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	e841 2300 	strex	r3, r2, [r1]
 8004a82:	613b      	str	r3, [r7, #16]
   return(result);
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1e6      	bne.n	8004a58 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004a9e:	bf00      	nop
 8004aa0:	3754      	adds	r7, #84	; 0x54
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <__cvt>:
 8004aaa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aae:	ec55 4b10 	vmov	r4, r5, d0
 8004ab2:	2d00      	cmp	r5, #0
 8004ab4:	460e      	mov	r6, r1
 8004ab6:	4619      	mov	r1, r3
 8004ab8:	462b      	mov	r3, r5
 8004aba:	bfbb      	ittet	lt
 8004abc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ac0:	461d      	movlt	r5, r3
 8004ac2:	2300      	movge	r3, #0
 8004ac4:	232d      	movlt	r3, #45	; 0x2d
 8004ac6:	700b      	strb	r3, [r1, #0]
 8004ac8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004aca:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ace:	4691      	mov	r9, r2
 8004ad0:	f023 0820 	bic.w	r8, r3, #32
 8004ad4:	bfbc      	itt	lt
 8004ad6:	4622      	movlt	r2, r4
 8004ad8:	4614      	movlt	r4, r2
 8004ada:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ade:	d005      	beq.n	8004aec <__cvt+0x42>
 8004ae0:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ae4:	d100      	bne.n	8004ae8 <__cvt+0x3e>
 8004ae6:	3601      	adds	r6, #1
 8004ae8:	2102      	movs	r1, #2
 8004aea:	e000      	b.n	8004aee <__cvt+0x44>
 8004aec:	2103      	movs	r1, #3
 8004aee:	ab03      	add	r3, sp, #12
 8004af0:	9301      	str	r3, [sp, #4]
 8004af2:	ab02      	add	r3, sp, #8
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	ec45 4b10 	vmov	d0, r4, r5
 8004afa:	4653      	mov	r3, sl
 8004afc:	4632      	mov	r2, r6
 8004afe:	f001 f87f 	bl	8005c00 <_dtoa_r>
 8004b02:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b06:	4607      	mov	r7, r0
 8004b08:	d102      	bne.n	8004b10 <__cvt+0x66>
 8004b0a:	f019 0f01 	tst.w	r9, #1
 8004b0e:	d022      	beq.n	8004b56 <__cvt+0xac>
 8004b10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b14:	eb07 0906 	add.w	r9, r7, r6
 8004b18:	d110      	bne.n	8004b3c <__cvt+0x92>
 8004b1a:	783b      	ldrb	r3, [r7, #0]
 8004b1c:	2b30      	cmp	r3, #48	; 0x30
 8004b1e:	d10a      	bne.n	8004b36 <__cvt+0x8c>
 8004b20:	2200      	movs	r2, #0
 8004b22:	2300      	movs	r3, #0
 8004b24:	4620      	mov	r0, r4
 8004b26:	4629      	mov	r1, r5
 8004b28:	f7fb ffce 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b2c:	b918      	cbnz	r0, 8004b36 <__cvt+0x8c>
 8004b2e:	f1c6 0601 	rsb	r6, r6, #1
 8004b32:	f8ca 6000 	str.w	r6, [sl]
 8004b36:	f8da 3000 	ldr.w	r3, [sl]
 8004b3a:	4499      	add	r9, r3
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2300      	movs	r3, #0
 8004b40:	4620      	mov	r0, r4
 8004b42:	4629      	mov	r1, r5
 8004b44:	f7fb ffc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004b48:	b108      	cbz	r0, 8004b4e <__cvt+0xa4>
 8004b4a:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b4e:	2230      	movs	r2, #48	; 0x30
 8004b50:	9b03      	ldr	r3, [sp, #12]
 8004b52:	454b      	cmp	r3, r9
 8004b54:	d307      	bcc.n	8004b66 <__cvt+0xbc>
 8004b56:	9b03      	ldr	r3, [sp, #12]
 8004b58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b5a:	1bdb      	subs	r3, r3, r7
 8004b5c:	4638      	mov	r0, r7
 8004b5e:	6013      	str	r3, [r2, #0]
 8004b60:	b004      	add	sp, #16
 8004b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b66:	1c59      	adds	r1, r3, #1
 8004b68:	9103      	str	r1, [sp, #12]
 8004b6a:	701a      	strb	r2, [r3, #0]
 8004b6c:	e7f0      	b.n	8004b50 <__cvt+0xa6>

08004b6e <__exponent>:
 8004b6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b70:	4603      	mov	r3, r0
 8004b72:	2900      	cmp	r1, #0
 8004b74:	bfb8      	it	lt
 8004b76:	4249      	neglt	r1, r1
 8004b78:	f803 2b02 	strb.w	r2, [r3], #2
 8004b7c:	bfb4      	ite	lt
 8004b7e:	222d      	movlt	r2, #45	; 0x2d
 8004b80:	222b      	movge	r2, #43	; 0x2b
 8004b82:	2909      	cmp	r1, #9
 8004b84:	7042      	strb	r2, [r0, #1]
 8004b86:	dd2a      	ble.n	8004bde <__exponent+0x70>
 8004b88:	f10d 0207 	add.w	r2, sp, #7
 8004b8c:	4617      	mov	r7, r2
 8004b8e:	260a      	movs	r6, #10
 8004b90:	4694      	mov	ip, r2
 8004b92:	fb91 f5f6 	sdiv	r5, r1, r6
 8004b96:	fb06 1415 	mls	r4, r6, r5, r1
 8004b9a:	3430      	adds	r4, #48	; 0x30
 8004b9c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004ba0:	460c      	mov	r4, r1
 8004ba2:	2c63      	cmp	r4, #99	; 0x63
 8004ba4:	f102 32ff 	add.w	r2, r2, #4294967295
 8004ba8:	4629      	mov	r1, r5
 8004baa:	dcf1      	bgt.n	8004b90 <__exponent+0x22>
 8004bac:	3130      	adds	r1, #48	; 0x30
 8004bae:	f1ac 0402 	sub.w	r4, ip, #2
 8004bb2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004bb6:	1c41      	adds	r1, r0, #1
 8004bb8:	4622      	mov	r2, r4
 8004bba:	42ba      	cmp	r2, r7
 8004bbc:	d30a      	bcc.n	8004bd4 <__exponent+0x66>
 8004bbe:	f10d 0209 	add.w	r2, sp, #9
 8004bc2:	eba2 020c 	sub.w	r2, r2, ip
 8004bc6:	42bc      	cmp	r4, r7
 8004bc8:	bf88      	it	hi
 8004bca:	2200      	movhi	r2, #0
 8004bcc:	4413      	add	r3, r2
 8004bce:	1a18      	subs	r0, r3, r0
 8004bd0:	b003      	add	sp, #12
 8004bd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bd4:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004bd8:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004bdc:	e7ed      	b.n	8004bba <__exponent+0x4c>
 8004bde:	2330      	movs	r3, #48	; 0x30
 8004be0:	3130      	adds	r1, #48	; 0x30
 8004be2:	7083      	strb	r3, [r0, #2]
 8004be4:	70c1      	strb	r1, [r0, #3]
 8004be6:	1d03      	adds	r3, r0, #4
 8004be8:	e7f1      	b.n	8004bce <__exponent+0x60>
	...

08004bec <_printf_float>:
 8004bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf0:	ed2d 8b02 	vpush	{d8}
 8004bf4:	b08d      	sub	sp, #52	; 0x34
 8004bf6:	460c      	mov	r4, r1
 8004bf8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004bfc:	4616      	mov	r6, r2
 8004bfe:	461f      	mov	r7, r3
 8004c00:	4605      	mov	r5, r0
 8004c02:	f000 fef7 	bl	80059f4 <_localeconv_r>
 8004c06:	f8d0 a000 	ldr.w	sl, [r0]
 8004c0a:	4650      	mov	r0, sl
 8004c0c:	f7fb fb30 	bl	8000270 <strlen>
 8004c10:	2300      	movs	r3, #0
 8004c12:	930a      	str	r3, [sp, #40]	; 0x28
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	9305      	str	r3, [sp, #20]
 8004c18:	f8d8 3000 	ldr.w	r3, [r8]
 8004c1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c20:	3307      	adds	r3, #7
 8004c22:	f023 0307 	bic.w	r3, r3, #7
 8004c26:	f103 0208 	add.w	r2, r3, #8
 8004c2a:	f8c8 2000 	str.w	r2, [r8]
 8004c2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c36:	9307      	str	r3, [sp, #28]
 8004c38:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c3c:	ee08 0a10 	vmov	s16, r0
 8004c40:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004c44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c48:	4b9e      	ldr	r3, [pc, #632]	; (8004ec4 <_printf_float+0x2d8>)
 8004c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c4e:	f7fb ff6d 	bl	8000b2c <__aeabi_dcmpun>
 8004c52:	bb88      	cbnz	r0, 8004cb8 <_printf_float+0xcc>
 8004c54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c58:	4b9a      	ldr	r3, [pc, #616]	; (8004ec4 <_printf_float+0x2d8>)
 8004c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8004c5e:	f7fb ff47 	bl	8000af0 <__aeabi_dcmple>
 8004c62:	bb48      	cbnz	r0, 8004cb8 <_printf_float+0xcc>
 8004c64:	2200      	movs	r2, #0
 8004c66:	2300      	movs	r3, #0
 8004c68:	4640      	mov	r0, r8
 8004c6a:	4649      	mov	r1, r9
 8004c6c:	f7fb ff36 	bl	8000adc <__aeabi_dcmplt>
 8004c70:	b110      	cbz	r0, 8004c78 <_printf_float+0x8c>
 8004c72:	232d      	movs	r3, #45	; 0x2d
 8004c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c78:	4a93      	ldr	r2, [pc, #588]	; (8004ec8 <_printf_float+0x2dc>)
 8004c7a:	4b94      	ldr	r3, [pc, #592]	; (8004ecc <_printf_float+0x2e0>)
 8004c7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004c80:	bf94      	ite	ls
 8004c82:	4690      	movls	r8, r2
 8004c84:	4698      	movhi	r8, r3
 8004c86:	2303      	movs	r3, #3
 8004c88:	6123      	str	r3, [r4, #16]
 8004c8a:	9b05      	ldr	r3, [sp, #20]
 8004c8c:	f023 0304 	bic.w	r3, r3, #4
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	f04f 0900 	mov.w	r9, #0
 8004c96:	9700      	str	r7, [sp, #0]
 8004c98:	4633      	mov	r3, r6
 8004c9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c9c:	4621      	mov	r1, r4
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	f000 f9da 	bl	8005058 <_printf_common>
 8004ca4:	3001      	adds	r0, #1
 8004ca6:	f040 8090 	bne.w	8004dca <_printf_float+0x1de>
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	b00d      	add	sp, #52	; 0x34
 8004cb0:	ecbd 8b02 	vpop	{d8}
 8004cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb8:	4642      	mov	r2, r8
 8004cba:	464b      	mov	r3, r9
 8004cbc:	4640      	mov	r0, r8
 8004cbe:	4649      	mov	r1, r9
 8004cc0:	f7fb ff34 	bl	8000b2c <__aeabi_dcmpun>
 8004cc4:	b140      	cbz	r0, 8004cd8 <_printf_float+0xec>
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	bfbc      	itt	lt
 8004ccc:	232d      	movlt	r3, #45	; 0x2d
 8004cce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004cd2:	4a7f      	ldr	r2, [pc, #508]	; (8004ed0 <_printf_float+0x2e4>)
 8004cd4:	4b7f      	ldr	r3, [pc, #508]	; (8004ed4 <_printf_float+0x2e8>)
 8004cd6:	e7d1      	b.n	8004c7c <_printf_float+0x90>
 8004cd8:	6863      	ldr	r3, [r4, #4]
 8004cda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004cde:	9206      	str	r2, [sp, #24]
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	d13f      	bne.n	8004d64 <_printf_float+0x178>
 8004ce4:	2306      	movs	r3, #6
 8004ce6:	6063      	str	r3, [r4, #4]
 8004ce8:	9b05      	ldr	r3, [sp, #20]
 8004cea:	6861      	ldr	r1, [r4, #4]
 8004cec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	9303      	str	r3, [sp, #12]
 8004cf4:	ab0a      	add	r3, sp, #40	; 0x28
 8004cf6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004cfa:	ab09      	add	r3, sp, #36	; 0x24
 8004cfc:	ec49 8b10 	vmov	d0, r8, r9
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	6022      	str	r2, [r4, #0]
 8004d04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d08:	4628      	mov	r0, r5
 8004d0a:	f7ff fece 	bl	8004aaa <__cvt>
 8004d0e:	9b06      	ldr	r3, [sp, #24]
 8004d10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d12:	2b47      	cmp	r3, #71	; 0x47
 8004d14:	4680      	mov	r8, r0
 8004d16:	d108      	bne.n	8004d2a <_printf_float+0x13e>
 8004d18:	1cc8      	adds	r0, r1, #3
 8004d1a:	db02      	blt.n	8004d22 <_printf_float+0x136>
 8004d1c:	6863      	ldr	r3, [r4, #4]
 8004d1e:	4299      	cmp	r1, r3
 8004d20:	dd41      	ble.n	8004da6 <_printf_float+0x1ba>
 8004d22:	f1ab 0302 	sub.w	r3, fp, #2
 8004d26:	fa5f fb83 	uxtb.w	fp, r3
 8004d2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d2e:	d820      	bhi.n	8004d72 <_printf_float+0x186>
 8004d30:	3901      	subs	r1, #1
 8004d32:	465a      	mov	r2, fp
 8004d34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004d38:	9109      	str	r1, [sp, #36]	; 0x24
 8004d3a:	f7ff ff18 	bl	8004b6e <__exponent>
 8004d3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d40:	1813      	adds	r3, r2, r0
 8004d42:	2a01      	cmp	r2, #1
 8004d44:	4681      	mov	r9, r0
 8004d46:	6123      	str	r3, [r4, #16]
 8004d48:	dc02      	bgt.n	8004d50 <_printf_float+0x164>
 8004d4a:	6822      	ldr	r2, [r4, #0]
 8004d4c:	07d2      	lsls	r2, r2, #31
 8004d4e:	d501      	bpl.n	8004d54 <_printf_float+0x168>
 8004d50:	3301      	adds	r3, #1
 8004d52:	6123      	str	r3, [r4, #16]
 8004d54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d09c      	beq.n	8004c96 <_printf_float+0xaa>
 8004d5c:	232d      	movs	r3, #45	; 0x2d
 8004d5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d62:	e798      	b.n	8004c96 <_printf_float+0xaa>
 8004d64:	9a06      	ldr	r2, [sp, #24]
 8004d66:	2a47      	cmp	r2, #71	; 0x47
 8004d68:	d1be      	bne.n	8004ce8 <_printf_float+0xfc>
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1bc      	bne.n	8004ce8 <_printf_float+0xfc>
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e7b9      	b.n	8004ce6 <_printf_float+0xfa>
 8004d72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004d76:	d118      	bne.n	8004daa <_printf_float+0x1be>
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	6863      	ldr	r3, [r4, #4]
 8004d7c:	dd0b      	ble.n	8004d96 <_printf_float+0x1aa>
 8004d7e:	6121      	str	r1, [r4, #16]
 8004d80:	b913      	cbnz	r3, 8004d88 <_printf_float+0x19c>
 8004d82:	6822      	ldr	r2, [r4, #0]
 8004d84:	07d0      	lsls	r0, r2, #31
 8004d86:	d502      	bpl.n	8004d8e <_printf_float+0x1a2>
 8004d88:	3301      	adds	r3, #1
 8004d8a:	440b      	add	r3, r1
 8004d8c:	6123      	str	r3, [r4, #16]
 8004d8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004d90:	f04f 0900 	mov.w	r9, #0
 8004d94:	e7de      	b.n	8004d54 <_printf_float+0x168>
 8004d96:	b913      	cbnz	r3, 8004d9e <_printf_float+0x1b2>
 8004d98:	6822      	ldr	r2, [r4, #0]
 8004d9a:	07d2      	lsls	r2, r2, #31
 8004d9c:	d501      	bpl.n	8004da2 <_printf_float+0x1b6>
 8004d9e:	3302      	adds	r3, #2
 8004da0:	e7f4      	b.n	8004d8c <_printf_float+0x1a0>
 8004da2:	2301      	movs	r3, #1
 8004da4:	e7f2      	b.n	8004d8c <_printf_float+0x1a0>
 8004da6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dac:	4299      	cmp	r1, r3
 8004dae:	db05      	blt.n	8004dbc <_printf_float+0x1d0>
 8004db0:	6823      	ldr	r3, [r4, #0]
 8004db2:	6121      	str	r1, [r4, #16]
 8004db4:	07d8      	lsls	r0, r3, #31
 8004db6:	d5ea      	bpl.n	8004d8e <_printf_float+0x1a2>
 8004db8:	1c4b      	adds	r3, r1, #1
 8004dba:	e7e7      	b.n	8004d8c <_printf_float+0x1a0>
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	bfd4      	ite	le
 8004dc0:	f1c1 0202 	rsble	r2, r1, #2
 8004dc4:	2201      	movgt	r2, #1
 8004dc6:	4413      	add	r3, r2
 8004dc8:	e7e0      	b.n	8004d8c <_printf_float+0x1a0>
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	055a      	lsls	r2, r3, #21
 8004dce:	d407      	bmi.n	8004de0 <_printf_float+0x1f4>
 8004dd0:	6923      	ldr	r3, [r4, #16]
 8004dd2:	4642      	mov	r2, r8
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d12c      	bne.n	8004e38 <_printf_float+0x24c>
 8004dde:	e764      	b.n	8004caa <_printf_float+0xbe>
 8004de0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004de4:	f240 80e0 	bls.w	8004fa8 <_printf_float+0x3bc>
 8004de8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004dec:	2200      	movs	r2, #0
 8004dee:	2300      	movs	r3, #0
 8004df0:	f7fb fe6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004df4:	2800      	cmp	r0, #0
 8004df6:	d034      	beq.n	8004e62 <_printf_float+0x276>
 8004df8:	4a37      	ldr	r2, [pc, #220]	; (8004ed8 <_printf_float+0x2ec>)
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	4631      	mov	r1, r6
 8004dfe:	4628      	mov	r0, r5
 8004e00:	47b8      	blx	r7
 8004e02:	3001      	adds	r0, #1
 8004e04:	f43f af51 	beq.w	8004caa <_printf_float+0xbe>
 8004e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	db02      	blt.n	8004e16 <_printf_float+0x22a>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	07d8      	lsls	r0, r3, #31
 8004e14:	d510      	bpl.n	8004e38 <_printf_float+0x24c>
 8004e16:	ee18 3a10 	vmov	r3, s16
 8004e1a:	4652      	mov	r2, sl
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f af41 	beq.w	8004caa <_printf_float+0xbe>
 8004e28:	f04f 0800 	mov.w	r8, #0
 8004e2c:	f104 091a 	add.w	r9, r4, #26
 8004e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e32:	3b01      	subs	r3, #1
 8004e34:	4543      	cmp	r3, r8
 8004e36:	dc09      	bgt.n	8004e4c <_printf_float+0x260>
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	079b      	lsls	r3, r3, #30
 8004e3c:	f100 8107 	bmi.w	800504e <_printf_float+0x462>
 8004e40:	68e0      	ldr	r0, [r4, #12]
 8004e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e44:	4298      	cmp	r0, r3
 8004e46:	bfb8      	it	lt
 8004e48:	4618      	movlt	r0, r3
 8004e4a:	e730      	b.n	8004cae <_printf_float+0xc2>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	464a      	mov	r2, r9
 8004e50:	4631      	mov	r1, r6
 8004e52:	4628      	mov	r0, r5
 8004e54:	47b8      	blx	r7
 8004e56:	3001      	adds	r0, #1
 8004e58:	f43f af27 	beq.w	8004caa <_printf_float+0xbe>
 8004e5c:	f108 0801 	add.w	r8, r8, #1
 8004e60:	e7e6      	b.n	8004e30 <_printf_float+0x244>
 8004e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dc39      	bgt.n	8004edc <_printf_float+0x2f0>
 8004e68:	4a1b      	ldr	r2, [pc, #108]	; (8004ed8 <_printf_float+0x2ec>)
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	4631      	mov	r1, r6
 8004e6e:	4628      	mov	r0, r5
 8004e70:	47b8      	blx	r7
 8004e72:	3001      	adds	r0, #1
 8004e74:	f43f af19 	beq.w	8004caa <_printf_float+0xbe>
 8004e78:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	d102      	bne.n	8004e86 <_printf_float+0x29a>
 8004e80:	6823      	ldr	r3, [r4, #0]
 8004e82:	07d9      	lsls	r1, r3, #31
 8004e84:	d5d8      	bpl.n	8004e38 <_printf_float+0x24c>
 8004e86:	ee18 3a10 	vmov	r3, s16
 8004e8a:	4652      	mov	r2, sl
 8004e8c:	4631      	mov	r1, r6
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b8      	blx	r7
 8004e92:	3001      	adds	r0, #1
 8004e94:	f43f af09 	beq.w	8004caa <_printf_float+0xbe>
 8004e98:	f04f 0900 	mov.w	r9, #0
 8004e9c:	f104 0a1a 	add.w	sl, r4, #26
 8004ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea2:	425b      	negs	r3, r3
 8004ea4:	454b      	cmp	r3, r9
 8004ea6:	dc01      	bgt.n	8004eac <_printf_float+0x2c0>
 8004ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eaa:	e792      	b.n	8004dd2 <_printf_float+0x1e6>
 8004eac:	2301      	movs	r3, #1
 8004eae:	4652      	mov	r2, sl
 8004eb0:	4631      	mov	r1, r6
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	47b8      	blx	r7
 8004eb6:	3001      	adds	r0, #1
 8004eb8:	f43f aef7 	beq.w	8004caa <_printf_float+0xbe>
 8004ebc:	f109 0901 	add.w	r9, r9, #1
 8004ec0:	e7ee      	b.n	8004ea0 <_printf_float+0x2b4>
 8004ec2:	bf00      	nop
 8004ec4:	7fefffff 	.word	0x7fefffff
 8004ec8:	080092a8 	.word	0x080092a8
 8004ecc:	080092ac 	.word	0x080092ac
 8004ed0:	080092b0 	.word	0x080092b0
 8004ed4:	080092b4 	.word	0x080092b4
 8004ed8:	080092b8 	.word	0x080092b8
 8004edc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ede:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	bfa8      	it	ge
 8004ee4:	461a      	movge	r2, r3
 8004ee6:	2a00      	cmp	r2, #0
 8004ee8:	4691      	mov	r9, r2
 8004eea:	dc37      	bgt.n	8004f5c <_printf_float+0x370>
 8004eec:	f04f 0b00 	mov.w	fp, #0
 8004ef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ef4:	f104 021a 	add.w	r2, r4, #26
 8004ef8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004efa:	9305      	str	r3, [sp, #20]
 8004efc:	eba3 0309 	sub.w	r3, r3, r9
 8004f00:	455b      	cmp	r3, fp
 8004f02:	dc33      	bgt.n	8004f6c <_printf_float+0x380>
 8004f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	db3b      	blt.n	8004f84 <_printf_float+0x398>
 8004f0c:	6823      	ldr	r3, [r4, #0]
 8004f0e:	07da      	lsls	r2, r3, #31
 8004f10:	d438      	bmi.n	8004f84 <_printf_float+0x398>
 8004f12:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004f16:	eba2 0903 	sub.w	r9, r2, r3
 8004f1a:	9b05      	ldr	r3, [sp, #20]
 8004f1c:	1ad2      	subs	r2, r2, r3
 8004f1e:	4591      	cmp	r9, r2
 8004f20:	bfa8      	it	ge
 8004f22:	4691      	movge	r9, r2
 8004f24:	f1b9 0f00 	cmp.w	r9, #0
 8004f28:	dc35      	bgt.n	8004f96 <_printf_float+0x3aa>
 8004f2a:	f04f 0800 	mov.w	r8, #0
 8004f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f32:	f104 0a1a 	add.w	sl, r4, #26
 8004f36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	eba3 0309 	sub.w	r3, r3, r9
 8004f40:	4543      	cmp	r3, r8
 8004f42:	f77f af79 	ble.w	8004e38 <_printf_float+0x24c>
 8004f46:	2301      	movs	r3, #1
 8004f48:	4652      	mov	r2, sl
 8004f4a:	4631      	mov	r1, r6
 8004f4c:	4628      	mov	r0, r5
 8004f4e:	47b8      	blx	r7
 8004f50:	3001      	adds	r0, #1
 8004f52:	f43f aeaa 	beq.w	8004caa <_printf_float+0xbe>
 8004f56:	f108 0801 	add.w	r8, r8, #1
 8004f5a:	e7ec      	b.n	8004f36 <_printf_float+0x34a>
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	4631      	mov	r1, r6
 8004f60:	4642      	mov	r2, r8
 8004f62:	4628      	mov	r0, r5
 8004f64:	47b8      	blx	r7
 8004f66:	3001      	adds	r0, #1
 8004f68:	d1c0      	bne.n	8004eec <_printf_float+0x300>
 8004f6a:	e69e      	b.n	8004caa <_printf_float+0xbe>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	4631      	mov	r1, r6
 8004f70:	4628      	mov	r0, r5
 8004f72:	9205      	str	r2, [sp, #20]
 8004f74:	47b8      	blx	r7
 8004f76:	3001      	adds	r0, #1
 8004f78:	f43f ae97 	beq.w	8004caa <_printf_float+0xbe>
 8004f7c:	9a05      	ldr	r2, [sp, #20]
 8004f7e:	f10b 0b01 	add.w	fp, fp, #1
 8004f82:	e7b9      	b.n	8004ef8 <_printf_float+0x30c>
 8004f84:	ee18 3a10 	vmov	r3, s16
 8004f88:	4652      	mov	r2, sl
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	47b8      	blx	r7
 8004f90:	3001      	adds	r0, #1
 8004f92:	d1be      	bne.n	8004f12 <_printf_float+0x326>
 8004f94:	e689      	b.n	8004caa <_printf_float+0xbe>
 8004f96:	9a05      	ldr	r2, [sp, #20]
 8004f98:	464b      	mov	r3, r9
 8004f9a:	4442      	add	r2, r8
 8004f9c:	4631      	mov	r1, r6
 8004f9e:	4628      	mov	r0, r5
 8004fa0:	47b8      	blx	r7
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d1c1      	bne.n	8004f2a <_printf_float+0x33e>
 8004fa6:	e680      	b.n	8004caa <_printf_float+0xbe>
 8004fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004faa:	2a01      	cmp	r2, #1
 8004fac:	dc01      	bgt.n	8004fb2 <_printf_float+0x3c6>
 8004fae:	07db      	lsls	r3, r3, #31
 8004fb0:	d53a      	bpl.n	8005028 <_printf_float+0x43c>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	f43f ae74 	beq.w	8004caa <_printf_float+0xbe>
 8004fc2:	ee18 3a10 	vmov	r3, s16
 8004fc6:	4652      	mov	r2, sl
 8004fc8:	4631      	mov	r1, r6
 8004fca:	4628      	mov	r0, r5
 8004fcc:	47b8      	blx	r7
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f43f ae6b 	beq.w	8004caa <_printf_float+0xbe>
 8004fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2300      	movs	r3, #0
 8004fdc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004fe0:	f7fb fd72 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fe4:	b9d8      	cbnz	r0, 800501e <_printf_float+0x432>
 8004fe6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004fea:	f108 0201 	add.w	r2, r8, #1
 8004fee:	4631      	mov	r1, r6
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	47b8      	blx	r7
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d10e      	bne.n	8005016 <_printf_float+0x42a>
 8004ff8:	e657      	b.n	8004caa <_printf_float+0xbe>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	4652      	mov	r2, sl
 8004ffe:	4631      	mov	r1, r6
 8005000:	4628      	mov	r0, r5
 8005002:	47b8      	blx	r7
 8005004:	3001      	adds	r0, #1
 8005006:	f43f ae50 	beq.w	8004caa <_printf_float+0xbe>
 800500a:	f108 0801 	add.w	r8, r8, #1
 800500e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005010:	3b01      	subs	r3, #1
 8005012:	4543      	cmp	r3, r8
 8005014:	dcf1      	bgt.n	8004ffa <_printf_float+0x40e>
 8005016:	464b      	mov	r3, r9
 8005018:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800501c:	e6da      	b.n	8004dd4 <_printf_float+0x1e8>
 800501e:	f04f 0800 	mov.w	r8, #0
 8005022:	f104 0a1a 	add.w	sl, r4, #26
 8005026:	e7f2      	b.n	800500e <_printf_float+0x422>
 8005028:	2301      	movs	r3, #1
 800502a:	4642      	mov	r2, r8
 800502c:	e7df      	b.n	8004fee <_printf_float+0x402>
 800502e:	2301      	movs	r3, #1
 8005030:	464a      	mov	r2, r9
 8005032:	4631      	mov	r1, r6
 8005034:	4628      	mov	r0, r5
 8005036:	47b8      	blx	r7
 8005038:	3001      	adds	r0, #1
 800503a:	f43f ae36 	beq.w	8004caa <_printf_float+0xbe>
 800503e:	f108 0801 	add.w	r8, r8, #1
 8005042:	68e3      	ldr	r3, [r4, #12]
 8005044:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005046:	1a5b      	subs	r3, r3, r1
 8005048:	4543      	cmp	r3, r8
 800504a:	dcf0      	bgt.n	800502e <_printf_float+0x442>
 800504c:	e6f8      	b.n	8004e40 <_printf_float+0x254>
 800504e:	f04f 0800 	mov.w	r8, #0
 8005052:	f104 0919 	add.w	r9, r4, #25
 8005056:	e7f4      	b.n	8005042 <_printf_float+0x456>

08005058 <_printf_common>:
 8005058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800505c:	4616      	mov	r6, r2
 800505e:	4699      	mov	r9, r3
 8005060:	688a      	ldr	r2, [r1, #8]
 8005062:	690b      	ldr	r3, [r1, #16]
 8005064:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005068:	4293      	cmp	r3, r2
 800506a:	bfb8      	it	lt
 800506c:	4613      	movlt	r3, r2
 800506e:	6033      	str	r3, [r6, #0]
 8005070:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005074:	4607      	mov	r7, r0
 8005076:	460c      	mov	r4, r1
 8005078:	b10a      	cbz	r2, 800507e <_printf_common+0x26>
 800507a:	3301      	adds	r3, #1
 800507c:	6033      	str	r3, [r6, #0]
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	0699      	lsls	r1, r3, #26
 8005082:	bf42      	ittt	mi
 8005084:	6833      	ldrmi	r3, [r6, #0]
 8005086:	3302      	addmi	r3, #2
 8005088:	6033      	strmi	r3, [r6, #0]
 800508a:	6825      	ldr	r5, [r4, #0]
 800508c:	f015 0506 	ands.w	r5, r5, #6
 8005090:	d106      	bne.n	80050a0 <_printf_common+0x48>
 8005092:	f104 0a19 	add.w	sl, r4, #25
 8005096:	68e3      	ldr	r3, [r4, #12]
 8005098:	6832      	ldr	r2, [r6, #0]
 800509a:	1a9b      	subs	r3, r3, r2
 800509c:	42ab      	cmp	r3, r5
 800509e:	dc26      	bgt.n	80050ee <_printf_common+0x96>
 80050a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050a4:	1e13      	subs	r3, r2, #0
 80050a6:	6822      	ldr	r2, [r4, #0]
 80050a8:	bf18      	it	ne
 80050aa:	2301      	movne	r3, #1
 80050ac:	0692      	lsls	r2, r2, #26
 80050ae:	d42b      	bmi.n	8005108 <_printf_common+0xb0>
 80050b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050b4:	4649      	mov	r1, r9
 80050b6:	4638      	mov	r0, r7
 80050b8:	47c0      	blx	r8
 80050ba:	3001      	adds	r0, #1
 80050bc:	d01e      	beq.n	80050fc <_printf_common+0xa4>
 80050be:	6823      	ldr	r3, [r4, #0]
 80050c0:	6922      	ldr	r2, [r4, #16]
 80050c2:	f003 0306 	and.w	r3, r3, #6
 80050c6:	2b04      	cmp	r3, #4
 80050c8:	bf02      	ittt	eq
 80050ca:	68e5      	ldreq	r5, [r4, #12]
 80050cc:	6833      	ldreq	r3, [r6, #0]
 80050ce:	1aed      	subeq	r5, r5, r3
 80050d0:	68a3      	ldr	r3, [r4, #8]
 80050d2:	bf0c      	ite	eq
 80050d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050d8:	2500      	movne	r5, #0
 80050da:	4293      	cmp	r3, r2
 80050dc:	bfc4      	itt	gt
 80050de:	1a9b      	subgt	r3, r3, r2
 80050e0:	18ed      	addgt	r5, r5, r3
 80050e2:	2600      	movs	r6, #0
 80050e4:	341a      	adds	r4, #26
 80050e6:	42b5      	cmp	r5, r6
 80050e8:	d11a      	bne.n	8005120 <_printf_common+0xc8>
 80050ea:	2000      	movs	r0, #0
 80050ec:	e008      	b.n	8005100 <_printf_common+0xa8>
 80050ee:	2301      	movs	r3, #1
 80050f0:	4652      	mov	r2, sl
 80050f2:	4649      	mov	r1, r9
 80050f4:	4638      	mov	r0, r7
 80050f6:	47c0      	blx	r8
 80050f8:	3001      	adds	r0, #1
 80050fa:	d103      	bne.n	8005104 <_printf_common+0xac>
 80050fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005104:	3501      	adds	r5, #1
 8005106:	e7c6      	b.n	8005096 <_printf_common+0x3e>
 8005108:	18e1      	adds	r1, r4, r3
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	2030      	movs	r0, #48	; 0x30
 800510e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005112:	4422      	add	r2, r4
 8005114:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005118:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800511c:	3302      	adds	r3, #2
 800511e:	e7c7      	b.n	80050b0 <_printf_common+0x58>
 8005120:	2301      	movs	r3, #1
 8005122:	4622      	mov	r2, r4
 8005124:	4649      	mov	r1, r9
 8005126:	4638      	mov	r0, r7
 8005128:	47c0      	blx	r8
 800512a:	3001      	adds	r0, #1
 800512c:	d0e6      	beq.n	80050fc <_printf_common+0xa4>
 800512e:	3601      	adds	r6, #1
 8005130:	e7d9      	b.n	80050e6 <_printf_common+0x8e>
	...

08005134 <_printf_i>:
 8005134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005138:	7e0f      	ldrb	r7, [r1, #24]
 800513a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800513c:	2f78      	cmp	r7, #120	; 0x78
 800513e:	4691      	mov	r9, r2
 8005140:	4680      	mov	r8, r0
 8005142:	460c      	mov	r4, r1
 8005144:	469a      	mov	sl, r3
 8005146:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800514a:	d807      	bhi.n	800515c <_printf_i+0x28>
 800514c:	2f62      	cmp	r7, #98	; 0x62
 800514e:	d80a      	bhi.n	8005166 <_printf_i+0x32>
 8005150:	2f00      	cmp	r7, #0
 8005152:	f000 80d4 	beq.w	80052fe <_printf_i+0x1ca>
 8005156:	2f58      	cmp	r7, #88	; 0x58
 8005158:	f000 80c0 	beq.w	80052dc <_printf_i+0x1a8>
 800515c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005160:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005164:	e03a      	b.n	80051dc <_printf_i+0xa8>
 8005166:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800516a:	2b15      	cmp	r3, #21
 800516c:	d8f6      	bhi.n	800515c <_printf_i+0x28>
 800516e:	a101      	add	r1, pc, #4	; (adr r1, 8005174 <_printf_i+0x40>)
 8005170:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005174:	080051cd 	.word	0x080051cd
 8005178:	080051e1 	.word	0x080051e1
 800517c:	0800515d 	.word	0x0800515d
 8005180:	0800515d 	.word	0x0800515d
 8005184:	0800515d 	.word	0x0800515d
 8005188:	0800515d 	.word	0x0800515d
 800518c:	080051e1 	.word	0x080051e1
 8005190:	0800515d 	.word	0x0800515d
 8005194:	0800515d 	.word	0x0800515d
 8005198:	0800515d 	.word	0x0800515d
 800519c:	0800515d 	.word	0x0800515d
 80051a0:	080052e5 	.word	0x080052e5
 80051a4:	0800520d 	.word	0x0800520d
 80051a8:	0800529f 	.word	0x0800529f
 80051ac:	0800515d 	.word	0x0800515d
 80051b0:	0800515d 	.word	0x0800515d
 80051b4:	08005307 	.word	0x08005307
 80051b8:	0800515d 	.word	0x0800515d
 80051bc:	0800520d 	.word	0x0800520d
 80051c0:	0800515d 	.word	0x0800515d
 80051c4:	0800515d 	.word	0x0800515d
 80051c8:	080052a7 	.word	0x080052a7
 80051cc:	682b      	ldr	r3, [r5, #0]
 80051ce:	1d1a      	adds	r2, r3, #4
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	602a      	str	r2, [r5, #0]
 80051d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051dc:	2301      	movs	r3, #1
 80051de:	e09f      	b.n	8005320 <_printf_i+0x1ec>
 80051e0:	6820      	ldr	r0, [r4, #0]
 80051e2:	682b      	ldr	r3, [r5, #0]
 80051e4:	0607      	lsls	r7, r0, #24
 80051e6:	f103 0104 	add.w	r1, r3, #4
 80051ea:	6029      	str	r1, [r5, #0]
 80051ec:	d501      	bpl.n	80051f2 <_printf_i+0xbe>
 80051ee:	681e      	ldr	r6, [r3, #0]
 80051f0:	e003      	b.n	80051fa <_printf_i+0xc6>
 80051f2:	0646      	lsls	r6, r0, #25
 80051f4:	d5fb      	bpl.n	80051ee <_printf_i+0xba>
 80051f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80051fa:	2e00      	cmp	r6, #0
 80051fc:	da03      	bge.n	8005206 <_printf_i+0xd2>
 80051fe:	232d      	movs	r3, #45	; 0x2d
 8005200:	4276      	negs	r6, r6
 8005202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005206:	485a      	ldr	r0, [pc, #360]	; (8005370 <_printf_i+0x23c>)
 8005208:	230a      	movs	r3, #10
 800520a:	e012      	b.n	8005232 <_printf_i+0xfe>
 800520c:	682b      	ldr	r3, [r5, #0]
 800520e:	6820      	ldr	r0, [r4, #0]
 8005210:	1d19      	adds	r1, r3, #4
 8005212:	6029      	str	r1, [r5, #0]
 8005214:	0605      	lsls	r5, r0, #24
 8005216:	d501      	bpl.n	800521c <_printf_i+0xe8>
 8005218:	681e      	ldr	r6, [r3, #0]
 800521a:	e002      	b.n	8005222 <_printf_i+0xee>
 800521c:	0641      	lsls	r1, r0, #25
 800521e:	d5fb      	bpl.n	8005218 <_printf_i+0xe4>
 8005220:	881e      	ldrh	r6, [r3, #0]
 8005222:	4853      	ldr	r0, [pc, #332]	; (8005370 <_printf_i+0x23c>)
 8005224:	2f6f      	cmp	r7, #111	; 0x6f
 8005226:	bf0c      	ite	eq
 8005228:	2308      	moveq	r3, #8
 800522a:	230a      	movne	r3, #10
 800522c:	2100      	movs	r1, #0
 800522e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005232:	6865      	ldr	r5, [r4, #4]
 8005234:	60a5      	str	r5, [r4, #8]
 8005236:	2d00      	cmp	r5, #0
 8005238:	bfa2      	ittt	ge
 800523a:	6821      	ldrge	r1, [r4, #0]
 800523c:	f021 0104 	bicge.w	r1, r1, #4
 8005240:	6021      	strge	r1, [r4, #0]
 8005242:	b90e      	cbnz	r6, 8005248 <_printf_i+0x114>
 8005244:	2d00      	cmp	r5, #0
 8005246:	d04b      	beq.n	80052e0 <_printf_i+0x1ac>
 8005248:	4615      	mov	r5, r2
 800524a:	fbb6 f1f3 	udiv	r1, r6, r3
 800524e:	fb03 6711 	mls	r7, r3, r1, r6
 8005252:	5dc7      	ldrb	r7, [r0, r7]
 8005254:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005258:	4637      	mov	r7, r6
 800525a:	42bb      	cmp	r3, r7
 800525c:	460e      	mov	r6, r1
 800525e:	d9f4      	bls.n	800524a <_printf_i+0x116>
 8005260:	2b08      	cmp	r3, #8
 8005262:	d10b      	bne.n	800527c <_printf_i+0x148>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	07de      	lsls	r6, r3, #31
 8005268:	d508      	bpl.n	800527c <_printf_i+0x148>
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	6861      	ldr	r1, [r4, #4]
 800526e:	4299      	cmp	r1, r3
 8005270:	bfde      	ittt	le
 8005272:	2330      	movle	r3, #48	; 0x30
 8005274:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005278:	f105 35ff 	addle.w	r5, r5, #4294967295
 800527c:	1b52      	subs	r2, r2, r5
 800527e:	6122      	str	r2, [r4, #16]
 8005280:	f8cd a000 	str.w	sl, [sp]
 8005284:	464b      	mov	r3, r9
 8005286:	aa03      	add	r2, sp, #12
 8005288:	4621      	mov	r1, r4
 800528a:	4640      	mov	r0, r8
 800528c:	f7ff fee4 	bl	8005058 <_printf_common>
 8005290:	3001      	adds	r0, #1
 8005292:	d14a      	bne.n	800532a <_printf_i+0x1f6>
 8005294:	f04f 30ff 	mov.w	r0, #4294967295
 8005298:	b004      	add	sp, #16
 800529a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	f043 0320 	orr.w	r3, r3, #32
 80052a4:	6023      	str	r3, [r4, #0]
 80052a6:	4833      	ldr	r0, [pc, #204]	; (8005374 <_printf_i+0x240>)
 80052a8:	2778      	movs	r7, #120	; 0x78
 80052aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80052ae:	6823      	ldr	r3, [r4, #0]
 80052b0:	6829      	ldr	r1, [r5, #0]
 80052b2:	061f      	lsls	r7, r3, #24
 80052b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80052b8:	d402      	bmi.n	80052c0 <_printf_i+0x18c>
 80052ba:	065f      	lsls	r7, r3, #25
 80052bc:	bf48      	it	mi
 80052be:	b2b6      	uxthmi	r6, r6
 80052c0:	07df      	lsls	r7, r3, #31
 80052c2:	bf48      	it	mi
 80052c4:	f043 0320 	orrmi.w	r3, r3, #32
 80052c8:	6029      	str	r1, [r5, #0]
 80052ca:	bf48      	it	mi
 80052cc:	6023      	strmi	r3, [r4, #0]
 80052ce:	b91e      	cbnz	r6, 80052d8 <_printf_i+0x1a4>
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	f023 0320 	bic.w	r3, r3, #32
 80052d6:	6023      	str	r3, [r4, #0]
 80052d8:	2310      	movs	r3, #16
 80052da:	e7a7      	b.n	800522c <_printf_i+0xf8>
 80052dc:	4824      	ldr	r0, [pc, #144]	; (8005370 <_printf_i+0x23c>)
 80052de:	e7e4      	b.n	80052aa <_printf_i+0x176>
 80052e0:	4615      	mov	r5, r2
 80052e2:	e7bd      	b.n	8005260 <_printf_i+0x12c>
 80052e4:	682b      	ldr	r3, [r5, #0]
 80052e6:	6826      	ldr	r6, [r4, #0]
 80052e8:	6961      	ldr	r1, [r4, #20]
 80052ea:	1d18      	adds	r0, r3, #4
 80052ec:	6028      	str	r0, [r5, #0]
 80052ee:	0635      	lsls	r5, r6, #24
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	d501      	bpl.n	80052f8 <_printf_i+0x1c4>
 80052f4:	6019      	str	r1, [r3, #0]
 80052f6:	e002      	b.n	80052fe <_printf_i+0x1ca>
 80052f8:	0670      	lsls	r0, r6, #25
 80052fa:	d5fb      	bpl.n	80052f4 <_printf_i+0x1c0>
 80052fc:	8019      	strh	r1, [r3, #0]
 80052fe:	2300      	movs	r3, #0
 8005300:	6123      	str	r3, [r4, #16]
 8005302:	4615      	mov	r5, r2
 8005304:	e7bc      	b.n	8005280 <_printf_i+0x14c>
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	1d1a      	adds	r2, r3, #4
 800530a:	602a      	str	r2, [r5, #0]
 800530c:	681d      	ldr	r5, [r3, #0]
 800530e:	6862      	ldr	r2, [r4, #4]
 8005310:	2100      	movs	r1, #0
 8005312:	4628      	mov	r0, r5
 8005314:	f7fa ff5c 	bl	80001d0 <memchr>
 8005318:	b108      	cbz	r0, 800531e <_printf_i+0x1ea>
 800531a:	1b40      	subs	r0, r0, r5
 800531c:	6060      	str	r0, [r4, #4]
 800531e:	6863      	ldr	r3, [r4, #4]
 8005320:	6123      	str	r3, [r4, #16]
 8005322:	2300      	movs	r3, #0
 8005324:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005328:	e7aa      	b.n	8005280 <_printf_i+0x14c>
 800532a:	6923      	ldr	r3, [r4, #16]
 800532c:	462a      	mov	r2, r5
 800532e:	4649      	mov	r1, r9
 8005330:	4640      	mov	r0, r8
 8005332:	47d0      	blx	sl
 8005334:	3001      	adds	r0, #1
 8005336:	d0ad      	beq.n	8005294 <_printf_i+0x160>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	079b      	lsls	r3, r3, #30
 800533c:	d413      	bmi.n	8005366 <_printf_i+0x232>
 800533e:	68e0      	ldr	r0, [r4, #12]
 8005340:	9b03      	ldr	r3, [sp, #12]
 8005342:	4298      	cmp	r0, r3
 8005344:	bfb8      	it	lt
 8005346:	4618      	movlt	r0, r3
 8005348:	e7a6      	b.n	8005298 <_printf_i+0x164>
 800534a:	2301      	movs	r3, #1
 800534c:	4632      	mov	r2, r6
 800534e:	4649      	mov	r1, r9
 8005350:	4640      	mov	r0, r8
 8005352:	47d0      	blx	sl
 8005354:	3001      	adds	r0, #1
 8005356:	d09d      	beq.n	8005294 <_printf_i+0x160>
 8005358:	3501      	adds	r5, #1
 800535a:	68e3      	ldr	r3, [r4, #12]
 800535c:	9903      	ldr	r1, [sp, #12]
 800535e:	1a5b      	subs	r3, r3, r1
 8005360:	42ab      	cmp	r3, r5
 8005362:	dcf2      	bgt.n	800534a <_printf_i+0x216>
 8005364:	e7eb      	b.n	800533e <_printf_i+0x20a>
 8005366:	2500      	movs	r5, #0
 8005368:	f104 0619 	add.w	r6, r4, #25
 800536c:	e7f5      	b.n	800535a <_printf_i+0x226>
 800536e:	bf00      	nop
 8005370:	080092ba 	.word	0x080092ba
 8005374:	080092cb 	.word	0x080092cb

08005378 <_scanf_float>:
 8005378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	b087      	sub	sp, #28
 800537e:	4617      	mov	r7, r2
 8005380:	9303      	str	r3, [sp, #12]
 8005382:	688b      	ldr	r3, [r1, #8]
 8005384:	1e5a      	subs	r2, r3, #1
 8005386:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800538a:	bf83      	ittte	hi
 800538c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005390:	195b      	addhi	r3, r3, r5
 8005392:	9302      	strhi	r3, [sp, #8]
 8005394:	2300      	movls	r3, #0
 8005396:	bf86      	itte	hi
 8005398:	f240 135d 	movwhi	r3, #349	; 0x15d
 800539c:	608b      	strhi	r3, [r1, #8]
 800539e:	9302      	strls	r3, [sp, #8]
 80053a0:	680b      	ldr	r3, [r1, #0]
 80053a2:	468b      	mov	fp, r1
 80053a4:	2500      	movs	r5, #0
 80053a6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80053aa:	f84b 3b1c 	str.w	r3, [fp], #28
 80053ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80053b2:	4680      	mov	r8, r0
 80053b4:	460c      	mov	r4, r1
 80053b6:	465e      	mov	r6, fp
 80053b8:	46aa      	mov	sl, r5
 80053ba:	46a9      	mov	r9, r5
 80053bc:	9501      	str	r5, [sp, #4]
 80053be:	68a2      	ldr	r2, [r4, #8]
 80053c0:	b152      	cbz	r2, 80053d8 <_scanf_float+0x60>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	2b4e      	cmp	r3, #78	; 0x4e
 80053c8:	d864      	bhi.n	8005494 <_scanf_float+0x11c>
 80053ca:	2b40      	cmp	r3, #64	; 0x40
 80053cc:	d83c      	bhi.n	8005448 <_scanf_float+0xd0>
 80053ce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80053d2:	b2c8      	uxtb	r0, r1
 80053d4:	280e      	cmp	r0, #14
 80053d6:	d93a      	bls.n	800544e <_scanf_float+0xd6>
 80053d8:	f1b9 0f00 	cmp.w	r9, #0
 80053dc:	d003      	beq.n	80053e6 <_scanf_float+0x6e>
 80053de:	6823      	ldr	r3, [r4, #0]
 80053e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80053ea:	f1ba 0f01 	cmp.w	sl, #1
 80053ee:	f200 8113 	bhi.w	8005618 <_scanf_float+0x2a0>
 80053f2:	455e      	cmp	r6, fp
 80053f4:	f200 8105 	bhi.w	8005602 <_scanf_float+0x28a>
 80053f8:	2501      	movs	r5, #1
 80053fa:	4628      	mov	r0, r5
 80053fc:	b007      	add	sp, #28
 80053fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005402:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005406:	2a0d      	cmp	r2, #13
 8005408:	d8e6      	bhi.n	80053d8 <_scanf_float+0x60>
 800540a:	a101      	add	r1, pc, #4	; (adr r1, 8005410 <_scanf_float+0x98>)
 800540c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005410:	0800554f 	.word	0x0800554f
 8005414:	080053d9 	.word	0x080053d9
 8005418:	080053d9 	.word	0x080053d9
 800541c:	080053d9 	.word	0x080053d9
 8005420:	080055af 	.word	0x080055af
 8005424:	08005587 	.word	0x08005587
 8005428:	080053d9 	.word	0x080053d9
 800542c:	080053d9 	.word	0x080053d9
 8005430:	0800555d 	.word	0x0800555d
 8005434:	080053d9 	.word	0x080053d9
 8005438:	080053d9 	.word	0x080053d9
 800543c:	080053d9 	.word	0x080053d9
 8005440:	080053d9 	.word	0x080053d9
 8005444:	08005515 	.word	0x08005515
 8005448:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800544c:	e7db      	b.n	8005406 <_scanf_float+0x8e>
 800544e:	290e      	cmp	r1, #14
 8005450:	d8c2      	bhi.n	80053d8 <_scanf_float+0x60>
 8005452:	a001      	add	r0, pc, #4	; (adr r0, 8005458 <_scanf_float+0xe0>)
 8005454:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005458:	08005507 	.word	0x08005507
 800545c:	080053d9 	.word	0x080053d9
 8005460:	08005507 	.word	0x08005507
 8005464:	0800559b 	.word	0x0800559b
 8005468:	080053d9 	.word	0x080053d9
 800546c:	080054b5 	.word	0x080054b5
 8005470:	080054f1 	.word	0x080054f1
 8005474:	080054f1 	.word	0x080054f1
 8005478:	080054f1 	.word	0x080054f1
 800547c:	080054f1 	.word	0x080054f1
 8005480:	080054f1 	.word	0x080054f1
 8005484:	080054f1 	.word	0x080054f1
 8005488:	080054f1 	.word	0x080054f1
 800548c:	080054f1 	.word	0x080054f1
 8005490:	080054f1 	.word	0x080054f1
 8005494:	2b6e      	cmp	r3, #110	; 0x6e
 8005496:	d809      	bhi.n	80054ac <_scanf_float+0x134>
 8005498:	2b60      	cmp	r3, #96	; 0x60
 800549a:	d8b2      	bhi.n	8005402 <_scanf_float+0x8a>
 800549c:	2b54      	cmp	r3, #84	; 0x54
 800549e:	d077      	beq.n	8005590 <_scanf_float+0x218>
 80054a0:	2b59      	cmp	r3, #89	; 0x59
 80054a2:	d199      	bne.n	80053d8 <_scanf_float+0x60>
 80054a4:	2d07      	cmp	r5, #7
 80054a6:	d197      	bne.n	80053d8 <_scanf_float+0x60>
 80054a8:	2508      	movs	r5, #8
 80054aa:	e029      	b.n	8005500 <_scanf_float+0x188>
 80054ac:	2b74      	cmp	r3, #116	; 0x74
 80054ae:	d06f      	beq.n	8005590 <_scanf_float+0x218>
 80054b0:	2b79      	cmp	r3, #121	; 0x79
 80054b2:	e7f6      	b.n	80054a2 <_scanf_float+0x12a>
 80054b4:	6821      	ldr	r1, [r4, #0]
 80054b6:	05c8      	lsls	r0, r1, #23
 80054b8:	d51a      	bpl.n	80054f0 <_scanf_float+0x178>
 80054ba:	9b02      	ldr	r3, [sp, #8]
 80054bc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80054c0:	6021      	str	r1, [r4, #0]
 80054c2:	f109 0901 	add.w	r9, r9, #1
 80054c6:	b11b      	cbz	r3, 80054d0 <_scanf_float+0x158>
 80054c8:	3b01      	subs	r3, #1
 80054ca:	3201      	adds	r2, #1
 80054cc:	9302      	str	r3, [sp, #8]
 80054ce:	60a2      	str	r2, [r4, #8]
 80054d0:	68a3      	ldr	r3, [r4, #8]
 80054d2:	3b01      	subs	r3, #1
 80054d4:	60a3      	str	r3, [r4, #8]
 80054d6:	6923      	ldr	r3, [r4, #16]
 80054d8:	3301      	adds	r3, #1
 80054da:	6123      	str	r3, [r4, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	3b01      	subs	r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	607b      	str	r3, [r7, #4]
 80054e4:	f340 8084 	ble.w	80055f0 <_scanf_float+0x278>
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	3301      	adds	r3, #1
 80054ec:	603b      	str	r3, [r7, #0]
 80054ee:	e766      	b.n	80053be <_scanf_float+0x46>
 80054f0:	eb1a 0f05 	cmn.w	sl, r5
 80054f4:	f47f af70 	bne.w	80053d8 <_scanf_float+0x60>
 80054f8:	6822      	ldr	r2, [r4, #0]
 80054fa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80054fe:	6022      	str	r2, [r4, #0]
 8005500:	f806 3b01 	strb.w	r3, [r6], #1
 8005504:	e7e4      	b.n	80054d0 <_scanf_float+0x158>
 8005506:	6822      	ldr	r2, [r4, #0]
 8005508:	0610      	lsls	r0, r2, #24
 800550a:	f57f af65 	bpl.w	80053d8 <_scanf_float+0x60>
 800550e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005512:	e7f4      	b.n	80054fe <_scanf_float+0x186>
 8005514:	f1ba 0f00 	cmp.w	sl, #0
 8005518:	d10e      	bne.n	8005538 <_scanf_float+0x1c0>
 800551a:	f1b9 0f00 	cmp.w	r9, #0
 800551e:	d10e      	bne.n	800553e <_scanf_float+0x1c6>
 8005520:	6822      	ldr	r2, [r4, #0]
 8005522:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005526:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800552a:	d108      	bne.n	800553e <_scanf_float+0x1c6>
 800552c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005530:	6022      	str	r2, [r4, #0]
 8005532:	f04f 0a01 	mov.w	sl, #1
 8005536:	e7e3      	b.n	8005500 <_scanf_float+0x188>
 8005538:	f1ba 0f02 	cmp.w	sl, #2
 800553c:	d055      	beq.n	80055ea <_scanf_float+0x272>
 800553e:	2d01      	cmp	r5, #1
 8005540:	d002      	beq.n	8005548 <_scanf_float+0x1d0>
 8005542:	2d04      	cmp	r5, #4
 8005544:	f47f af48 	bne.w	80053d8 <_scanf_float+0x60>
 8005548:	3501      	adds	r5, #1
 800554a:	b2ed      	uxtb	r5, r5
 800554c:	e7d8      	b.n	8005500 <_scanf_float+0x188>
 800554e:	f1ba 0f01 	cmp.w	sl, #1
 8005552:	f47f af41 	bne.w	80053d8 <_scanf_float+0x60>
 8005556:	f04f 0a02 	mov.w	sl, #2
 800555a:	e7d1      	b.n	8005500 <_scanf_float+0x188>
 800555c:	b97d      	cbnz	r5, 800557e <_scanf_float+0x206>
 800555e:	f1b9 0f00 	cmp.w	r9, #0
 8005562:	f47f af3c 	bne.w	80053de <_scanf_float+0x66>
 8005566:	6822      	ldr	r2, [r4, #0]
 8005568:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800556c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005570:	f47f af39 	bne.w	80053e6 <_scanf_float+0x6e>
 8005574:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005578:	6022      	str	r2, [r4, #0]
 800557a:	2501      	movs	r5, #1
 800557c:	e7c0      	b.n	8005500 <_scanf_float+0x188>
 800557e:	2d03      	cmp	r5, #3
 8005580:	d0e2      	beq.n	8005548 <_scanf_float+0x1d0>
 8005582:	2d05      	cmp	r5, #5
 8005584:	e7de      	b.n	8005544 <_scanf_float+0x1cc>
 8005586:	2d02      	cmp	r5, #2
 8005588:	f47f af26 	bne.w	80053d8 <_scanf_float+0x60>
 800558c:	2503      	movs	r5, #3
 800558e:	e7b7      	b.n	8005500 <_scanf_float+0x188>
 8005590:	2d06      	cmp	r5, #6
 8005592:	f47f af21 	bne.w	80053d8 <_scanf_float+0x60>
 8005596:	2507      	movs	r5, #7
 8005598:	e7b2      	b.n	8005500 <_scanf_float+0x188>
 800559a:	6822      	ldr	r2, [r4, #0]
 800559c:	0591      	lsls	r1, r2, #22
 800559e:	f57f af1b 	bpl.w	80053d8 <_scanf_float+0x60>
 80055a2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80055a6:	6022      	str	r2, [r4, #0]
 80055a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80055ac:	e7a8      	b.n	8005500 <_scanf_float+0x188>
 80055ae:	6822      	ldr	r2, [r4, #0]
 80055b0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80055b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80055b8:	d006      	beq.n	80055c8 <_scanf_float+0x250>
 80055ba:	0550      	lsls	r0, r2, #21
 80055bc:	f57f af0c 	bpl.w	80053d8 <_scanf_float+0x60>
 80055c0:	f1b9 0f00 	cmp.w	r9, #0
 80055c4:	f43f af0f 	beq.w	80053e6 <_scanf_float+0x6e>
 80055c8:	0591      	lsls	r1, r2, #22
 80055ca:	bf58      	it	pl
 80055cc:	9901      	ldrpl	r1, [sp, #4]
 80055ce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80055d2:	bf58      	it	pl
 80055d4:	eba9 0101 	subpl.w	r1, r9, r1
 80055d8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80055dc:	bf58      	it	pl
 80055de:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80055e2:	6022      	str	r2, [r4, #0]
 80055e4:	f04f 0900 	mov.w	r9, #0
 80055e8:	e78a      	b.n	8005500 <_scanf_float+0x188>
 80055ea:	f04f 0a03 	mov.w	sl, #3
 80055ee:	e787      	b.n	8005500 <_scanf_float+0x188>
 80055f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80055f4:	4639      	mov	r1, r7
 80055f6:	4640      	mov	r0, r8
 80055f8:	4798      	blx	r3
 80055fa:	2800      	cmp	r0, #0
 80055fc:	f43f aedf 	beq.w	80053be <_scanf_float+0x46>
 8005600:	e6ea      	b.n	80053d8 <_scanf_float+0x60>
 8005602:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005606:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800560a:	463a      	mov	r2, r7
 800560c:	4640      	mov	r0, r8
 800560e:	4798      	blx	r3
 8005610:	6923      	ldr	r3, [r4, #16]
 8005612:	3b01      	subs	r3, #1
 8005614:	6123      	str	r3, [r4, #16]
 8005616:	e6ec      	b.n	80053f2 <_scanf_float+0x7a>
 8005618:	1e6b      	subs	r3, r5, #1
 800561a:	2b06      	cmp	r3, #6
 800561c:	d825      	bhi.n	800566a <_scanf_float+0x2f2>
 800561e:	2d02      	cmp	r5, #2
 8005620:	d836      	bhi.n	8005690 <_scanf_float+0x318>
 8005622:	455e      	cmp	r6, fp
 8005624:	f67f aee8 	bls.w	80053f8 <_scanf_float+0x80>
 8005628:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800562c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005630:	463a      	mov	r2, r7
 8005632:	4640      	mov	r0, r8
 8005634:	4798      	blx	r3
 8005636:	6923      	ldr	r3, [r4, #16]
 8005638:	3b01      	subs	r3, #1
 800563a:	6123      	str	r3, [r4, #16]
 800563c:	e7f1      	b.n	8005622 <_scanf_float+0x2aa>
 800563e:	9802      	ldr	r0, [sp, #8]
 8005640:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005644:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005648:	9002      	str	r0, [sp, #8]
 800564a:	463a      	mov	r2, r7
 800564c:	4640      	mov	r0, r8
 800564e:	4798      	blx	r3
 8005650:	6923      	ldr	r3, [r4, #16]
 8005652:	3b01      	subs	r3, #1
 8005654:	6123      	str	r3, [r4, #16]
 8005656:	f10a 3aff 	add.w	sl, sl, #4294967295
 800565a:	fa5f fa8a 	uxtb.w	sl, sl
 800565e:	f1ba 0f02 	cmp.w	sl, #2
 8005662:	d1ec      	bne.n	800563e <_scanf_float+0x2c6>
 8005664:	3d03      	subs	r5, #3
 8005666:	b2ed      	uxtb	r5, r5
 8005668:	1b76      	subs	r6, r6, r5
 800566a:	6823      	ldr	r3, [r4, #0]
 800566c:	05da      	lsls	r2, r3, #23
 800566e:	d52f      	bpl.n	80056d0 <_scanf_float+0x358>
 8005670:	055b      	lsls	r3, r3, #21
 8005672:	d510      	bpl.n	8005696 <_scanf_float+0x31e>
 8005674:	455e      	cmp	r6, fp
 8005676:	f67f aebf 	bls.w	80053f8 <_scanf_float+0x80>
 800567a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800567e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005682:	463a      	mov	r2, r7
 8005684:	4640      	mov	r0, r8
 8005686:	4798      	blx	r3
 8005688:	6923      	ldr	r3, [r4, #16]
 800568a:	3b01      	subs	r3, #1
 800568c:	6123      	str	r3, [r4, #16]
 800568e:	e7f1      	b.n	8005674 <_scanf_float+0x2fc>
 8005690:	46aa      	mov	sl, r5
 8005692:	9602      	str	r6, [sp, #8]
 8005694:	e7df      	b.n	8005656 <_scanf_float+0x2de>
 8005696:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800569a:	6923      	ldr	r3, [r4, #16]
 800569c:	2965      	cmp	r1, #101	; 0x65
 800569e:	f103 33ff 	add.w	r3, r3, #4294967295
 80056a2:	f106 35ff 	add.w	r5, r6, #4294967295
 80056a6:	6123      	str	r3, [r4, #16]
 80056a8:	d00c      	beq.n	80056c4 <_scanf_float+0x34c>
 80056aa:	2945      	cmp	r1, #69	; 0x45
 80056ac:	d00a      	beq.n	80056c4 <_scanf_float+0x34c>
 80056ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056b2:	463a      	mov	r2, r7
 80056b4:	4640      	mov	r0, r8
 80056b6:	4798      	blx	r3
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80056be:	3b01      	subs	r3, #1
 80056c0:	1eb5      	subs	r5, r6, #2
 80056c2:	6123      	str	r3, [r4, #16]
 80056c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056c8:	463a      	mov	r2, r7
 80056ca:	4640      	mov	r0, r8
 80056cc:	4798      	blx	r3
 80056ce:	462e      	mov	r6, r5
 80056d0:	6825      	ldr	r5, [r4, #0]
 80056d2:	f015 0510 	ands.w	r5, r5, #16
 80056d6:	d158      	bne.n	800578a <_scanf_float+0x412>
 80056d8:	7035      	strb	r5, [r6, #0]
 80056da:	6823      	ldr	r3, [r4, #0]
 80056dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e4:	d11c      	bne.n	8005720 <_scanf_float+0x3a8>
 80056e6:	9b01      	ldr	r3, [sp, #4]
 80056e8:	454b      	cmp	r3, r9
 80056ea:	eba3 0209 	sub.w	r2, r3, r9
 80056ee:	d124      	bne.n	800573a <_scanf_float+0x3c2>
 80056f0:	2200      	movs	r2, #0
 80056f2:	4659      	mov	r1, fp
 80056f4:	4640      	mov	r0, r8
 80056f6:	f002 fc2f 	bl	8007f58 <_strtod_r>
 80056fa:	9b03      	ldr	r3, [sp, #12]
 80056fc:	6821      	ldr	r1, [r4, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f011 0f02 	tst.w	r1, #2
 8005704:	ec57 6b10 	vmov	r6, r7, d0
 8005708:	f103 0204 	add.w	r2, r3, #4
 800570c:	d020      	beq.n	8005750 <_scanf_float+0x3d8>
 800570e:	9903      	ldr	r1, [sp, #12]
 8005710:	600a      	str	r2, [r1, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	e9c3 6700 	strd	r6, r7, [r3]
 8005718:	68e3      	ldr	r3, [r4, #12]
 800571a:	3301      	adds	r3, #1
 800571c:	60e3      	str	r3, [r4, #12]
 800571e:	e66c      	b.n	80053fa <_scanf_float+0x82>
 8005720:	9b04      	ldr	r3, [sp, #16]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0e4      	beq.n	80056f0 <_scanf_float+0x378>
 8005726:	9905      	ldr	r1, [sp, #20]
 8005728:	230a      	movs	r3, #10
 800572a:	462a      	mov	r2, r5
 800572c:	3101      	adds	r1, #1
 800572e:	4640      	mov	r0, r8
 8005730:	f002 fc9a 	bl	8008068 <_strtol_r>
 8005734:	9b04      	ldr	r3, [sp, #16]
 8005736:	9e05      	ldr	r6, [sp, #20]
 8005738:	1ac2      	subs	r2, r0, r3
 800573a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800573e:	429e      	cmp	r6, r3
 8005740:	bf28      	it	cs
 8005742:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005746:	4912      	ldr	r1, [pc, #72]	; (8005790 <_scanf_float+0x418>)
 8005748:	4630      	mov	r0, r6
 800574a:	f000 f8e7 	bl	800591c <siprintf>
 800574e:	e7cf      	b.n	80056f0 <_scanf_float+0x378>
 8005750:	f011 0f04 	tst.w	r1, #4
 8005754:	9903      	ldr	r1, [sp, #12]
 8005756:	600a      	str	r2, [r1, #0]
 8005758:	d1db      	bne.n	8005712 <_scanf_float+0x39a>
 800575a:	f8d3 8000 	ldr.w	r8, [r3]
 800575e:	ee10 2a10 	vmov	r2, s0
 8005762:	ee10 0a10 	vmov	r0, s0
 8005766:	463b      	mov	r3, r7
 8005768:	4639      	mov	r1, r7
 800576a:	f7fb f9df 	bl	8000b2c <__aeabi_dcmpun>
 800576e:	b128      	cbz	r0, 800577c <_scanf_float+0x404>
 8005770:	4808      	ldr	r0, [pc, #32]	; (8005794 <_scanf_float+0x41c>)
 8005772:	f000 f9b7 	bl	8005ae4 <nanf>
 8005776:	ed88 0a00 	vstr	s0, [r8]
 800577a:	e7cd      	b.n	8005718 <_scanf_float+0x3a0>
 800577c:	4630      	mov	r0, r6
 800577e:	4639      	mov	r1, r7
 8005780:	f7fb fa32 	bl	8000be8 <__aeabi_d2f>
 8005784:	f8c8 0000 	str.w	r0, [r8]
 8005788:	e7c6      	b.n	8005718 <_scanf_float+0x3a0>
 800578a:	2500      	movs	r5, #0
 800578c:	e635      	b.n	80053fa <_scanf_float+0x82>
 800578e:	bf00      	nop
 8005790:	080092dc 	.word	0x080092dc
 8005794:	0800966d 	.word	0x0800966d

08005798 <std>:
 8005798:	2300      	movs	r3, #0
 800579a:	b510      	push	{r4, lr}
 800579c:	4604      	mov	r4, r0
 800579e:	e9c0 3300 	strd	r3, r3, [r0]
 80057a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057a6:	6083      	str	r3, [r0, #8]
 80057a8:	8181      	strh	r1, [r0, #12]
 80057aa:	6643      	str	r3, [r0, #100]	; 0x64
 80057ac:	81c2      	strh	r2, [r0, #14]
 80057ae:	6183      	str	r3, [r0, #24]
 80057b0:	4619      	mov	r1, r3
 80057b2:	2208      	movs	r2, #8
 80057b4:	305c      	adds	r0, #92	; 0x5c
 80057b6:	f000 f914 	bl	80059e2 <memset>
 80057ba:	4b0d      	ldr	r3, [pc, #52]	; (80057f0 <std+0x58>)
 80057bc:	6263      	str	r3, [r4, #36]	; 0x24
 80057be:	4b0d      	ldr	r3, [pc, #52]	; (80057f4 <std+0x5c>)
 80057c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80057c2:	4b0d      	ldr	r3, [pc, #52]	; (80057f8 <std+0x60>)
 80057c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057c6:	4b0d      	ldr	r3, [pc, #52]	; (80057fc <std+0x64>)
 80057c8:	6323      	str	r3, [r4, #48]	; 0x30
 80057ca:	4b0d      	ldr	r3, [pc, #52]	; (8005800 <std+0x68>)
 80057cc:	6224      	str	r4, [r4, #32]
 80057ce:	429c      	cmp	r4, r3
 80057d0:	d006      	beq.n	80057e0 <std+0x48>
 80057d2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80057d6:	4294      	cmp	r4, r2
 80057d8:	d002      	beq.n	80057e0 <std+0x48>
 80057da:	33d0      	adds	r3, #208	; 0xd0
 80057dc:	429c      	cmp	r4, r3
 80057de:	d105      	bne.n	80057ec <std+0x54>
 80057e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80057e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057e8:	f000 b978 	b.w	8005adc <__retarget_lock_init_recursive>
 80057ec:	bd10      	pop	{r4, pc}
 80057ee:	bf00      	nop
 80057f0:	0800595d 	.word	0x0800595d
 80057f4:	0800597f 	.word	0x0800597f
 80057f8:	080059b7 	.word	0x080059b7
 80057fc:	080059db 	.word	0x080059db
 8005800:	2000031c 	.word	0x2000031c

08005804 <stdio_exit_handler>:
 8005804:	4a02      	ldr	r2, [pc, #8]	; (8005810 <stdio_exit_handler+0xc>)
 8005806:	4903      	ldr	r1, [pc, #12]	; (8005814 <stdio_exit_handler+0x10>)
 8005808:	4803      	ldr	r0, [pc, #12]	; (8005818 <stdio_exit_handler+0x14>)
 800580a:	f000 b869 	b.w	80058e0 <_fwalk_sglue>
 800580e:	bf00      	nop
 8005810:	2000000c 	.word	0x2000000c
 8005814:	08008429 	.word	0x08008429
 8005818:	20000018 	.word	0x20000018

0800581c <cleanup_stdio>:
 800581c:	6841      	ldr	r1, [r0, #4]
 800581e:	4b0c      	ldr	r3, [pc, #48]	; (8005850 <cleanup_stdio+0x34>)
 8005820:	4299      	cmp	r1, r3
 8005822:	b510      	push	{r4, lr}
 8005824:	4604      	mov	r4, r0
 8005826:	d001      	beq.n	800582c <cleanup_stdio+0x10>
 8005828:	f002 fdfe 	bl	8008428 <_fflush_r>
 800582c:	68a1      	ldr	r1, [r4, #8]
 800582e:	4b09      	ldr	r3, [pc, #36]	; (8005854 <cleanup_stdio+0x38>)
 8005830:	4299      	cmp	r1, r3
 8005832:	d002      	beq.n	800583a <cleanup_stdio+0x1e>
 8005834:	4620      	mov	r0, r4
 8005836:	f002 fdf7 	bl	8008428 <_fflush_r>
 800583a:	68e1      	ldr	r1, [r4, #12]
 800583c:	4b06      	ldr	r3, [pc, #24]	; (8005858 <cleanup_stdio+0x3c>)
 800583e:	4299      	cmp	r1, r3
 8005840:	d004      	beq.n	800584c <cleanup_stdio+0x30>
 8005842:	4620      	mov	r0, r4
 8005844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005848:	f002 bdee 	b.w	8008428 <_fflush_r>
 800584c:	bd10      	pop	{r4, pc}
 800584e:	bf00      	nop
 8005850:	2000031c 	.word	0x2000031c
 8005854:	20000384 	.word	0x20000384
 8005858:	200003ec 	.word	0x200003ec

0800585c <global_stdio_init.part.0>:
 800585c:	b510      	push	{r4, lr}
 800585e:	4b0b      	ldr	r3, [pc, #44]	; (800588c <global_stdio_init.part.0+0x30>)
 8005860:	4c0b      	ldr	r4, [pc, #44]	; (8005890 <global_stdio_init.part.0+0x34>)
 8005862:	4a0c      	ldr	r2, [pc, #48]	; (8005894 <global_stdio_init.part.0+0x38>)
 8005864:	601a      	str	r2, [r3, #0]
 8005866:	4620      	mov	r0, r4
 8005868:	2200      	movs	r2, #0
 800586a:	2104      	movs	r1, #4
 800586c:	f7ff ff94 	bl	8005798 <std>
 8005870:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005874:	2201      	movs	r2, #1
 8005876:	2109      	movs	r1, #9
 8005878:	f7ff ff8e 	bl	8005798 <std>
 800587c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005880:	2202      	movs	r2, #2
 8005882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005886:	2112      	movs	r1, #18
 8005888:	f7ff bf86 	b.w	8005798 <std>
 800588c:	20000454 	.word	0x20000454
 8005890:	2000031c 	.word	0x2000031c
 8005894:	08005805 	.word	0x08005805

08005898 <__sfp_lock_acquire>:
 8005898:	4801      	ldr	r0, [pc, #4]	; (80058a0 <__sfp_lock_acquire+0x8>)
 800589a:	f000 b920 	b.w	8005ade <__retarget_lock_acquire_recursive>
 800589e:	bf00      	nop
 80058a0:	2000045d 	.word	0x2000045d

080058a4 <__sfp_lock_release>:
 80058a4:	4801      	ldr	r0, [pc, #4]	; (80058ac <__sfp_lock_release+0x8>)
 80058a6:	f000 b91b 	b.w	8005ae0 <__retarget_lock_release_recursive>
 80058aa:	bf00      	nop
 80058ac:	2000045d 	.word	0x2000045d

080058b0 <__sinit>:
 80058b0:	b510      	push	{r4, lr}
 80058b2:	4604      	mov	r4, r0
 80058b4:	f7ff fff0 	bl	8005898 <__sfp_lock_acquire>
 80058b8:	6a23      	ldr	r3, [r4, #32]
 80058ba:	b11b      	cbz	r3, 80058c4 <__sinit+0x14>
 80058bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058c0:	f7ff bff0 	b.w	80058a4 <__sfp_lock_release>
 80058c4:	4b04      	ldr	r3, [pc, #16]	; (80058d8 <__sinit+0x28>)
 80058c6:	6223      	str	r3, [r4, #32]
 80058c8:	4b04      	ldr	r3, [pc, #16]	; (80058dc <__sinit+0x2c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1f5      	bne.n	80058bc <__sinit+0xc>
 80058d0:	f7ff ffc4 	bl	800585c <global_stdio_init.part.0>
 80058d4:	e7f2      	b.n	80058bc <__sinit+0xc>
 80058d6:	bf00      	nop
 80058d8:	0800581d 	.word	0x0800581d
 80058dc:	20000454 	.word	0x20000454

080058e0 <_fwalk_sglue>:
 80058e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e4:	4607      	mov	r7, r0
 80058e6:	4688      	mov	r8, r1
 80058e8:	4614      	mov	r4, r2
 80058ea:	2600      	movs	r6, #0
 80058ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058f0:	f1b9 0901 	subs.w	r9, r9, #1
 80058f4:	d505      	bpl.n	8005902 <_fwalk_sglue+0x22>
 80058f6:	6824      	ldr	r4, [r4, #0]
 80058f8:	2c00      	cmp	r4, #0
 80058fa:	d1f7      	bne.n	80058ec <_fwalk_sglue+0xc>
 80058fc:	4630      	mov	r0, r6
 80058fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005902:	89ab      	ldrh	r3, [r5, #12]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d907      	bls.n	8005918 <_fwalk_sglue+0x38>
 8005908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800590c:	3301      	adds	r3, #1
 800590e:	d003      	beq.n	8005918 <_fwalk_sglue+0x38>
 8005910:	4629      	mov	r1, r5
 8005912:	4638      	mov	r0, r7
 8005914:	47c0      	blx	r8
 8005916:	4306      	orrs	r6, r0
 8005918:	3568      	adds	r5, #104	; 0x68
 800591a:	e7e9      	b.n	80058f0 <_fwalk_sglue+0x10>

0800591c <siprintf>:
 800591c:	b40e      	push	{r1, r2, r3}
 800591e:	b500      	push	{lr}
 8005920:	b09c      	sub	sp, #112	; 0x70
 8005922:	ab1d      	add	r3, sp, #116	; 0x74
 8005924:	9002      	str	r0, [sp, #8]
 8005926:	9006      	str	r0, [sp, #24]
 8005928:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800592c:	4809      	ldr	r0, [pc, #36]	; (8005954 <siprintf+0x38>)
 800592e:	9107      	str	r1, [sp, #28]
 8005930:	9104      	str	r1, [sp, #16]
 8005932:	4909      	ldr	r1, [pc, #36]	; (8005958 <siprintf+0x3c>)
 8005934:	f853 2b04 	ldr.w	r2, [r3], #4
 8005938:	9105      	str	r1, [sp, #20]
 800593a:	6800      	ldr	r0, [r0, #0]
 800593c:	9301      	str	r3, [sp, #4]
 800593e:	a902      	add	r1, sp, #8
 8005940:	f002 fbee 	bl	8008120 <_svfiprintf_r>
 8005944:	9b02      	ldr	r3, [sp, #8]
 8005946:	2200      	movs	r2, #0
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	b01c      	add	sp, #112	; 0x70
 800594c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005950:	b003      	add	sp, #12
 8005952:	4770      	bx	lr
 8005954:	20000064 	.word	0x20000064
 8005958:	ffff0208 	.word	0xffff0208

0800595c <__sread>:
 800595c:	b510      	push	{r4, lr}
 800595e:	460c      	mov	r4, r1
 8005960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005964:	f000 f86c 	bl	8005a40 <_read_r>
 8005968:	2800      	cmp	r0, #0
 800596a:	bfab      	itete	ge
 800596c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800596e:	89a3      	ldrhlt	r3, [r4, #12]
 8005970:	181b      	addge	r3, r3, r0
 8005972:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005976:	bfac      	ite	ge
 8005978:	6563      	strge	r3, [r4, #84]	; 0x54
 800597a:	81a3      	strhlt	r3, [r4, #12]
 800597c:	bd10      	pop	{r4, pc}

0800597e <__swrite>:
 800597e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005982:	461f      	mov	r7, r3
 8005984:	898b      	ldrh	r3, [r1, #12]
 8005986:	05db      	lsls	r3, r3, #23
 8005988:	4605      	mov	r5, r0
 800598a:	460c      	mov	r4, r1
 800598c:	4616      	mov	r6, r2
 800598e:	d505      	bpl.n	800599c <__swrite+0x1e>
 8005990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005994:	2302      	movs	r3, #2
 8005996:	2200      	movs	r2, #0
 8005998:	f000 f840 	bl	8005a1c <_lseek_r>
 800599c:	89a3      	ldrh	r3, [r4, #12]
 800599e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059a6:	81a3      	strh	r3, [r4, #12]
 80059a8:	4632      	mov	r2, r6
 80059aa:	463b      	mov	r3, r7
 80059ac:	4628      	mov	r0, r5
 80059ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059b2:	f000 b857 	b.w	8005a64 <_write_r>

080059b6 <__sseek>:
 80059b6:	b510      	push	{r4, lr}
 80059b8:	460c      	mov	r4, r1
 80059ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059be:	f000 f82d 	bl	8005a1c <_lseek_r>
 80059c2:	1c43      	adds	r3, r0, #1
 80059c4:	89a3      	ldrh	r3, [r4, #12]
 80059c6:	bf15      	itete	ne
 80059c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80059ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059d2:	81a3      	strheq	r3, [r4, #12]
 80059d4:	bf18      	it	ne
 80059d6:	81a3      	strhne	r3, [r4, #12]
 80059d8:	bd10      	pop	{r4, pc}

080059da <__sclose>:
 80059da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059de:	f000 b80d 	b.w	80059fc <_close_r>

080059e2 <memset>:
 80059e2:	4402      	add	r2, r0
 80059e4:	4603      	mov	r3, r0
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d100      	bne.n	80059ec <memset+0xa>
 80059ea:	4770      	bx	lr
 80059ec:	f803 1b01 	strb.w	r1, [r3], #1
 80059f0:	e7f9      	b.n	80059e6 <memset+0x4>
	...

080059f4 <_localeconv_r>:
 80059f4:	4800      	ldr	r0, [pc, #0]	; (80059f8 <_localeconv_r+0x4>)
 80059f6:	4770      	bx	lr
 80059f8:	20000158 	.word	0x20000158

080059fc <_close_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	4d06      	ldr	r5, [pc, #24]	; (8005a18 <_close_r+0x1c>)
 8005a00:	2300      	movs	r3, #0
 8005a02:	4604      	mov	r4, r0
 8005a04:	4608      	mov	r0, r1
 8005a06:	602b      	str	r3, [r5, #0]
 8005a08:	f7fb fd2b 	bl	8001462 <_close>
 8005a0c:	1c43      	adds	r3, r0, #1
 8005a0e:	d102      	bne.n	8005a16 <_close_r+0x1a>
 8005a10:	682b      	ldr	r3, [r5, #0]
 8005a12:	b103      	cbz	r3, 8005a16 <_close_r+0x1a>
 8005a14:	6023      	str	r3, [r4, #0]
 8005a16:	bd38      	pop	{r3, r4, r5, pc}
 8005a18:	20000458 	.word	0x20000458

08005a1c <_lseek_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	4d07      	ldr	r5, [pc, #28]	; (8005a3c <_lseek_r+0x20>)
 8005a20:	4604      	mov	r4, r0
 8005a22:	4608      	mov	r0, r1
 8005a24:	4611      	mov	r1, r2
 8005a26:	2200      	movs	r2, #0
 8005a28:	602a      	str	r2, [r5, #0]
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	f7fb fd40 	bl	80014b0 <_lseek>
 8005a30:	1c43      	adds	r3, r0, #1
 8005a32:	d102      	bne.n	8005a3a <_lseek_r+0x1e>
 8005a34:	682b      	ldr	r3, [r5, #0]
 8005a36:	b103      	cbz	r3, 8005a3a <_lseek_r+0x1e>
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	bd38      	pop	{r3, r4, r5, pc}
 8005a3c:	20000458 	.word	0x20000458

08005a40 <_read_r>:
 8005a40:	b538      	push	{r3, r4, r5, lr}
 8005a42:	4d07      	ldr	r5, [pc, #28]	; (8005a60 <_read_r+0x20>)
 8005a44:	4604      	mov	r4, r0
 8005a46:	4608      	mov	r0, r1
 8005a48:	4611      	mov	r1, r2
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	602a      	str	r2, [r5, #0]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	f7fb fcce 	bl	80013f0 <_read>
 8005a54:	1c43      	adds	r3, r0, #1
 8005a56:	d102      	bne.n	8005a5e <_read_r+0x1e>
 8005a58:	682b      	ldr	r3, [r5, #0]
 8005a5a:	b103      	cbz	r3, 8005a5e <_read_r+0x1e>
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	bd38      	pop	{r3, r4, r5, pc}
 8005a60:	20000458 	.word	0x20000458

08005a64 <_write_r>:
 8005a64:	b538      	push	{r3, r4, r5, lr}
 8005a66:	4d07      	ldr	r5, [pc, #28]	; (8005a84 <_write_r+0x20>)
 8005a68:	4604      	mov	r4, r0
 8005a6a:	4608      	mov	r0, r1
 8005a6c:	4611      	mov	r1, r2
 8005a6e:	2200      	movs	r2, #0
 8005a70:	602a      	str	r2, [r5, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	f7fb fcd9 	bl	800142a <_write>
 8005a78:	1c43      	adds	r3, r0, #1
 8005a7a:	d102      	bne.n	8005a82 <_write_r+0x1e>
 8005a7c:	682b      	ldr	r3, [r5, #0]
 8005a7e:	b103      	cbz	r3, 8005a82 <_write_r+0x1e>
 8005a80:	6023      	str	r3, [r4, #0]
 8005a82:	bd38      	pop	{r3, r4, r5, pc}
 8005a84:	20000458 	.word	0x20000458

08005a88 <__errno>:
 8005a88:	4b01      	ldr	r3, [pc, #4]	; (8005a90 <__errno+0x8>)
 8005a8a:	6818      	ldr	r0, [r3, #0]
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	20000064 	.word	0x20000064

08005a94 <__libc_init_array>:
 8005a94:	b570      	push	{r4, r5, r6, lr}
 8005a96:	4d0d      	ldr	r5, [pc, #52]	; (8005acc <__libc_init_array+0x38>)
 8005a98:	4c0d      	ldr	r4, [pc, #52]	; (8005ad0 <__libc_init_array+0x3c>)
 8005a9a:	1b64      	subs	r4, r4, r5
 8005a9c:	10a4      	asrs	r4, r4, #2
 8005a9e:	2600      	movs	r6, #0
 8005aa0:	42a6      	cmp	r6, r4
 8005aa2:	d109      	bne.n	8005ab8 <__libc_init_array+0x24>
 8005aa4:	4d0b      	ldr	r5, [pc, #44]	; (8005ad4 <__libc_init_array+0x40>)
 8005aa6:	4c0c      	ldr	r4, [pc, #48]	; (8005ad8 <__libc_init_array+0x44>)
 8005aa8:	f003 fbd6 	bl	8009258 <_init>
 8005aac:	1b64      	subs	r4, r4, r5
 8005aae:	10a4      	asrs	r4, r4, #2
 8005ab0:	2600      	movs	r6, #0
 8005ab2:	42a6      	cmp	r6, r4
 8005ab4:	d105      	bne.n	8005ac2 <__libc_init_array+0x2e>
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005abc:	4798      	blx	r3
 8005abe:	3601      	adds	r6, #1
 8005ac0:	e7ee      	b.n	8005aa0 <__libc_init_array+0xc>
 8005ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ac6:	4798      	blx	r3
 8005ac8:	3601      	adds	r6, #1
 8005aca:	e7f2      	b.n	8005ab2 <__libc_init_array+0x1e>
 8005acc:	080096d0 	.word	0x080096d0
 8005ad0:	080096d0 	.word	0x080096d0
 8005ad4:	080096d0 	.word	0x080096d0
 8005ad8:	080096d4 	.word	0x080096d4

08005adc <__retarget_lock_init_recursive>:
 8005adc:	4770      	bx	lr

08005ade <__retarget_lock_acquire_recursive>:
 8005ade:	4770      	bx	lr

08005ae0 <__retarget_lock_release_recursive>:
 8005ae0:	4770      	bx	lr
	...

08005ae4 <nanf>:
 8005ae4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005aec <nanf+0x8>
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	7fc00000 	.word	0x7fc00000

08005af0 <quorem>:
 8005af0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af4:	6903      	ldr	r3, [r0, #16]
 8005af6:	690c      	ldr	r4, [r1, #16]
 8005af8:	42a3      	cmp	r3, r4
 8005afa:	4607      	mov	r7, r0
 8005afc:	db7e      	blt.n	8005bfc <quorem+0x10c>
 8005afe:	3c01      	subs	r4, #1
 8005b00:	f101 0814 	add.w	r8, r1, #20
 8005b04:	f100 0514 	add.w	r5, r0, #20
 8005b08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b0c:	9301      	str	r3, [sp, #4]
 8005b0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b16:	3301      	adds	r3, #1
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b1e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b22:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b26:	d331      	bcc.n	8005b8c <quorem+0x9c>
 8005b28:	f04f 0e00 	mov.w	lr, #0
 8005b2c:	4640      	mov	r0, r8
 8005b2e:	46ac      	mov	ip, r5
 8005b30:	46f2      	mov	sl, lr
 8005b32:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b36:	b293      	uxth	r3, r2
 8005b38:	fb06 e303 	mla	r3, r6, r3, lr
 8005b3c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b40:	0c1a      	lsrs	r2, r3, #16
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	ebaa 0303 	sub.w	r3, sl, r3
 8005b48:	f8dc a000 	ldr.w	sl, [ip]
 8005b4c:	fa13 f38a 	uxtah	r3, r3, sl
 8005b50:	fb06 220e 	mla	r2, r6, lr, r2
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	9b00      	ldr	r3, [sp, #0]
 8005b58:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b5c:	b292      	uxth	r2, r2
 8005b5e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b62:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b66:	f8bd 3000 	ldrh.w	r3, [sp]
 8005b6a:	4581      	cmp	r9, r0
 8005b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b70:	f84c 3b04 	str.w	r3, [ip], #4
 8005b74:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b78:	d2db      	bcs.n	8005b32 <quorem+0x42>
 8005b7a:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b7e:	b92b      	cbnz	r3, 8005b8c <quorem+0x9c>
 8005b80:	9b01      	ldr	r3, [sp, #4]
 8005b82:	3b04      	subs	r3, #4
 8005b84:	429d      	cmp	r5, r3
 8005b86:	461a      	mov	r2, r3
 8005b88:	d32c      	bcc.n	8005be4 <quorem+0xf4>
 8005b8a:	613c      	str	r4, [r7, #16]
 8005b8c:	4638      	mov	r0, r7
 8005b8e:	f001 f9ef 	bl	8006f70 <__mcmp>
 8005b92:	2800      	cmp	r0, #0
 8005b94:	db22      	blt.n	8005bdc <quorem+0xec>
 8005b96:	3601      	adds	r6, #1
 8005b98:	4629      	mov	r1, r5
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ba0:	f8d1 c000 	ldr.w	ip, [r1]
 8005ba4:	b293      	uxth	r3, r2
 8005ba6:	1ac3      	subs	r3, r0, r3
 8005ba8:	0c12      	lsrs	r2, r2, #16
 8005baa:	fa13 f38c 	uxtah	r3, r3, ip
 8005bae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005bb2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bbc:	45c1      	cmp	r9, r8
 8005bbe:	f841 3b04 	str.w	r3, [r1], #4
 8005bc2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005bc6:	d2e9      	bcs.n	8005b9c <quorem+0xac>
 8005bc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005bcc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bd0:	b922      	cbnz	r2, 8005bdc <quorem+0xec>
 8005bd2:	3b04      	subs	r3, #4
 8005bd4:	429d      	cmp	r5, r3
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	d30a      	bcc.n	8005bf0 <quorem+0x100>
 8005bda:	613c      	str	r4, [r7, #16]
 8005bdc:	4630      	mov	r0, r6
 8005bde:	b003      	add	sp, #12
 8005be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be4:	6812      	ldr	r2, [r2, #0]
 8005be6:	3b04      	subs	r3, #4
 8005be8:	2a00      	cmp	r2, #0
 8005bea:	d1ce      	bne.n	8005b8a <quorem+0x9a>
 8005bec:	3c01      	subs	r4, #1
 8005bee:	e7c9      	b.n	8005b84 <quorem+0x94>
 8005bf0:	6812      	ldr	r2, [r2, #0]
 8005bf2:	3b04      	subs	r3, #4
 8005bf4:	2a00      	cmp	r2, #0
 8005bf6:	d1f0      	bne.n	8005bda <quorem+0xea>
 8005bf8:	3c01      	subs	r4, #1
 8005bfa:	e7eb      	b.n	8005bd4 <quorem+0xe4>
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	e7ee      	b.n	8005bde <quorem+0xee>

08005c00 <_dtoa_r>:
 8005c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c04:	ed2d 8b04 	vpush	{d8-d9}
 8005c08:	69c5      	ldr	r5, [r0, #28]
 8005c0a:	b093      	sub	sp, #76	; 0x4c
 8005c0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005c10:	ec57 6b10 	vmov	r6, r7, d0
 8005c14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005c18:	9107      	str	r1, [sp, #28]
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	920a      	str	r2, [sp, #40]	; 0x28
 8005c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8005c20:	b975      	cbnz	r5, 8005c40 <_dtoa_r+0x40>
 8005c22:	2010      	movs	r0, #16
 8005c24:	f000 fe2a 	bl	800687c <malloc>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	61e0      	str	r0, [r4, #28]
 8005c2c:	b920      	cbnz	r0, 8005c38 <_dtoa_r+0x38>
 8005c2e:	4bae      	ldr	r3, [pc, #696]	; (8005ee8 <_dtoa_r+0x2e8>)
 8005c30:	21ef      	movs	r1, #239	; 0xef
 8005c32:	48ae      	ldr	r0, [pc, #696]	; (8005eec <_dtoa_r+0x2ec>)
 8005c34:	f002 fc74 	bl	8008520 <__assert_func>
 8005c38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c3c:	6005      	str	r5, [r0, #0]
 8005c3e:	60c5      	str	r5, [r0, #12]
 8005c40:	69e3      	ldr	r3, [r4, #28]
 8005c42:	6819      	ldr	r1, [r3, #0]
 8005c44:	b151      	cbz	r1, 8005c5c <_dtoa_r+0x5c>
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	604a      	str	r2, [r1, #4]
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	4093      	lsls	r3, r2
 8005c4e:	608b      	str	r3, [r1, #8]
 8005c50:	4620      	mov	r0, r4
 8005c52:	f000 ff07 	bl	8006a64 <_Bfree>
 8005c56:	69e3      	ldr	r3, [r4, #28]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]
 8005c5c:	1e3b      	subs	r3, r7, #0
 8005c5e:	bfbb      	ittet	lt
 8005c60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005c64:	9303      	strlt	r3, [sp, #12]
 8005c66:	2300      	movge	r3, #0
 8005c68:	2201      	movlt	r2, #1
 8005c6a:	bfac      	ite	ge
 8005c6c:	f8c8 3000 	strge.w	r3, [r8]
 8005c70:	f8c8 2000 	strlt.w	r2, [r8]
 8005c74:	4b9e      	ldr	r3, [pc, #632]	; (8005ef0 <_dtoa_r+0x2f0>)
 8005c76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005c7a:	ea33 0308 	bics.w	r3, r3, r8
 8005c7e:	d11b      	bne.n	8005cb8 <_dtoa_r+0xb8>
 8005c80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c82:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005c8c:	4333      	orrs	r3, r6
 8005c8e:	f000 8593 	beq.w	80067b8 <_dtoa_r+0xbb8>
 8005c92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c94:	b963      	cbnz	r3, 8005cb0 <_dtoa_r+0xb0>
 8005c96:	4b97      	ldr	r3, [pc, #604]	; (8005ef4 <_dtoa_r+0x2f4>)
 8005c98:	e027      	b.n	8005cea <_dtoa_r+0xea>
 8005c9a:	4b97      	ldr	r3, [pc, #604]	; (8005ef8 <_dtoa_r+0x2f8>)
 8005c9c:	9300      	str	r3, [sp, #0]
 8005c9e:	3308      	adds	r3, #8
 8005ca0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ca2:	6013      	str	r3, [r2, #0]
 8005ca4:	9800      	ldr	r0, [sp, #0]
 8005ca6:	b013      	add	sp, #76	; 0x4c
 8005ca8:	ecbd 8b04 	vpop	{d8-d9}
 8005cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb0:	4b90      	ldr	r3, [pc, #576]	; (8005ef4 <_dtoa_r+0x2f4>)
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	3303      	adds	r3, #3
 8005cb6:	e7f3      	b.n	8005ca0 <_dtoa_r+0xa0>
 8005cb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	ec51 0b17 	vmov	r0, r1, d7
 8005cc2:	eeb0 8a47 	vmov.f32	s16, s14
 8005cc6:	eef0 8a67 	vmov.f32	s17, s15
 8005cca:	2300      	movs	r3, #0
 8005ccc:	f7fa fefc 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cd0:	4681      	mov	r9, r0
 8005cd2:	b160      	cbz	r0, 8005cee <_dtoa_r+0xee>
 8005cd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f000 8568 	beq.w	80067b2 <_dtoa_r+0xbb2>
 8005ce2:	4b86      	ldr	r3, [pc, #536]	; (8005efc <_dtoa_r+0x2fc>)
 8005ce4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	9300      	str	r3, [sp, #0]
 8005cec:	e7da      	b.n	8005ca4 <_dtoa_r+0xa4>
 8005cee:	aa10      	add	r2, sp, #64	; 0x40
 8005cf0:	a911      	add	r1, sp, #68	; 0x44
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	eeb0 0a48 	vmov.f32	s0, s16
 8005cf8:	eef0 0a68 	vmov.f32	s1, s17
 8005cfc:	f001 fa4e 	bl	800719c <__d2b>
 8005d00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005d04:	4682      	mov	sl, r0
 8005d06:	2d00      	cmp	r5, #0
 8005d08:	d07f      	beq.n	8005e0a <_dtoa_r+0x20a>
 8005d0a:	ee18 3a90 	vmov	r3, s17
 8005d0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005d16:	ec51 0b18 	vmov	r0, r1, d8
 8005d1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005d1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005d22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005d26:	4619      	mov	r1, r3
 8005d28:	2200      	movs	r2, #0
 8005d2a:	4b75      	ldr	r3, [pc, #468]	; (8005f00 <_dtoa_r+0x300>)
 8005d2c:	f7fa faac 	bl	8000288 <__aeabi_dsub>
 8005d30:	a367      	add	r3, pc, #412	; (adr r3, 8005ed0 <_dtoa_r+0x2d0>)
 8005d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d36:	f7fa fc5f 	bl	80005f8 <__aeabi_dmul>
 8005d3a:	a367      	add	r3, pc, #412	; (adr r3, 8005ed8 <_dtoa_r+0x2d8>)
 8005d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d40:	f7fa faa4 	bl	800028c <__adddf3>
 8005d44:	4606      	mov	r6, r0
 8005d46:	4628      	mov	r0, r5
 8005d48:	460f      	mov	r7, r1
 8005d4a:	f7fa fbeb 	bl	8000524 <__aeabi_i2d>
 8005d4e:	a364      	add	r3, pc, #400	; (adr r3, 8005ee0 <_dtoa_r+0x2e0>)
 8005d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d54:	f7fa fc50 	bl	80005f8 <__aeabi_dmul>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	4639      	mov	r1, r7
 8005d60:	f7fa fa94 	bl	800028c <__adddf3>
 8005d64:	4606      	mov	r6, r0
 8005d66:	460f      	mov	r7, r1
 8005d68:	f7fa fef6 	bl	8000b58 <__aeabi_d2iz>
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4683      	mov	fp, r0
 8005d70:	2300      	movs	r3, #0
 8005d72:	4630      	mov	r0, r6
 8005d74:	4639      	mov	r1, r7
 8005d76:	f7fa feb1 	bl	8000adc <__aeabi_dcmplt>
 8005d7a:	b148      	cbz	r0, 8005d90 <_dtoa_r+0x190>
 8005d7c:	4658      	mov	r0, fp
 8005d7e:	f7fa fbd1 	bl	8000524 <__aeabi_i2d>
 8005d82:	4632      	mov	r2, r6
 8005d84:	463b      	mov	r3, r7
 8005d86:	f7fa fe9f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d8a:	b908      	cbnz	r0, 8005d90 <_dtoa_r+0x190>
 8005d8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d90:	f1bb 0f16 	cmp.w	fp, #22
 8005d94:	d857      	bhi.n	8005e46 <_dtoa_r+0x246>
 8005d96:	4b5b      	ldr	r3, [pc, #364]	; (8005f04 <_dtoa_r+0x304>)
 8005d98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	ec51 0b18 	vmov	r0, r1, d8
 8005da4:	f7fa fe9a 	bl	8000adc <__aeabi_dcmplt>
 8005da8:	2800      	cmp	r0, #0
 8005daa:	d04e      	beq.n	8005e4a <_dtoa_r+0x24a>
 8005dac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005db0:	2300      	movs	r3, #0
 8005db2:	930c      	str	r3, [sp, #48]	; 0x30
 8005db4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005db6:	1b5b      	subs	r3, r3, r5
 8005db8:	1e5a      	subs	r2, r3, #1
 8005dba:	bf45      	ittet	mi
 8005dbc:	f1c3 0301 	rsbmi	r3, r3, #1
 8005dc0:	9305      	strmi	r3, [sp, #20]
 8005dc2:	2300      	movpl	r3, #0
 8005dc4:	2300      	movmi	r3, #0
 8005dc6:	9206      	str	r2, [sp, #24]
 8005dc8:	bf54      	ite	pl
 8005dca:	9305      	strpl	r3, [sp, #20]
 8005dcc:	9306      	strmi	r3, [sp, #24]
 8005dce:	f1bb 0f00 	cmp.w	fp, #0
 8005dd2:	db3c      	blt.n	8005e4e <_dtoa_r+0x24e>
 8005dd4:	9b06      	ldr	r3, [sp, #24]
 8005dd6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005dda:	445b      	add	r3, fp
 8005ddc:	9306      	str	r3, [sp, #24]
 8005dde:	2300      	movs	r3, #0
 8005de0:	9308      	str	r3, [sp, #32]
 8005de2:	9b07      	ldr	r3, [sp, #28]
 8005de4:	2b09      	cmp	r3, #9
 8005de6:	d868      	bhi.n	8005eba <_dtoa_r+0x2ba>
 8005de8:	2b05      	cmp	r3, #5
 8005dea:	bfc4      	itt	gt
 8005dec:	3b04      	subgt	r3, #4
 8005dee:	9307      	strgt	r3, [sp, #28]
 8005df0:	9b07      	ldr	r3, [sp, #28]
 8005df2:	f1a3 0302 	sub.w	r3, r3, #2
 8005df6:	bfcc      	ite	gt
 8005df8:	2500      	movgt	r5, #0
 8005dfa:	2501      	movle	r5, #1
 8005dfc:	2b03      	cmp	r3, #3
 8005dfe:	f200 8085 	bhi.w	8005f0c <_dtoa_r+0x30c>
 8005e02:	e8df f003 	tbb	[pc, r3]
 8005e06:	3b2e      	.short	0x3b2e
 8005e08:	5839      	.short	0x5839
 8005e0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005e0e:	441d      	add	r5, r3
 8005e10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005e14:	2b20      	cmp	r3, #32
 8005e16:	bfc1      	itttt	gt
 8005e18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005e20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005e24:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005e28:	bfd6      	itet	le
 8005e2a:	f1c3 0320 	rsble	r3, r3, #32
 8005e2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005e32:	fa06 f003 	lslle.w	r0, r6, r3
 8005e36:	f7fa fb65 	bl	8000504 <__aeabi_ui2d>
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005e40:	3d01      	subs	r5, #1
 8005e42:	920e      	str	r2, [sp, #56]	; 0x38
 8005e44:	e76f      	b.n	8005d26 <_dtoa_r+0x126>
 8005e46:	2301      	movs	r3, #1
 8005e48:	e7b3      	b.n	8005db2 <_dtoa_r+0x1b2>
 8005e4a:	900c      	str	r0, [sp, #48]	; 0x30
 8005e4c:	e7b2      	b.n	8005db4 <_dtoa_r+0x1b4>
 8005e4e:	9b05      	ldr	r3, [sp, #20]
 8005e50:	eba3 030b 	sub.w	r3, r3, fp
 8005e54:	9305      	str	r3, [sp, #20]
 8005e56:	f1cb 0300 	rsb	r3, fp, #0
 8005e5a:	9308      	str	r3, [sp, #32]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e60:	e7bf      	b.n	8005de2 <_dtoa_r+0x1e2>
 8005e62:	2300      	movs	r3, #0
 8005e64:	9309      	str	r3, [sp, #36]	; 0x24
 8005e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	dc52      	bgt.n	8005f12 <_dtoa_r+0x312>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	9301      	str	r3, [sp, #4]
 8005e70:	9304      	str	r3, [sp, #16]
 8005e72:	461a      	mov	r2, r3
 8005e74:	920a      	str	r2, [sp, #40]	; 0x28
 8005e76:	e00b      	b.n	8005e90 <_dtoa_r+0x290>
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e7f3      	b.n	8005e64 <_dtoa_r+0x264>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e82:	445b      	add	r3, fp
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	3301      	adds	r3, #1
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	9304      	str	r3, [sp, #16]
 8005e8c:	bfb8      	it	lt
 8005e8e:	2301      	movlt	r3, #1
 8005e90:	69e0      	ldr	r0, [r4, #28]
 8005e92:	2100      	movs	r1, #0
 8005e94:	2204      	movs	r2, #4
 8005e96:	f102 0614 	add.w	r6, r2, #20
 8005e9a:	429e      	cmp	r6, r3
 8005e9c:	d93d      	bls.n	8005f1a <_dtoa_r+0x31a>
 8005e9e:	6041      	str	r1, [r0, #4]
 8005ea0:	4620      	mov	r0, r4
 8005ea2:	f000 fd9f 	bl	80069e4 <_Balloc>
 8005ea6:	9000      	str	r0, [sp, #0]
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d139      	bne.n	8005f20 <_dtoa_r+0x320>
 8005eac:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <_dtoa_r+0x308>)
 8005eae:	4602      	mov	r2, r0
 8005eb0:	f240 11af 	movw	r1, #431	; 0x1af
 8005eb4:	e6bd      	b.n	8005c32 <_dtoa_r+0x32>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e7e1      	b.n	8005e7e <_dtoa_r+0x27e>
 8005eba:	2501      	movs	r5, #1
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	9307      	str	r3, [sp, #28]
 8005ec0:	9509      	str	r5, [sp, #36]	; 0x24
 8005ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	9304      	str	r3, [sp, #16]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2312      	movs	r3, #18
 8005ece:	e7d1      	b.n	8005e74 <_dtoa_r+0x274>
 8005ed0:	636f4361 	.word	0x636f4361
 8005ed4:	3fd287a7 	.word	0x3fd287a7
 8005ed8:	8b60c8b3 	.word	0x8b60c8b3
 8005edc:	3fc68a28 	.word	0x3fc68a28
 8005ee0:	509f79fb 	.word	0x509f79fb
 8005ee4:	3fd34413 	.word	0x3fd34413
 8005ee8:	080092ee 	.word	0x080092ee
 8005eec:	08009305 	.word	0x08009305
 8005ef0:	7ff00000 	.word	0x7ff00000
 8005ef4:	080092ea 	.word	0x080092ea
 8005ef8:	080092e1 	.word	0x080092e1
 8005efc:	080092b9 	.word	0x080092b9
 8005f00:	3ff80000 	.word	0x3ff80000
 8005f04:	080093f0 	.word	0x080093f0
 8005f08:	0800935d 	.word	0x0800935d
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8005f10:	e7d7      	b.n	8005ec2 <_dtoa_r+0x2c2>
 8005f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f14:	9301      	str	r3, [sp, #4]
 8005f16:	9304      	str	r3, [sp, #16]
 8005f18:	e7ba      	b.n	8005e90 <_dtoa_r+0x290>
 8005f1a:	3101      	adds	r1, #1
 8005f1c:	0052      	lsls	r2, r2, #1
 8005f1e:	e7ba      	b.n	8005e96 <_dtoa_r+0x296>
 8005f20:	69e3      	ldr	r3, [r4, #28]
 8005f22:	9a00      	ldr	r2, [sp, #0]
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	9b04      	ldr	r3, [sp, #16]
 8005f28:	2b0e      	cmp	r3, #14
 8005f2a:	f200 80a8 	bhi.w	800607e <_dtoa_r+0x47e>
 8005f2e:	2d00      	cmp	r5, #0
 8005f30:	f000 80a5 	beq.w	800607e <_dtoa_r+0x47e>
 8005f34:	f1bb 0f00 	cmp.w	fp, #0
 8005f38:	dd38      	ble.n	8005fac <_dtoa_r+0x3ac>
 8005f3a:	4bc0      	ldr	r3, [pc, #768]	; (800623c <_dtoa_r+0x63c>)
 8005f3c:	f00b 020f 	and.w	r2, fp, #15
 8005f40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005f48:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005f4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005f50:	d019      	beq.n	8005f86 <_dtoa_r+0x386>
 8005f52:	4bbb      	ldr	r3, [pc, #748]	; (8006240 <_dtoa_r+0x640>)
 8005f54:	ec51 0b18 	vmov	r0, r1, d8
 8005f58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f5c:	f7fa fc76 	bl	800084c <__aeabi_ddiv>
 8005f60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f64:	f008 080f 	and.w	r8, r8, #15
 8005f68:	2503      	movs	r5, #3
 8005f6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006240 <_dtoa_r+0x640>
 8005f6e:	f1b8 0f00 	cmp.w	r8, #0
 8005f72:	d10a      	bne.n	8005f8a <_dtoa_r+0x38a>
 8005f74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f78:	4632      	mov	r2, r6
 8005f7a:	463b      	mov	r3, r7
 8005f7c:	f7fa fc66 	bl	800084c <__aeabi_ddiv>
 8005f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f84:	e02b      	b.n	8005fde <_dtoa_r+0x3de>
 8005f86:	2502      	movs	r5, #2
 8005f88:	e7ef      	b.n	8005f6a <_dtoa_r+0x36a>
 8005f8a:	f018 0f01 	tst.w	r8, #1
 8005f8e:	d008      	beq.n	8005fa2 <_dtoa_r+0x3a2>
 8005f90:	4630      	mov	r0, r6
 8005f92:	4639      	mov	r1, r7
 8005f94:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005f98:	f7fa fb2e 	bl	80005f8 <__aeabi_dmul>
 8005f9c:	3501      	adds	r5, #1
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	460f      	mov	r7, r1
 8005fa2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005fa6:	f109 0908 	add.w	r9, r9, #8
 8005faa:	e7e0      	b.n	8005f6e <_dtoa_r+0x36e>
 8005fac:	f000 809f 	beq.w	80060ee <_dtoa_r+0x4ee>
 8005fb0:	f1cb 0600 	rsb	r6, fp, #0
 8005fb4:	4ba1      	ldr	r3, [pc, #644]	; (800623c <_dtoa_r+0x63c>)
 8005fb6:	4fa2      	ldr	r7, [pc, #648]	; (8006240 <_dtoa_r+0x640>)
 8005fb8:	f006 020f 	and.w	r2, r6, #15
 8005fbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	ec51 0b18 	vmov	r0, r1, d8
 8005fc8:	f7fa fb16 	bl	80005f8 <__aeabi_dmul>
 8005fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fd0:	1136      	asrs	r6, r6, #4
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	2502      	movs	r5, #2
 8005fd6:	2e00      	cmp	r6, #0
 8005fd8:	d17e      	bne.n	80060d8 <_dtoa_r+0x4d8>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1d0      	bne.n	8005f80 <_dtoa_r+0x380>
 8005fde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fe0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 8084 	beq.w	80060f2 <_dtoa_r+0x4f2>
 8005fea:	4b96      	ldr	r3, [pc, #600]	; (8006244 <_dtoa_r+0x644>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	4640      	mov	r0, r8
 8005ff0:	4649      	mov	r1, r9
 8005ff2:	f7fa fd73 	bl	8000adc <__aeabi_dcmplt>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	d07b      	beq.n	80060f2 <_dtoa_r+0x4f2>
 8005ffa:	9b04      	ldr	r3, [sp, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d078      	beq.n	80060f2 <_dtoa_r+0x4f2>
 8006000:	9b01      	ldr	r3, [sp, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	dd39      	ble.n	800607a <_dtoa_r+0x47a>
 8006006:	4b90      	ldr	r3, [pc, #576]	; (8006248 <_dtoa_r+0x648>)
 8006008:	2200      	movs	r2, #0
 800600a:	4640      	mov	r0, r8
 800600c:	4649      	mov	r1, r9
 800600e:	f7fa faf3 	bl	80005f8 <__aeabi_dmul>
 8006012:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006016:	9e01      	ldr	r6, [sp, #4]
 8006018:	f10b 37ff 	add.w	r7, fp, #4294967295
 800601c:	3501      	adds	r5, #1
 800601e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006022:	4628      	mov	r0, r5
 8006024:	f7fa fa7e 	bl	8000524 <__aeabi_i2d>
 8006028:	4642      	mov	r2, r8
 800602a:	464b      	mov	r3, r9
 800602c:	f7fa fae4 	bl	80005f8 <__aeabi_dmul>
 8006030:	4b86      	ldr	r3, [pc, #536]	; (800624c <_dtoa_r+0x64c>)
 8006032:	2200      	movs	r2, #0
 8006034:	f7fa f92a 	bl	800028c <__adddf3>
 8006038:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800603c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006040:	9303      	str	r3, [sp, #12]
 8006042:	2e00      	cmp	r6, #0
 8006044:	d158      	bne.n	80060f8 <_dtoa_r+0x4f8>
 8006046:	4b82      	ldr	r3, [pc, #520]	; (8006250 <_dtoa_r+0x650>)
 8006048:	2200      	movs	r2, #0
 800604a:	4640      	mov	r0, r8
 800604c:	4649      	mov	r1, r9
 800604e:	f7fa f91b 	bl	8000288 <__aeabi_dsub>
 8006052:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006056:	4680      	mov	r8, r0
 8006058:	4689      	mov	r9, r1
 800605a:	f7fa fd5d 	bl	8000b18 <__aeabi_dcmpgt>
 800605e:	2800      	cmp	r0, #0
 8006060:	f040 8296 	bne.w	8006590 <_dtoa_r+0x990>
 8006064:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006068:	4640      	mov	r0, r8
 800606a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800606e:	4649      	mov	r1, r9
 8006070:	f7fa fd34 	bl	8000adc <__aeabi_dcmplt>
 8006074:	2800      	cmp	r0, #0
 8006076:	f040 8289 	bne.w	800658c <_dtoa_r+0x98c>
 800607a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800607e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006080:	2b00      	cmp	r3, #0
 8006082:	f2c0 814e 	blt.w	8006322 <_dtoa_r+0x722>
 8006086:	f1bb 0f0e 	cmp.w	fp, #14
 800608a:	f300 814a 	bgt.w	8006322 <_dtoa_r+0x722>
 800608e:	4b6b      	ldr	r3, [pc, #428]	; (800623c <_dtoa_r+0x63c>)
 8006090:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006094:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800609a:	2b00      	cmp	r3, #0
 800609c:	f280 80dc 	bge.w	8006258 <_dtoa_r+0x658>
 80060a0:	9b04      	ldr	r3, [sp, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f300 80d8 	bgt.w	8006258 <_dtoa_r+0x658>
 80060a8:	f040 826f 	bne.w	800658a <_dtoa_r+0x98a>
 80060ac:	4b68      	ldr	r3, [pc, #416]	; (8006250 <_dtoa_r+0x650>)
 80060ae:	2200      	movs	r2, #0
 80060b0:	4640      	mov	r0, r8
 80060b2:	4649      	mov	r1, r9
 80060b4:	f7fa faa0 	bl	80005f8 <__aeabi_dmul>
 80060b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060bc:	f7fa fd22 	bl	8000b04 <__aeabi_dcmpge>
 80060c0:	9e04      	ldr	r6, [sp, #16]
 80060c2:	4637      	mov	r7, r6
 80060c4:	2800      	cmp	r0, #0
 80060c6:	f040 8245 	bne.w	8006554 <_dtoa_r+0x954>
 80060ca:	9d00      	ldr	r5, [sp, #0]
 80060cc:	2331      	movs	r3, #49	; 0x31
 80060ce:	f805 3b01 	strb.w	r3, [r5], #1
 80060d2:	f10b 0b01 	add.w	fp, fp, #1
 80060d6:	e241      	b.n	800655c <_dtoa_r+0x95c>
 80060d8:	07f2      	lsls	r2, r6, #31
 80060da:	d505      	bpl.n	80060e8 <_dtoa_r+0x4e8>
 80060dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060e0:	f7fa fa8a 	bl	80005f8 <__aeabi_dmul>
 80060e4:	3501      	adds	r5, #1
 80060e6:	2301      	movs	r3, #1
 80060e8:	1076      	asrs	r6, r6, #1
 80060ea:	3708      	adds	r7, #8
 80060ec:	e773      	b.n	8005fd6 <_dtoa_r+0x3d6>
 80060ee:	2502      	movs	r5, #2
 80060f0:	e775      	b.n	8005fde <_dtoa_r+0x3de>
 80060f2:	9e04      	ldr	r6, [sp, #16]
 80060f4:	465f      	mov	r7, fp
 80060f6:	e792      	b.n	800601e <_dtoa_r+0x41e>
 80060f8:	9900      	ldr	r1, [sp, #0]
 80060fa:	4b50      	ldr	r3, [pc, #320]	; (800623c <_dtoa_r+0x63c>)
 80060fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006100:	4431      	add	r1, r6
 8006102:	9102      	str	r1, [sp, #8]
 8006104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006106:	eeb0 9a47 	vmov.f32	s18, s14
 800610a:	eef0 9a67 	vmov.f32	s19, s15
 800610e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006112:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006116:	2900      	cmp	r1, #0
 8006118:	d044      	beq.n	80061a4 <_dtoa_r+0x5a4>
 800611a:	494e      	ldr	r1, [pc, #312]	; (8006254 <_dtoa_r+0x654>)
 800611c:	2000      	movs	r0, #0
 800611e:	f7fa fb95 	bl	800084c <__aeabi_ddiv>
 8006122:	ec53 2b19 	vmov	r2, r3, d9
 8006126:	f7fa f8af 	bl	8000288 <__aeabi_dsub>
 800612a:	9d00      	ldr	r5, [sp, #0]
 800612c:	ec41 0b19 	vmov	d9, r0, r1
 8006130:	4649      	mov	r1, r9
 8006132:	4640      	mov	r0, r8
 8006134:	f7fa fd10 	bl	8000b58 <__aeabi_d2iz>
 8006138:	4606      	mov	r6, r0
 800613a:	f7fa f9f3 	bl	8000524 <__aeabi_i2d>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	4640      	mov	r0, r8
 8006144:	4649      	mov	r1, r9
 8006146:	f7fa f89f 	bl	8000288 <__aeabi_dsub>
 800614a:	3630      	adds	r6, #48	; 0x30
 800614c:	f805 6b01 	strb.w	r6, [r5], #1
 8006150:	ec53 2b19 	vmov	r2, r3, d9
 8006154:	4680      	mov	r8, r0
 8006156:	4689      	mov	r9, r1
 8006158:	f7fa fcc0 	bl	8000adc <__aeabi_dcmplt>
 800615c:	2800      	cmp	r0, #0
 800615e:	d164      	bne.n	800622a <_dtoa_r+0x62a>
 8006160:	4642      	mov	r2, r8
 8006162:	464b      	mov	r3, r9
 8006164:	4937      	ldr	r1, [pc, #220]	; (8006244 <_dtoa_r+0x644>)
 8006166:	2000      	movs	r0, #0
 8006168:	f7fa f88e 	bl	8000288 <__aeabi_dsub>
 800616c:	ec53 2b19 	vmov	r2, r3, d9
 8006170:	f7fa fcb4 	bl	8000adc <__aeabi_dcmplt>
 8006174:	2800      	cmp	r0, #0
 8006176:	f040 80b6 	bne.w	80062e6 <_dtoa_r+0x6e6>
 800617a:	9b02      	ldr	r3, [sp, #8]
 800617c:	429d      	cmp	r5, r3
 800617e:	f43f af7c 	beq.w	800607a <_dtoa_r+0x47a>
 8006182:	4b31      	ldr	r3, [pc, #196]	; (8006248 <_dtoa_r+0x648>)
 8006184:	ec51 0b19 	vmov	r0, r1, d9
 8006188:	2200      	movs	r2, #0
 800618a:	f7fa fa35 	bl	80005f8 <__aeabi_dmul>
 800618e:	4b2e      	ldr	r3, [pc, #184]	; (8006248 <_dtoa_r+0x648>)
 8006190:	ec41 0b19 	vmov	d9, r0, r1
 8006194:	2200      	movs	r2, #0
 8006196:	4640      	mov	r0, r8
 8006198:	4649      	mov	r1, r9
 800619a:	f7fa fa2d 	bl	80005f8 <__aeabi_dmul>
 800619e:	4680      	mov	r8, r0
 80061a0:	4689      	mov	r9, r1
 80061a2:	e7c5      	b.n	8006130 <_dtoa_r+0x530>
 80061a4:	ec51 0b17 	vmov	r0, r1, d7
 80061a8:	f7fa fa26 	bl	80005f8 <__aeabi_dmul>
 80061ac:	9b02      	ldr	r3, [sp, #8]
 80061ae:	9d00      	ldr	r5, [sp, #0]
 80061b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80061b2:	ec41 0b19 	vmov	d9, r0, r1
 80061b6:	4649      	mov	r1, r9
 80061b8:	4640      	mov	r0, r8
 80061ba:	f7fa fccd 	bl	8000b58 <__aeabi_d2iz>
 80061be:	4606      	mov	r6, r0
 80061c0:	f7fa f9b0 	bl	8000524 <__aeabi_i2d>
 80061c4:	3630      	adds	r6, #48	; 0x30
 80061c6:	4602      	mov	r2, r0
 80061c8:	460b      	mov	r3, r1
 80061ca:	4640      	mov	r0, r8
 80061cc:	4649      	mov	r1, r9
 80061ce:	f7fa f85b 	bl	8000288 <__aeabi_dsub>
 80061d2:	f805 6b01 	strb.w	r6, [r5], #1
 80061d6:	9b02      	ldr	r3, [sp, #8]
 80061d8:	429d      	cmp	r5, r3
 80061da:	4680      	mov	r8, r0
 80061dc:	4689      	mov	r9, r1
 80061de:	f04f 0200 	mov.w	r2, #0
 80061e2:	d124      	bne.n	800622e <_dtoa_r+0x62e>
 80061e4:	4b1b      	ldr	r3, [pc, #108]	; (8006254 <_dtoa_r+0x654>)
 80061e6:	ec51 0b19 	vmov	r0, r1, d9
 80061ea:	f7fa f84f 	bl	800028c <__adddf3>
 80061ee:	4602      	mov	r2, r0
 80061f0:	460b      	mov	r3, r1
 80061f2:	4640      	mov	r0, r8
 80061f4:	4649      	mov	r1, r9
 80061f6:	f7fa fc8f 	bl	8000b18 <__aeabi_dcmpgt>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d173      	bne.n	80062e6 <_dtoa_r+0x6e6>
 80061fe:	ec53 2b19 	vmov	r2, r3, d9
 8006202:	4914      	ldr	r1, [pc, #80]	; (8006254 <_dtoa_r+0x654>)
 8006204:	2000      	movs	r0, #0
 8006206:	f7fa f83f 	bl	8000288 <__aeabi_dsub>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4640      	mov	r0, r8
 8006210:	4649      	mov	r1, r9
 8006212:	f7fa fc63 	bl	8000adc <__aeabi_dcmplt>
 8006216:	2800      	cmp	r0, #0
 8006218:	f43f af2f 	beq.w	800607a <_dtoa_r+0x47a>
 800621c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800621e:	1e6b      	subs	r3, r5, #1
 8006220:	930f      	str	r3, [sp, #60]	; 0x3c
 8006222:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006226:	2b30      	cmp	r3, #48	; 0x30
 8006228:	d0f8      	beq.n	800621c <_dtoa_r+0x61c>
 800622a:	46bb      	mov	fp, r7
 800622c:	e04a      	b.n	80062c4 <_dtoa_r+0x6c4>
 800622e:	4b06      	ldr	r3, [pc, #24]	; (8006248 <_dtoa_r+0x648>)
 8006230:	f7fa f9e2 	bl	80005f8 <__aeabi_dmul>
 8006234:	4680      	mov	r8, r0
 8006236:	4689      	mov	r9, r1
 8006238:	e7bd      	b.n	80061b6 <_dtoa_r+0x5b6>
 800623a:	bf00      	nop
 800623c:	080093f0 	.word	0x080093f0
 8006240:	080093c8 	.word	0x080093c8
 8006244:	3ff00000 	.word	0x3ff00000
 8006248:	40240000 	.word	0x40240000
 800624c:	401c0000 	.word	0x401c0000
 8006250:	40140000 	.word	0x40140000
 8006254:	3fe00000 	.word	0x3fe00000
 8006258:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800625c:	9d00      	ldr	r5, [sp, #0]
 800625e:	4642      	mov	r2, r8
 8006260:	464b      	mov	r3, r9
 8006262:	4630      	mov	r0, r6
 8006264:	4639      	mov	r1, r7
 8006266:	f7fa faf1 	bl	800084c <__aeabi_ddiv>
 800626a:	f7fa fc75 	bl	8000b58 <__aeabi_d2iz>
 800626e:	9001      	str	r0, [sp, #4]
 8006270:	f7fa f958 	bl	8000524 <__aeabi_i2d>
 8006274:	4642      	mov	r2, r8
 8006276:	464b      	mov	r3, r9
 8006278:	f7fa f9be 	bl	80005f8 <__aeabi_dmul>
 800627c:	4602      	mov	r2, r0
 800627e:	460b      	mov	r3, r1
 8006280:	4630      	mov	r0, r6
 8006282:	4639      	mov	r1, r7
 8006284:	f7fa f800 	bl	8000288 <__aeabi_dsub>
 8006288:	9e01      	ldr	r6, [sp, #4]
 800628a:	9f04      	ldr	r7, [sp, #16]
 800628c:	3630      	adds	r6, #48	; 0x30
 800628e:	f805 6b01 	strb.w	r6, [r5], #1
 8006292:	9e00      	ldr	r6, [sp, #0]
 8006294:	1bae      	subs	r6, r5, r6
 8006296:	42b7      	cmp	r7, r6
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	d134      	bne.n	8006308 <_dtoa_r+0x708>
 800629e:	f7f9 fff5 	bl	800028c <__adddf3>
 80062a2:	4642      	mov	r2, r8
 80062a4:	464b      	mov	r3, r9
 80062a6:	4606      	mov	r6, r0
 80062a8:	460f      	mov	r7, r1
 80062aa:	f7fa fc35 	bl	8000b18 <__aeabi_dcmpgt>
 80062ae:	b9c8      	cbnz	r0, 80062e4 <_dtoa_r+0x6e4>
 80062b0:	4642      	mov	r2, r8
 80062b2:	464b      	mov	r3, r9
 80062b4:	4630      	mov	r0, r6
 80062b6:	4639      	mov	r1, r7
 80062b8:	f7fa fc06 	bl	8000ac8 <__aeabi_dcmpeq>
 80062bc:	b110      	cbz	r0, 80062c4 <_dtoa_r+0x6c4>
 80062be:	9b01      	ldr	r3, [sp, #4]
 80062c0:	07db      	lsls	r3, r3, #31
 80062c2:	d40f      	bmi.n	80062e4 <_dtoa_r+0x6e4>
 80062c4:	4651      	mov	r1, sl
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 fbcc 	bl	8006a64 <_Bfree>
 80062cc:	2300      	movs	r3, #0
 80062ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80062d0:	702b      	strb	r3, [r5, #0]
 80062d2:	f10b 0301 	add.w	r3, fp, #1
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f43f ace2 	beq.w	8005ca4 <_dtoa_r+0xa4>
 80062e0:	601d      	str	r5, [r3, #0]
 80062e2:	e4df      	b.n	8005ca4 <_dtoa_r+0xa4>
 80062e4:	465f      	mov	r7, fp
 80062e6:	462b      	mov	r3, r5
 80062e8:	461d      	mov	r5, r3
 80062ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062ee:	2a39      	cmp	r2, #57	; 0x39
 80062f0:	d106      	bne.n	8006300 <_dtoa_r+0x700>
 80062f2:	9a00      	ldr	r2, [sp, #0]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d1f7      	bne.n	80062e8 <_dtoa_r+0x6e8>
 80062f8:	9900      	ldr	r1, [sp, #0]
 80062fa:	2230      	movs	r2, #48	; 0x30
 80062fc:	3701      	adds	r7, #1
 80062fe:	700a      	strb	r2, [r1, #0]
 8006300:	781a      	ldrb	r2, [r3, #0]
 8006302:	3201      	adds	r2, #1
 8006304:	701a      	strb	r2, [r3, #0]
 8006306:	e790      	b.n	800622a <_dtoa_r+0x62a>
 8006308:	4ba3      	ldr	r3, [pc, #652]	; (8006598 <_dtoa_r+0x998>)
 800630a:	2200      	movs	r2, #0
 800630c:	f7fa f974 	bl	80005f8 <__aeabi_dmul>
 8006310:	2200      	movs	r2, #0
 8006312:	2300      	movs	r3, #0
 8006314:	4606      	mov	r6, r0
 8006316:	460f      	mov	r7, r1
 8006318:	f7fa fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800631c:	2800      	cmp	r0, #0
 800631e:	d09e      	beq.n	800625e <_dtoa_r+0x65e>
 8006320:	e7d0      	b.n	80062c4 <_dtoa_r+0x6c4>
 8006322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006324:	2a00      	cmp	r2, #0
 8006326:	f000 80ca 	beq.w	80064be <_dtoa_r+0x8be>
 800632a:	9a07      	ldr	r2, [sp, #28]
 800632c:	2a01      	cmp	r2, #1
 800632e:	f300 80ad 	bgt.w	800648c <_dtoa_r+0x88c>
 8006332:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006334:	2a00      	cmp	r2, #0
 8006336:	f000 80a5 	beq.w	8006484 <_dtoa_r+0x884>
 800633a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800633e:	9e08      	ldr	r6, [sp, #32]
 8006340:	9d05      	ldr	r5, [sp, #20]
 8006342:	9a05      	ldr	r2, [sp, #20]
 8006344:	441a      	add	r2, r3
 8006346:	9205      	str	r2, [sp, #20]
 8006348:	9a06      	ldr	r2, [sp, #24]
 800634a:	2101      	movs	r1, #1
 800634c:	441a      	add	r2, r3
 800634e:	4620      	mov	r0, r4
 8006350:	9206      	str	r2, [sp, #24]
 8006352:	f000 fc87 	bl	8006c64 <__i2b>
 8006356:	4607      	mov	r7, r0
 8006358:	b165      	cbz	r5, 8006374 <_dtoa_r+0x774>
 800635a:	9b06      	ldr	r3, [sp, #24]
 800635c:	2b00      	cmp	r3, #0
 800635e:	dd09      	ble.n	8006374 <_dtoa_r+0x774>
 8006360:	42ab      	cmp	r3, r5
 8006362:	9a05      	ldr	r2, [sp, #20]
 8006364:	bfa8      	it	ge
 8006366:	462b      	movge	r3, r5
 8006368:	1ad2      	subs	r2, r2, r3
 800636a:	9205      	str	r2, [sp, #20]
 800636c:	9a06      	ldr	r2, [sp, #24]
 800636e:	1aed      	subs	r5, r5, r3
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	9306      	str	r3, [sp, #24]
 8006374:	9b08      	ldr	r3, [sp, #32]
 8006376:	b1f3      	cbz	r3, 80063b6 <_dtoa_r+0x7b6>
 8006378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 80a3 	beq.w	80064c6 <_dtoa_r+0x8c6>
 8006380:	2e00      	cmp	r6, #0
 8006382:	dd10      	ble.n	80063a6 <_dtoa_r+0x7a6>
 8006384:	4639      	mov	r1, r7
 8006386:	4632      	mov	r2, r6
 8006388:	4620      	mov	r0, r4
 800638a:	f000 fd2b 	bl	8006de4 <__pow5mult>
 800638e:	4652      	mov	r2, sl
 8006390:	4601      	mov	r1, r0
 8006392:	4607      	mov	r7, r0
 8006394:	4620      	mov	r0, r4
 8006396:	f000 fc7b 	bl	8006c90 <__multiply>
 800639a:	4651      	mov	r1, sl
 800639c:	4680      	mov	r8, r0
 800639e:	4620      	mov	r0, r4
 80063a0:	f000 fb60 	bl	8006a64 <_Bfree>
 80063a4:	46c2      	mov	sl, r8
 80063a6:	9b08      	ldr	r3, [sp, #32]
 80063a8:	1b9a      	subs	r2, r3, r6
 80063aa:	d004      	beq.n	80063b6 <_dtoa_r+0x7b6>
 80063ac:	4651      	mov	r1, sl
 80063ae:	4620      	mov	r0, r4
 80063b0:	f000 fd18 	bl	8006de4 <__pow5mult>
 80063b4:	4682      	mov	sl, r0
 80063b6:	2101      	movs	r1, #1
 80063b8:	4620      	mov	r0, r4
 80063ba:	f000 fc53 	bl	8006c64 <__i2b>
 80063be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	4606      	mov	r6, r0
 80063c4:	f340 8081 	ble.w	80064ca <_dtoa_r+0x8ca>
 80063c8:	461a      	mov	r2, r3
 80063ca:	4601      	mov	r1, r0
 80063cc:	4620      	mov	r0, r4
 80063ce:	f000 fd09 	bl	8006de4 <__pow5mult>
 80063d2:	9b07      	ldr	r3, [sp, #28]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	4606      	mov	r6, r0
 80063d8:	dd7a      	ble.n	80064d0 <_dtoa_r+0x8d0>
 80063da:	f04f 0800 	mov.w	r8, #0
 80063de:	6933      	ldr	r3, [r6, #16]
 80063e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80063e4:	6918      	ldr	r0, [r3, #16]
 80063e6:	f000 fbef 	bl	8006bc8 <__hi0bits>
 80063ea:	f1c0 0020 	rsb	r0, r0, #32
 80063ee:	9b06      	ldr	r3, [sp, #24]
 80063f0:	4418      	add	r0, r3
 80063f2:	f010 001f 	ands.w	r0, r0, #31
 80063f6:	f000 8094 	beq.w	8006522 <_dtoa_r+0x922>
 80063fa:	f1c0 0320 	rsb	r3, r0, #32
 80063fe:	2b04      	cmp	r3, #4
 8006400:	f340 8085 	ble.w	800650e <_dtoa_r+0x90e>
 8006404:	9b05      	ldr	r3, [sp, #20]
 8006406:	f1c0 001c 	rsb	r0, r0, #28
 800640a:	4403      	add	r3, r0
 800640c:	9305      	str	r3, [sp, #20]
 800640e:	9b06      	ldr	r3, [sp, #24]
 8006410:	4403      	add	r3, r0
 8006412:	4405      	add	r5, r0
 8006414:	9306      	str	r3, [sp, #24]
 8006416:	9b05      	ldr	r3, [sp, #20]
 8006418:	2b00      	cmp	r3, #0
 800641a:	dd05      	ble.n	8006428 <_dtoa_r+0x828>
 800641c:	4651      	mov	r1, sl
 800641e:	461a      	mov	r2, r3
 8006420:	4620      	mov	r0, r4
 8006422:	f000 fd39 	bl	8006e98 <__lshift>
 8006426:	4682      	mov	sl, r0
 8006428:	9b06      	ldr	r3, [sp, #24]
 800642a:	2b00      	cmp	r3, #0
 800642c:	dd05      	ble.n	800643a <_dtoa_r+0x83a>
 800642e:	4631      	mov	r1, r6
 8006430:	461a      	mov	r2, r3
 8006432:	4620      	mov	r0, r4
 8006434:	f000 fd30 	bl	8006e98 <__lshift>
 8006438:	4606      	mov	r6, r0
 800643a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800643c:	2b00      	cmp	r3, #0
 800643e:	d072      	beq.n	8006526 <_dtoa_r+0x926>
 8006440:	4631      	mov	r1, r6
 8006442:	4650      	mov	r0, sl
 8006444:	f000 fd94 	bl	8006f70 <__mcmp>
 8006448:	2800      	cmp	r0, #0
 800644a:	da6c      	bge.n	8006526 <_dtoa_r+0x926>
 800644c:	2300      	movs	r3, #0
 800644e:	4651      	mov	r1, sl
 8006450:	220a      	movs	r2, #10
 8006452:	4620      	mov	r0, r4
 8006454:	f000 fb28 	bl	8006aa8 <__multadd>
 8006458:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800645a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800645e:	4682      	mov	sl, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	f000 81b0 	beq.w	80067c6 <_dtoa_r+0xbc6>
 8006466:	2300      	movs	r3, #0
 8006468:	4639      	mov	r1, r7
 800646a:	220a      	movs	r2, #10
 800646c:	4620      	mov	r0, r4
 800646e:	f000 fb1b 	bl	8006aa8 <__multadd>
 8006472:	9b01      	ldr	r3, [sp, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	4607      	mov	r7, r0
 8006478:	f300 8096 	bgt.w	80065a8 <_dtoa_r+0x9a8>
 800647c:	9b07      	ldr	r3, [sp, #28]
 800647e:	2b02      	cmp	r3, #2
 8006480:	dc59      	bgt.n	8006536 <_dtoa_r+0x936>
 8006482:	e091      	b.n	80065a8 <_dtoa_r+0x9a8>
 8006484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006486:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800648a:	e758      	b.n	800633e <_dtoa_r+0x73e>
 800648c:	9b04      	ldr	r3, [sp, #16]
 800648e:	1e5e      	subs	r6, r3, #1
 8006490:	9b08      	ldr	r3, [sp, #32]
 8006492:	42b3      	cmp	r3, r6
 8006494:	bfbf      	itttt	lt
 8006496:	9b08      	ldrlt	r3, [sp, #32]
 8006498:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800649a:	9608      	strlt	r6, [sp, #32]
 800649c:	1af3      	sublt	r3, r6, r3
 800649e:	bfb4      	ite	lt
 80064a0:	18d2      	addlt	r2, r2, r3
 80064a2:	1b9e      	subge	r6, r3, r6
 80064a4:	9b04      	ldr	r3, [sp, #16]
 80064a6:	bfbc      	itt	lt
 80064a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80064aa:	2600      	movlt	r6, #0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	bfb7      	itett	lt
 80064b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80064b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80064b8:	1a9d      	sublt	r5, r3, r2
 80064ba:	2300      	movlt	r3, #0
 80064bc:	e741      	b.n	8006342 <_dtoa_r+0x742>
 80064be:	9e08      	ldr	r6, [sp, #32]
 80064c0:	9d05      	ldr	r5, [sp, #20]
 80064c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80064c4:	e748      	b.n	8006358 <_dtoa_r+0x758>
 80064c6:	9a08      	ldr	r2, [sp, #32]
 80064c8:	e770      	b.n	80063ac <_dtoa_r+0x7ac>
 80064ca:	9b07      	ldr	r3, [sp, #28]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	dc19      	bgt.n	8006504 <_dtoa_r+0x904>
 80064d0:	9b02      	ldr	r3, [sp, #8]
 80064d2:	b9bb      	cbnz	r3, 8006504 <_dtoa_r+0x904>
 80064d4:	9b03      	ldr	r3, [sp, #12]
 80064d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064da:	b99b      	cbnz	r3, 8006504 <_dtoa_r+0x904>
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064e2:	0d1b      	lsrs	r3, r3, #20
 80064e4:	051b      	lsls	r3, r3, #20
 80064e6:	b183      	cbz	r3, 800650a <_dtoa_r+0x90a>
 80064e8:	9b05      	ldr	r3, [sp, #20]
 80064ea:	3301      	adds	r3, #1
 80064ec:	9305      	str	r3, [sp, #20]
 80064ee:	9b06      	ldr	r3, [sp, #24]
 80064f0:	3301      	adds	r3, #1
 80064f2:	9306      	str	r3, [sp, #24]
 80064f4:	f04f 0801 	mov.w	r8, #1
 80064f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f47f af6f 	bne.w	80063de <_dtoa_r+0x7de>
 8006500:	2001      	movs	r0, #1
 8006502:	e774      	b.n	80063ee <_dtoa_r+0x7ee>
 8006504:	f04f 0800 	mov.w	r8, #0
 8006508:	e7f6      	b.n	80064f8 <_dtoa_r+0x8f8>
 800650a:	4698      	mov	r8, r3
 800650c:	e7f4      	b.n	80064f8 <_dtoa_r+0x8f8>
 800650e:	d082      	beq.n	8006416 <_dtoa_r+0x816>
 8006510:	9a05      	ldr	r2, [sp, #20]
 8006512:	331c      	adds	r3, #28
 8006514:	441a      	add	r2, r3
 8006516:	9205      	str	r2, [sp, #20]
 8006518:	9a06      	ldr	r2, [sp, #24]
 800651a:	441a      	add	r2, r3
 800651c:	441d      	add	r5, r3
 800651e:	9206      	str	r2, [sp, #24]
 8006520:	e779      	b.n	8006416 <_dtoa_r+0x816>
 8006522:	4603      	mov	r3, r0
 8006524:	e7f4      	b.n	8006510 <_dtoa_r+0x910>
 8006526:	9b04      	ldr	r3, [sp, #16]
 8006528:	2b00      	cmp	r3, #0
 800652a:	dc37      	bgt.n	800659c <_dtoa_r+0x99c>
 800652c:	9b07      	ldr	r3, [sp, #28]
 800652e:	2b02      	cmp	r3, #2
 8006530:	dd34      	ble.n	800659c <_dtoa_r+0x99c>
 8006532:	9b04      	ldr	r3, [sp, #16]
 8006534:	9301      	str	r3, [sp, #4]
 8006536:	9b01      	ldr	r3, [sp, #4]
 8006538:	b963      	cbnz	r3, 8006554 <_dtoa_r+0x954>
 800653a:	4631      	mov	r1, r6
 800653c:	2205      	movs	r2, #5
 800653e:	4620      	mov	r0, r4
 8006540:	f000 fab2 	bl	8006aa8 <__multadd>
 8006544:	4601      	mov	r1, r0
 8006546:	4606      	mov	r6, r0
 8006548:	4650      	mov	r0, sl
 800654a:	f000 fd11 	bl	8006f70 <__mcmp>
 800654e:	2800      	cmp	r0, #0
 8006550:	f73f adbb 	bgt.w	80060ca <_dtoa_r+0x4ca>
 8006554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006556:	9d00      	ldr	r5, [sp, #0]
 8006558:	ea6f 0b03 	mvn.w	fp, r3
 800655c:	f04f 0800 	mov.w	r8, #0
 8006560:	4631      	mov	r1, r6
 8006562:	4620      	mov	r0, r4
 8006564:	f000 fa7e 	bl	8006a64 <_Bfree>
 8006568:	2f00      	cmp	r7, #0
 800656a:	f43f aeab 	beq.w	80062c4 <_dtoa_r+0x6c4>
 800656e:	f1b8 0f00 	cmp.w	r8, #0
 8006572:	d005      	beq.n	8006580 <_dtoa_r+0x980>
 8006574:	45b8      	cmp	r8, r7
 8006576:	d003      	beq.n	8006580 <_dtoa_r+0x980>
 8006578:	4641      	mov	r1, r8
 800657a:	4620      	mov	r0, r4
 800657c:	f000 fa72 	bl	8006a64 <_Bfree>
 8006580:	4639      	mov	r1, r7
 8006582:	4620      	mov	r0, r4
 8006584:	f000 fa6e 	bl	8006a64 <_Bfree>
 8006588:	e69c      	b.n	80062c4 <_dtoa_r+0x6c4>
 800658a:	2600      	movs	r6, #0
 800658c:	4637      	mov	r7, r6
 800658e:	e7e1      	b.n	8006554 <_dtoa_r+0x954>
 8006590:	46bb      	mov	fp, r7
 8006592:	4637      	mov	r7, r6
 8006594:	e599      	b.n	80060ca <_dtoa_r+0x4ca>
 8006596:	bf00      	nop
 8006598:	40240000 	.word	0x40240000
 800659c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f000 80c8 	beq.w	8006734 <_dtoa_r+0xb34>
 80065a4:	9b04      	ldr	r3, [sp, #16]
 80065a6:	9301      	str	r3, [sp, #4]
 80065a8:	2d00      	cmp	r5, #0
 80065aa:	dd05      	ble.n	80065b8 <_dtoa_r+0x9b8>
 80065ac:	4639      	mov	r1, r7
 80065ae:	462a      	mov	r2, r5
 80065b0:	4620      	mov	r0, r4
 80065b2:	f000 fc71 	bl	8006e98 <__lshift>
 80065b6:	4607      	mov	r7, r0
 80065b8:	f1b8 0f00 	cmp.w	r8, #0
 80065bc:	d05b      	beq.n	8006676 <_dtoa_r+0xa76>
 80065be:	6879      	ldr	r1, [r7, #4]
 80065c0:	4620      	mov	r0, r4
 80065c2:	f000 fa0f 	bl	80069e4 <_Balloc>
 80065c6:	4605      	mov	r5, r0
 80065c8:	b928      	cbnz	r0, 80065d6 <_dtoa_r+0x9d6>
 80065ca:	4b83      	ldr	r3, [pc, #524]	; (80067d8 <_dtoa_r+0xbd8>)
 80065cc:	4602      	mov	r2, r0
 80065ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80065d2:	f7ff bb2e 	b.w	8005c32 <_dtoa_r+0x32>
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	3202      	adds	r2, #2
 80065da:	0092      	lsls	r2, r2, #2
 80065dc:	f107 010c 	add.w	r1, r7, #12
 80065e0:	300c      	adds	r0, #12
 80065e2:	f001 ff85 	bl	80084f0 <memcpy>
 80065e6:	2201      	movs	r2, #1
 80065e8:	4629      	mov	r1, r5
 80065ea:	4620      	mov	r0, r4
 80065ec:	f000 fc54 	bl	8006e98 <__lshift>
 80065f0:	9b00      	ldr	r3, [sp, #0]
 80065f2:	3301      	adds	r3, #1
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065fa:	4413      	add	r3, r2
 80065fc:	9308      	str	r3, [sp, #32]
 80065fe:	9b02      	ldr	r3, [sp, #8]
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	46b8      	mov	r8, r7
 8006606:	9306      	str	r3, [sp, #24]
 8006608:	4607      	mov	r7, r0
 800660a:	9b04      	ldr	r3, [sp, #16]
 800660c:	4631      	mov	r1, r6
 800660e:	3b01      	subs	r3, #1
 8006610:	4650      	mov	r0, sl
 8006612:	9301      	str	r3, [sp, #4]
 8006614:	f7ff fa6c 	bl	8005af0 <quorem>
 8006618:	4641      	mov	r1, r8
 800661a:	9002      	str	r0, [sp, #8]
 800661c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006620:	4650      	mov	r0, sl
 8006622:	f000 fca5 	bl	8006f70 <__mcmp>
 8006626:	463a      	mov	r2, r7
 8006628:	9005      	str	r0, [sp, #20]
 800662a:	4631      	mov	r1, r6
 800662c:	4620      	mov	r0, r4
 800662e:	f000 fcbb 	bl	8006fa8 <__mdiff>
 8006632:	68c2      	ldr	r2, [r0, #12]
 8006634:	4605      	mov	r5, r0
 8006636:	bb02      	cbnz	r2, 800667a <_dtoa_r+0xa7a>
 8006638:	4601      	mov	r1, r0
 800663a:	4650      	mov	r0, sl
 800663c:	f000 fc98 	bl	8006f70 <__mcmp>
 8006640:	4602      	mov	r2, r0
 8006642:	4629      	mov	r1, r5
 8006644:	4620      	mov	r0, r4
 8006646:	9209      	str	r2, [sp, #36]	; 0x24
 8006648:	f000 fa0c 	bl	8006a64 <_Bfree>
 800664c:	9b07      	ldr	r3, [sp, #28]
 800664e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006650:	9d04      	ldr	r5, [sp, #16]
 8006652:	ea43 0102 	orr.w	r1, r3, r2
 8006656:	9b06      	ldr	r3, [sp, #24]
 8006658:	4319      	orrs	r1, r3
 800665a:	d110      	bne.n	800667e <_dtoa_r+0xa7e>
 800665c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006660:	d029      	beq.n	80066b6 <_dtoa_r+0xab6>
 8006662:	9b05      	ldr	r3, [sp, #20]
 8006664:	2b00      	cmp	r3, #0
 8006666:	dd02      	ble.n	800666e <_dtoa_r+0xa6e>
 8006668:	9b02      	ldr	r3, [sp, #8]
 800666a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800666e:	9b01      	ldr	r3, [sp, #4]
 8006670:	f883 9000 	strb.w	r9, [r3]
 8006674:	e774      	b.n	8006560 <_dtoa_r+0x960>
 8006676:	4638      	mov	r0, r7
 8006678:	e7ba      	b.n	80065f0 <_dtoa_r+0x9f0>
 800667a:	2201      	movs	r2, #1
 800667c:	e7e1      	b.n	8006642 <_dtoa_r+0xa42>
 800667e:	9b05      	ldr	r3, [sp, #20]
 8006680:	2b00      	cmp	r3, #0
 8006682:	db04      	blt.n	800668e <_dtoa_r+0xa8e>
 8006684:	9907      	ldr	r1, [sp, #28]
 8006686:	430b      	orrs	r3, r1
 8006688:	9906      	ldr	r1, [sp, #24]
 800668a:	430b      	orrs	r3, r1
 800668c:	d120      	bne.n	80066d0 <_dtoa_r+0xad0>
 800668e:	2a00      	cmp	r2, #0
 8006690:	dded      	ble.n	800666e <_dtoa_r+0xa6e>
 8006692:	4651      	mov	r1, sl
 8006694:	2201      	movs	r2, #1
 8006696:	4620      	mov	r0, r4
 8006698:	f000 fbfe 	bl	8006e98 <__lshift>
 800669c:	4631      	mov	r1, r6
 800669e:	4682      	mov	sl, r0
 80066a0:	f000 fc66 	bl	8006f70 <__mcmp>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	dc03      	bgt.n	80066b0 <_dtoa_r+0xab0>
 80066a8:	d1e1      	bne.n	800666e <_dtoa_r+0xa6e>
 80066aa:	f019 0f01 	tst.w	r9, #1
 80066ae:	d0de      	beq.n	800666e <_dtoa_r+0xa6e>
 80066b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80066b4:	d1d8      	bne.n	8006668 <_dtoa_r+0xa68>
 80066b6:	9a01      	ldr	r2, [sp, #4]
 80066b8:	2339      	movs	r3, #57	; 0x39
 80066ba:	7013      	strb	r3, [r2, #0]
 80066bc:	462b      	mov	r3, r5
 80066be:	461d      	mov	r5, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80066c6:	2a39      	cmp	r2, #57	; 0x39
 80066c8:	d06c      	beq.n	80067a4 <_dtoa_r+0xba4>
 80066ca:	3201      	adds	r2, #1
 80066cc:	701a      	strb	r2, [r3, #0]
 80066ce:	e747      	b.n	8006560 <_dtoa_r+0x960>
 80066d0:	2a00      	cmp	r2, #0
 80066d2:	dd07      	ble.n	80066e4 <_dtoa_r+0xae4>
 80066d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80066d8:	d0ed      	beq.n	80066b6 <_dtoa_r+0xab6>
 80066da:	9a01      	ldr	r2, [sp, #4]
 80066dc:	f109 0301 	add.w	r3, r9, #1
 80066e0:	7013      	strb	r3, [r2, #0]
 80066e2:	e73d      	b.n	8006560 <_dtoa_r+0x960>
 80066e4:	9b04      	ldr	r3, [sp, #16]
 80066e6:	9a08      	ldr	r2, [sp, #32]
 80066e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d043      	beq.n	8006778 <_dtoa_r+0xb78>
 80066f0:	4651      	mov	r1, sl
 80066f2:	2300      	movs	r3, #0
 80066f4:	220a      	movs	r2, #10
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 f9d6 	bl	8006aa8 <__multadd>
 80066fc:	45b8      	cmp	r8, r7
 80066fe:	4682      	mov	sl, r0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	f04f 020a 	mov.w	r2, #10
 8006708:	4641      	mov	r1, r8
 800670a:	4620      	mov	r0, r4
 800670c:	d107      	bne.n	800671e <_dtoa_r+0xb1e>
 800670e:	f000 f9cb 	bl	8006aa8 <__multadd>
 8006712:	4680      	mov	r8, r0
 8006714:	4607      	mov	r7, r0
 8006716:	9b04      	ldr	r3, [sp, #16]
 8006718:	3301      	adds	r3, #1
 800671a:	9304      	str	r3, [sp, #16]
 800671c:	e775      	b.n	800660a <_dtoa_r+0xa0a>
 800671e:	f000 f9c3 	bl	8006aa8 <__multadd>
 8006722:	4639      	mov	r1, r7
 8006724:	4680      	mov	r8, r0
 8006726:	2300      	movs	r3, #0
 8006728:	220a      	movs	r2, #10
 800672a:	4620      	mov	r0, r4
 800672c:	f000 f9bc 	bl	8006aa8 <__multadd>
 8006730:	4607      	mov	r7, r0
 8006732:	e7f0      	b.n	8006716 <_dtoa_r+0xb16>
 8006734:	9b04      	ldr	r3, [sp, #16]
 8006736:	9301      	str	r3, [sp, #4]
 8006738:	9d00      	ldr	r5, [sp, #0]
 800673a:	4631      	mov	r1, r6
 800673c:	4650      	mov	r0, sl
 800673e:	f7ff f9d7 	bl	8005af0 <quorem>
 8006742:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006746:	9b00      	ldr	r3, [sp, #0]
 8006748:	f805 9b01 	strb.w	r9, [r5], #1
 800674c:	1aea      	subs	r2, r5, r3
 800674e:	9b01      	ldr	r3, [sp, #4]
 8006750:	4293      	cmp	r3, r2
 8006752:	dd07      	ble.n	8006764 <_dtoa_r+0xb64>
 8006754:	4651      	mov	r1, sl
 8006756:	2300      	movs	r3, #0
 8006758:	220a      	movs	r2, #10
 800675a:	4620      	mov	r0, r4
 800675c:	f000 f9a4 	bl	8006aa8 <__multadd>
 8006760:	4682      	mov	sl, r0
 8006762:	e7ea      	b.n	800673a <_dtoa_r+0xb3a>
 8006764:	9b01      	ldr	r3, [sp, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	bfc8      	it	gt
 800676a:	461d      	movgt	r5, r3
 800676c:	9b00      	ldr	r3, [sp, #0]
 800676e:	bfd8      	it	le
 8006770:	2501      	movle	r5, #1
 8006772:	441d      	add	r5, r3
 8006774:	f04f 0800 	mov.w	r8, #0
 8006778:	4651      	mov	r1, sl
 800677a:	2201      	movs	r2, #1
 800677c:	4620      	mov	r0, r4
 800677e:	f000 fb8b 	bl	8006e98 <__lshift>
 8006782:	4631      	mov	r1, r6
 8006784:	4682      	mov	sl, r0
 8006786:	f000 fbf3 	bl	8006f70 <__mcmp>
 800678a:	2800      	cmp	r0, #0
 800678c:	dc96      	bgt.n	80066bc <_dtoa_r+0xabc>
 800678e:	d102      	bne.n	8006796 <_dtoa_r+0xb96>
 8006790:	f019 0f01 	tst.w	r9, #1
 8006794:	d192      	bne.n	80066bc <_dtoa_r+0xabc>
 8006796:	462b      	mov	r3, r5
 8006798:	461d      	mov	r5, r3
 800679a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800679e:	2a30      	cmp	r2, #48	; 0x30
 80067a0:	d0fa      	beq.n	8006798 <_dtoa_r+0xb98>
 80067a2:	e6dd      	b.n	8006560 <_dtoa_r+0x960>
 80067a4:	9a00      	ldr	r2, [sp, #0]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d189      	bne.n	80066be <_dtoa_r+0xabe>
 80067aa:	f10b 0b01 	add.w	fp, fp, #1
 80067ae:	2331      	movs	r3, #49	; 0x31
 80067b0:	e796      	b.n	80066e0 <_dtoa_r+0xae0>
 80067b2:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <_dtoa_r+0xbdc>)
 80067b4:	f7ff ba99 	b.w	8005cea <_dtoa_r+0xea>
 80067b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f aa6d 	bne.w	8005c9a <_dtoa_r+0x9a>
 80067c0:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <_dtoa_r+0xbe0>)
 80067c2:	f7ff ba92 	b.w	8005cea <_dtoa_r+0xea>
 80067c6:	9b01      	ldr	r3, [sp, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	dcb5      	bgt.n	8006738 <_dtoa_r+0xb38>
 80067cc:	9b07      	ldr	r3, [sp, #28]
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	f73f aeb1 	bgt.w	8006536 <_dtoa_r+0x936>
 80067d4:	e7b0      	b.n	8006738 <_dtoa_r+0xb38>
 80067d6:	bf00      	nop
 80067d8:	0800935d 	.word	0x0800935d
 80067dc:	080092b8 	.word	0x080092b8
 80067e0:	080092e1 	.word	0x080092e1

080067e4 <_free_r>:
 80067e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067e6:	2900      	cmp	r1, #0
 80067e8:	d044      	beq.n	8006874 <_free_r+0x90>
 80067ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067ee:	9001      	str	r0, [sp, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f1a1 0404 	sub.w	r4, r1, #4
 80067f6:	bfb8      	it	lt
 80067f8:	18e4      	addlt	r4, r4, r3
 80067fa:	f000 f8e7 	bl	80069cc <__malloc_lock>
 80067fe:	4a1e      	ldr	r2, [pc, #120]	; (8006878 <_free_r+0x94>)
 8006800:	9801      	ldr	r0, [sp, #4]
 8006802:	6813      	ldr	r3, [r2, #0]
 8006804:	b933      	cbnz	r3, 8006814 <_free_r+0x30>
 8006806:	6063      	str	r3, [r4, #4]
 8006808:	6014      	str	r4, [r2, #0]
 800680a:	b003      	add	sp, #12
 800680c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006810:	f000 b8e2 	b.w	80069d8 <__malloc_unlock>
 8006814:	42a3      	cmp	r3, r4
 8006816:	d908      	bls.n	800682a <_free_r+0x46>
 8006818:	6825      	ldr	r5, [r4, #0]
 800681a:	1961      	adds	r1, r4, r5
 800681c:	428b      	cmp	r3, r1
 800681e:	bf01      	itttt	eq
 8006820:	6819      	ldreq	r1, [r3, #0]
 8006822:	685b      	ldreq	r3, [r3, #4]
 8006824:	1949      	addeq	r1, r1, r5
 8006826:	6021      	streq	r1, [r4, #0]
 8006828:	e7ed      	b.n	8006806 <_free_r+0x22>
 800682a:	461a      	mov	r2, r3
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	b10b      	cbz	r3, 8006834 <_free_r+0x50>
 8006830:	42a3      	cmp	r3, r4
 8006832:	d9fa      	bls.n	800682a <_free_r+0x46>
 8006834:	6811      	ldr	r1, [r2, #0]
 8006836:	1855      	adds	r5, r2, r1
 8006838:	42a5      	cmp	r5, r4
 800683a:	d10b      	bne.n	8006854 <_free_r+0x70>
 800683c:	6824      	ldr	r4, [r4, #0]
 800683e:	4421      	add	r1, r4
 8006840:	1854      	adds	r4, r2, r1
 8006842:	42a3      	cmp	r3, r4
 8006844:	6011      	str	r1, [r2, #0]
 8006846:	d1e0      	bne.n	800680a <_free_r+0x26>
 8006848:	681c      	ldr	r4, [r3, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	6053      	str	r3, [r2, #4]
 800684e:	440c      	add	r4, r1
 8006850:	6014      	str	r4, [r2, #0]
 8006852:	e7da      	b.n	800680a <_free_r+0x26>
 8006854:	d902      	bls.n	800685c <_free_r+0x78>
 8006856:	230c      	movs	r3, #12
 8006858:	6003      	str	r3, [r0, #0]
 800685a:	e7d6      	b.n	800680a <_free_r+0x26>
 800685c:	6825      	ldr	r5, [r4, #0]
 800685e:	1961      	adds	r1, r4, r5
 8006860:	428b      	cmp	r3, r1
 8006862:	bf04      	itt	eq
 8006864:	6819      	ldreq	r1, [r3, #0]
 8006866:	685b      	ldreq	r3, [r3, #4]
 8006868:	6063      	str	r3, [r4, #4]
 800686a:	bf04      	itt	eq
 800686c:	1949      	addeq	r1, r1, r5
 800686e:	6021      	streq	r1, [r4, #0]
 8006870:	6054      	str	r4, [r2, #4]
 8006872:	e7ca      	b.n	800680a <_free_r+0x26>
 8006874:	b003      	add	sp, #12
 8006876:	bd30      	pop	{r4, r5, pc}
 8006878:	20000460 	.word	0x20000460

0800687c <malloc>:
 800687c:	4b02      	ldr	r3, [pc, #8]	; (8006888 <malloc+0xc>)
 800687e:	4601      	mov	r1, r0
 8006880:	6818      	ldr	r0, [r3, #0]
 8006882:	f000 b823 	b.w	80068cc <_malloc_r>
 8006886:	bf00      	nop
 8006888:	20000064 	.word	0x20000064

0800688c <sbrk_aligned>:
 800688c:	b570      	push	{r4, r5, r6, lr}
 800688e:	4e0e      	ldr	r6, [pc, #56]	; (80068c8 <sbrk_aligned+0x3c>)
 8006890:	460c      	mov	r4, r1
 8006892:	6831      	ldr	r1, [r6, #0]
 8006894:	4605      	mov	r5, r0
 8006896:	b911      	cbnz	r1, 800689e <sbrk_aligned+0x12>
 8006898:	f001 fe1a 	bl	80084d0 <_sbrk_r>
 800689c:	6030      	str	r0, [r6, #0]
 800689e:	4621      	mov	r1, r4
 80068a0:	4628      	mov	r0, r5
 80068a2:	f001 fe15 	bl	80084d0 <_sbrk_r>
 80068a6:	1c43      	adds	r3, r0, #1
 80068a8:	d00a      	beq.n	80068c0 <sbrk_aligned+0x34>
 80068aa:	1cc4      	adds	r4, r0, #3
 80068ac:	f024 0403 	bic.w	r4, r4, #3
 80068b0:	42a0      	cmp	r0, r4
 80068b2:	d007      	beq.n	80068c4 <sbrk_aligned+0x38>
 80068b4:	1a21      	subs	r1, r4, r0
 80068b6:	4628      	mov	r0, r5
 80068b8:	f001 fe0a 	bl	80084d0 <_sbrk_r>
 80068bc:	3001      	adds	r0, #1
 80068be:	d101      	bne.n	80068c4 <sbrk_aligned+0x38>
 80068c0:	f04f 34ff 	mov.w	r4, #4294967295
 80068c4:	4620      	mov	r0, r4
 80068c6:	bd70      	pop	{r4, r5, r6, pc}
 80068c8:	20000464 	.word	0x20000464

080068cc <_malloc_r>:
 80068cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068d0:	1ccd      	adds	r5, r1, #3
 80068d2:	f025 0503 	bic.w	r5, r5, #3
 80068d6:	3508      	adds	r5, #8
 80068d8:	2d0c      	cmp	r5, #12
 80068da:	bf38      	it	cc
 80068dc:	250c      	movcc	r5, #12
 80068de:	2d00      	cmp	r5, #0
 80068e0:	4607      	mov	r7, r0
 80068e2:	db01      	blt.n	80068e8 <_malloc_r+0x1c>
 80068e4:	42a9      	cmp	r1, r5
 80068e6:	d905      	bls.n	80068f4 <_malloc_r+0x28>
 80068e8:	230c      	movs	r3, #12
 80068ea:	603b      	str	r3, [r7, #0]
 80068ec:	2600      	movs	r6, #0
 80068ee:	4630      	mov	r0, r6
 80068f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80069c8 <_malloc_r+0xfc>
 80068f8:	f000 f868 	bl	80069cc <__malloc_lock>
 80068fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006900:	461c      	mov	r4, r3
 8006902:	bb5c      	cbnz	r4, 800695c <_malloc_r+0x90>
 8006904:	4629      	mov	r1, r5
 8006906:	4638      	mov	r0, r7
 8006908:	f7ff ffc0 	bl	800688c <sbrk_aligned>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	4604      	mov	r4, r0
 8006910:	d155      	bne.n	80069be <_malloc_r+0xf2>
 8006912:	f8d8 4000 	ldr.w	r4, [r8]
 8006916:	4626      	mov	r6, r4
 8006918:	2e00      	cmp	r6, #0
 800691a:	d145      	bne.n	80069a8 <_malloc_r+0xdc>
 800691c:	2c00      	cmp	r4, #0
 800691e:	d048      	beq.n	80069b2 <_malloc_r+0xe6>
 8006920:	6823      	ldr	r3, [r4, #0]
 8006922:	4631      	mov	r1, r6
 8006924:	4638      	mov	r0, r7
 8006926:	eb04 0903 	add.w	r9, r4, r3
 800692a:	f001 fdd1 	bl	80084d0 <_sbrk_r>
 800692e:	4581      	cmp	r9, r0
 8006930:	d13f      	bne.n	80069b2 <_malloc_r+0xe6>
 8006932:	6821      	ldr	r1, [r4, #0]
 8006934:	1a6d      	subs	r5, r5, r1
 8006936:	4629      	mov	r1, r5
 8006938:	4638      	mov	r0, r7
 800693a:	f7ff ffa7 	bl	800688c <sbrk_aligned>
 800693e:	3001      	adds	r0, #1
 8006940:	d037      	beq.n	80069b2 <_malloc_r+0xe6>
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	442b      	add	r3, r5
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	f8d8 3000 	ldr.w	r3, [r8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d038      	beq.n	80069c2 <_malloc_r+0xf6>
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	42a2      	cmp	r2, r4
 8006954:	d12b      	bne.n	80069ae <_malloc_r+0xe2>
 8006956:	2200      	movs	r2, #0
 8006958:	605a      	str	r2, [r3, #4]
 800695a:	e00f      	b.n	800697c <_malloc_r+0xb0>
 800695c:	6822      	ldr	r2, [r4, #0]
 800695e:	1b52      	subs	r2, r2, r5
 8006960:	d41f      	bmi.n	80069a2 <_malloc_r+0xd6>
 8006962:	2a0b      	cmp	r2, #11
 8006964:	d917      	bls.n	8006996 <_malloc_r+0xca>
 8006966:	1961      	adds	r1, r4, r5
 8006968:	42a3      	cmp	r3, r4
 800696a:	6025      	str	r5, [r4, #0]
 800696c:	bf18      	it	ne
 800696e:	6059      	strne	r1, [r3, #4]
 8006970:	6863      	ldr	r3, [r4, #4]
 8006972:	bf08      	it	eq
 8006974:	f8c8 1000 	streq.w	r1, [r8]
 8006978:	5162      	str	r2, [r4, r5]
 800697a:	604b      	str	r3, [r1, #4]
 800697c:	4638      	mov	r0, r7
 800697e:	f104 060b 	add.w	r6, r4, #11
 8006982:	f000 f829 	bl	80069d8 <__malloc_unlock>
 8006986:	f026 0607 	bic.w	r6, r6, #7
 800698a:	1d23      	adds	r3, r4, #4
 800698c:	1af2      	subs	r2, r6, r3
 800698e:	d0ae      	beq.n	80068ee <_malloc_r+0x22>
 8006990:	1b9b      	subs	r3, r3, r6
 8006992:	50a3      	str	r3, [r4, r2]
 8006994:	e7ab      	b.n	80068ee <_malloc_r+0x22>
 8006996:	42a3      	cmp	r3, r4
 8006998:	6862      	ldr	r2, [r4, #4]
 800699a:	d1dd      	bne.n	8006958 <_malloc_r+0x8c>
 800699c:	f8c8 2000 	str.w	r2, [r8]
 80069a0:	e7ec      	b.n	800697c <_malloc_r+0xb0>
 80069a2:	4623      	mov	r3, r4
 80069a4:	6864      	ldr	r4, [r4, #4]
 80069a6:	e7ac      	b.n	8006902 <_malloc_r+0x36>
 80069a8:	4634      	mov	r4, r6
 80069aa:	6876      	ldr	r6, [r6, #4]
 80069ac:	e7b4      	b.n	8006918 <_malloc_r+0x4c>
 80069ae:	4613      	mov	r3, r2
 80069b0:	e7cc      	b.n	800694c <_malloc_r+0x80>
 80069b2:	230c      	movs	r3, #12
 80069b4:	603b      	str	r3, [r7, #0]
 80069b6:	4638      	mov	r0, r7
 80069b8:	f000 f80e 	bl	80069d8 <__malloc_unlock>
 80069bc:	e797      	b.n	80068ee <_malloc_r+0x22>
 80069be:	6025      	str	r5, [r4, #0]
 80069c0:	e7dc      	b.n	800697c <_malloc_r+0xb0>
 80069c2:	605b      	str	r3, [r3, #4]
 80069c4:	deff      	udf	#255	; 0xff
 80069c6:	bf00      	nop
 80069c8:	20000460 	.word	0x20000460

080069cc <__malloc_lock>:
 80069cc:	4801      	ldr	r0, [pc, #4]	; (80069d4 <__malloc_lock+0x8>)
 80069ce:	f7ff b886 	b.w	8005ade <__retarget_lock_acquire_recursive>
 80069d2:	bf00      	nop
 80069d4:	2000045c 	.word	0x2000045c

080069d8 <__malloc_unlock>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__malloc_unlock+0x8>)
 80069da:	f7ff b881 	b.w	8005ae0 <__retarget_lock_release_recursive>
 80069de:	bf00      	nop
 80069e0:	2000045c 	.word	0x2000045c

080069e4 <_Balloc>:
 80069e4:	b570      	push	{r4, r5, r6, lr}
 80069e6:	69c6      	ldr	r6, [r0, #28]
 80069e8:	4604      	mov	r4, r0
 80069ea:	460d      	mov	r5, r1
 80069ec:	b976      	cbnz	r6, 8006a0c <_Balloc+0x28>
 80069ee:	2010      	movs	r0, #16
 80069f0:	f7ff ff44 	bl	800687c <malloc>
 80069f4:	4602      	mov	r2, r0
 80069f6:	61e0      	str	r0, [r4, #28]
 80069f8:	b920      	cbnz	r0, 8006a04 <_Balloc+0x20>
 80069fa:	4b18      	ldr	r3, [pc, #96]	; (8006a5c <_Balloc+0x78>)
 80069fc:	4818      	ldr	r0, [pc, #96]	; (8006a60 <_Balloc+0x7c>)
 80069fe:	216b      	movs	r1, #107	; 0x6b
 8006a00:	f001 fd8e 	bl	8008520 <__assert_func>
 8006a04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a08:	6006      	str	r6, [r0, #0]
 8006a0a:	60c6      	str	r6, [r0, #12]
 8006a0c:	69e6      	ldr	r6, [r4, #28]
 8006a0e:	68f3      	ldr	r3, [r6, #12]
 8006a10:	b183      	cbz	r3, 8006a34 <_Balloc+0x50>
 8006a12:	69e3      	ldr	r3, [r4, #28]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a1a:	b9b8      	cbnz	r0, 8006a4c <_Balloc+0x68>
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	fa01 f605 	lsl.w	r6, r1, r5
 8006a22:	1d72      	adds	r2, r6, #5
 8006a24:	0092      	lsls	r2, r2, #2
 8006a26:	4620      	mov	r0, r4
 8006a28:	f001 fd98 	bl	800855c <_calloc_r>
 8006a2c:	b160      	cbz	r0, 8006a48 <_Balloc+0x64>
 8006a2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a32:	e00e      	b.n	8006a52 <_Balloc+0x6e>
 8006a34:	2221      	movs	r2, #33	; 0x21
 8006a36:	2104      	movs	r1, #4
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f001 fd8f 	bl	800855c <_calloc_r>
 8006a3e:	69e3      	ldr	r3, [r4, #28]
 8006a40:	60f0      	str	r0, [r6, #12]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e4      	bne.n	8006a12 <_Balloc+0x2e>
 8006a48:	2000      	movs	r0, #0
 8006a4a:	bd70      	pop	{r4, r5, r6, pc}
 8006a4c:	6802      	ldr	r2, [r0, #0]
 8006a4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a52:	2300      	movs	r3, #0
 8006a54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a58:	e7f7      	b.n	8006a4a <_Balloc+0x66>
 8006a5a:	bf00      	nop
 8006a5c:	080092ee 	.word	0x080092ee
 8006a60:	0800936e 	.word	0x0800936e

08006a64 <_Bfree>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	69c6      	ldr	r6, [r0, #28]
 8006a68:	4605      	mov	r5, r0
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	b976      	cbnz	r6, 8006a8c <_Bfree+0x28>
 8006a6e:	2010      	movs	r0, #16
 8006a70:	f7ff ff04 	bl	800687c <malloc>
 8006a74:	4602      	mov	r2, r0
 8006a76:	61e8      	str	r0, [r5, #28]
 8006a78:	b920      	cbnz	r0, 8006a84 <_Bfree+0x20>
 8006a7a:	4b09      	ldr	r3, [pc, #36]	; (8006aa0 <_Bfree+0x3c>)
 8006a7c:	4809      	ldr	r0, [pc, #36]	; (8006aa4 <_Bfree+0x40>)
 8006a7e:	218f      	movs	r1, #143	; 0x8f
 8006a80:	f001 fd4e 	bl	8008520 <__assert_func>
 8006a84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a88:	6006      	str	r6, [r0, #0]
 8006a8a:	60c6      	str	r6, [r0, #12]
 8006a8c:	b13c      	cbz	r4, 8006a9e <_Bfree+0x3a>
 8006a8e:	69eb      	ldr	r3, [r5, #28]
 8006a90:	6862      	ldr	r2, [r4, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a98:	6021      	str	r1, [r4, #0]
 8006a9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}
 8006aa0:	080092ee 	.word	0x080092ee
 8006aa4:	0800936e 	.word	0x0800936e

08006aa8 <__multadd>:
 8006aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aac:	690d      	ldr	r5, [r1, #16]
 8006aae:	4607      	mov	r7, r0
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	461e      	mov	r6, r3
 8006ab4:	f101 0c14 	add.w	ip, r1, #20
 8006ab8:	2000      	movs	r0, #0
 8006aba:	f8dc 3000 	ldr.w	r3, [ip]
 8006abe:	b299      	uxth	r1, r3
 8006ac0:	fb02 6101 	mla	r1, r2, r1, r6
 8006ac4:	0c1e      	lsrs	r6, r3, #16
 8006ac6:	0c0b      	lsrs	r3, r1, #16
 8006ac8:	fb02 3306 	mla	r3, r2, r6, r3
 8006acc:	b289      	uxth	r1, r1
 8006ace:	3001      	adds	r0, #1
 8006ad0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ad4:	4285      	cmp	r5, r0
 8006ad6:	f84c 1b04 	str.w	r1, [ip], #4
 8006ada:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ade:	dcec      	bgt.n	8006aba <__multadd+0x12>
 8006ae0:	b30e      	cbz	r6, 8006b26 <__multadd+0x7e>
 8006ae2:	68a3      	ldr	r3, [r4, #8]
 8006ae4:	42ab      	cmp	r3, r5
 8006ae6:	dc19      	bgt.n	8006b1c <__multadd+0x74>
 8006ae8:	6861      	ldr	r1, [r4, #4]
 8006aea:	4638      	mov	r0, r7
 8006aec:	3101      	adds	r1, #1
 8006aee:	f7ff ff79 	bl	80069e4 <_Balloc>
 8006af2:	4680      	mov	r8, r0
 8006af4:	b928      	cbnz	r0, 8006b02 <__multadd+0x5a>
 8006af6:	4602      	mov	r2, r0
 8006af8:	4b0c      	ldr	r3, [pc, #48]	; (8006b2c <__multadd+0x84>)
 8006afa:	480d      	ldr	r0, [pc, #52]	; (8006b30 <__multadd+0x88>)
 8006afc:	21ba      	movs	r1, #186	; 0xba
 8006afe:	f001 fd0f 	bl	8008520 <__assert_func>
 8006b02:	6922      	ldr	r2, [r4, #16]
 8006b04:	3202      	adds	r2, #2
 8006b06:	f104 010c 	add.w	r1, r4, #12
 8006b0a:	0092      	lsls	r2, r2, #2
 8006b0c:	300c      	adds	r0, #12
 8006b0e:	f001 fcef 	bl	80084f0 <memcpy>
 8006b12:	4621      	mov	r1, r4
 8006b14:	4638      	mov	r0, r7
 8006b16:	f7ff ffa5 	bl	8006a64 <_Bfree>
 8006b1a:	4644      	mov	r4, r8
 8006b1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b20:	3501      	adds	r5, #1
 8006b22:	615e      	str	r6, [r3, #20]
 8006b24:	6125      	str	r5, [r4, #16]
 8006b26:	4620      	mov	r0, r4
 8006b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b2c:	0800935d 	.word	0x0800935d
 8006b30:	0800936e 	.word	0x0800936e

08006b34 <__s2b>:
 8006b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b38:	460c      	mov	r4, r1
 8006b3a:	4615      	mov	r5, r2
 8006b3c:	461f      	mov	r7, r3
 8006b3e:	2209      	movs	r2, #9
 8006b40:	3308      	adds	r3, #8
 8006b42:	4606      	mov	r6, r0
 8006b44:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b48:	2100      	movs	r1, #0
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	db09      	blt.n	8006b64 <__s2b+0x30>
 8006b50:	4630      	mov	r0, r6
 8006b52:	f7ff ff47 	bl	80069e4 <_Balloc>
 8006b56:	b940      	cbnz	r0, 8006b6a <__s2b+0x36>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	4b19      	ldr	r3, [pc, #100]	; (8006bc0 <__s2b+0x8c>)
 8006b5c:	4819      	ldr	r0, [pc, #100]	; (8006bc4 <__s2b+0x90>)
 8006b5e:	21d3      	movs	r1, #211	; 0xd3
 8006b60:	f001 fcde 	bl	8008520 <__assert_func>
 8006b64:	0052      	lsls	r2, r2, #1
 8006b66:	3101      	adds	r1, #1
 8006b68:	e7f0      	b.n	8006b4c <__s2b+0x18>
 8006b6a:	9b08      	ldr	r3, [sp, #32]
 8006b6c:	6143      	str	r3, [r0, #20]
 8006b6e:	2d09      	cmp	r5, #9
 8006b70:	f04f 0301 	mov.w	r3, #1
 8006b74:	6103      	str	r3, [r0, #16]
 8006b76:	dd16      	ble.n	8006ba6 <__s2b+0x72>
 8006b78:	f104 0909 	add.w	r9, r4, #9
 8006b7c:	46c8      	mov	r8, r9
 8006b7e:	442c      	add	r4, r5
 8006b80:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006b84:	4601      	mov	r1, r0
 8006b86:	3b30      	subs	r3, #48	; 0x30
 8006b88:	220a      	movs	r2, #10
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7ff ff8c 	bl	8006aa8 <__multadd>
 8006b90:	45a0      	cmp	r8, r4
 8006b92:	d1f5      	bne.n	8006b80 <__s2b+0x4c>
 8006b94:	f1a5 0408 	sub.w	r4, r5, #8
 8006b98:	444c      	add	r4, r9
 8006b9a:	1b2d      	subs	r5, r5, r4
 8006b9c:	1963      	adds	r3, r4, r5
 8006b9e:	42bb      	cmp	r3, r7
 8006ba0:	db04      	blt.n	8006bac <__s2b+0x78>
 8006ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ba6:	340a      	adds	r4, #10
 8006ba8:	2509      	movs	r5, #9
 8006baa:	e7f6      	b.n	8006b9a <__s2b+0x66>
 8006bac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006bb0:	4601      	mov	r1, r0
 8006bb2:	3b30      	subs	r3, #48	; 0x30
 8006bb4:	220a      	movs	r2, #10
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7ff ff76 	bl	8006aa8 <__multadd>
 8006bbc:	e7ee      	b.n	8006b9c <__s2b+0x68>
 8006bbe:	bf00      	nop
 8006bc0:	0800935d 	.word	0x0800935d
 8006bc4:	0800936e 	.word	0x0800936e

08006bc8 <__hi0bits>:
 8006bc8:	0c03      	lsrs	r3, r0, #16
 8006bca:	041b      	lsls	r3, r3, #16
 8006bcc:	b9d3      	cbnz	r3, 8006c04 <__hi0bits+0x3c>
 8006bce:	0400      	lsls	r0, r0, #16
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006bd6:	bf04      	itt	eq
 8006bd8:	0200      	lsleq	r0, r0, #8
 8006bda:	3308      	addeq	r3, #8
 8006bdc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006be0:	bf04      	itt	eq
 8006be2:	0100      	lsleq	r0, r0, #4
 8006be4:	3304      	addeq	r3, #4
 8006be6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006bea:	bf04      	itt	eq
 8006bec:	0080      	lsleq	r0, r0, #2
 8006bee:	3302      	addeq	r3, #2
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	db05      	blt.n	8006c00 <__hi0bits+0x38>
 8006bf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006bf8:	f103 0301 	add.w	r3, r3, #1
 8006bfc:	bf08      	it	eq
 8006bfe:	2320      	moveq	r3, #32
 8006c00:	4618      	mov	r0, r3
 8006c02:	4770      	bx	lr
 8006c04:	2300      	movs	r3, #0
 8006c06:	e7e4      	b.n	8006bd2 <__hi0bits+0xa>

08006c08 <__lo0bits>:
 8006c08:	6803      	ldr	r3, [r0, #0]
 8006c0a:	f013 0207 	ands.w	r2, r3, #7
 8006c0e:	d00c      	beq.n	8006c2a <__lo0bits+0x22>
 8006c10:	07d9      	lsls	r1, r3, #31
 8006c12:	d422      	bmi.n	8006c5a <__lo0bits+0x52>
 8006c14:	079a      	lsls	r2, r3, #30
 8006c16:	bf49      	itett	mi
 8006c18:	085b      	lsrmi	r3, r3, #1
 8006c1a:	089b      	lsrpl	r3, r3, #2
 8006c1c:	6003      	strmi	r3, [r0, #0]
 8006c1e:	2201      	movmi	r2, #1
 8006c20:	bf5c      	itt	pl
 8006c22:	6003      	strpl	r3, [r0, #0]
 8006c24:	2202      	movpl	r2, #2
 8006c26:	4610      	mov	r0, r2
 8006c28:	4770      	bx	lr
 8006c2a:	b299      	uxth	r1, r3
 8006c2c:	b909      	cbnz	r1, 8006c32 <__lo0bits+0x2a>
 8006c2e:	0c1b      	lsrs	r3, r3, #16
 8006c30:	2210      	movs	r2, #16
 8006c32:	b2d9      	uxtb	r1, r3
 8006c34:	b909      	cbnz	r1, 8006c3a <__lo0bits+0x32>
 8006c36:	3208      	adds	r2, #8
 8006c38:	0a1b      	lsrs	r3, r3, #8
 8006c3a:	0719      	lsls	r1, r3, #28
 8006c3c:	bf04      	itt	eq
 8006c3e:	091b      	lsreq	r3, r3, #4
 8006c40:	3204      	addeq	r2, #4
 8006c42:	0799      	lsls	r1, r3, #30
 8006c44:	bf04      	itt	eq
 8006c46:	089b      	lsreq	r3, r3, #2
 8006c48:	3202      	addeq	r2, #2
 8006c4a:	07d9      	lsls	r1, r3, #31
 8006c4c:	d403      	bmi.n	8006c56 <__lo0bits+0x4e>
 8006c4e:	085b      	lsrs	r3, r3, #1
 8006c50:	f102 0201 	add.w	r2, r2, #1
 8006c54:	d003      	beq.n	8006c5e <__lo0bits+0x56>
 8006c56:	6003      	str	r3, [r0, #0]
 8006c58:	e7e5      	b.n	8006c26 <__lo0bits+0x1e>
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	e7e3      	b.n	8006c26 <__lo0bits+0x1e>
 8006c5e:	2220      	movs	r2, #32
 8006c60:	e7e1      	b.n	8006c26 <__lo0bits+0x1e>
	...

08006c64 <__i2b>:
 8006c64:	b510      	push	{r4, lr}
 8006c66:	460c      	mov	r4, r1
 8006c68:	2101      	movs	r1, #1
 8006c6a:	f7ff febb 	bl	80069e4 <_Balloc>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	b928      	cbnz	r0, 8006c7e <__i2b+0x1a>
 8006c72:	4b05      	ldr	r3, [pc, #20]	; (8006c88 <__i2b+0x24>)
 8006c74:	4805      	ldr	r0, [pc, #20]	; (8006c8c <__i2b+0x28>)
 8006c76:	f240 1145 	movw	r1, #325	; 0x145
 8006c7a:	f001 fc51 	bl	8008520 <__assert_func>
 8006c7e:	2301      	movs	r3, #1
 8006c80:	6144      	str	r4, [r0, #20]
 8006c82:	6103      	str	r3, [r0, #16]
 8006c84:	bd10      	pop	{r4, pc}
 8006c86:	bf00      	nop
 8006c88:	0800935d 	.word	0x0800935d
 8006c8c:	0800936e 	.word	0x0800936e

08006c90 <__multiply>:
 8006c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c94:	4691      	mov	r9, r2
 8006c96:	690a      	ldr	r2, [r1, #16]
 8006c98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	bfb8      	it	lt
 8006ca0:	460b      	movlt	r3, r1
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	bfbc      	itt	lt
 8006ca6:	464c      	movlt	r4, r9
 8006ca8:	4699      	movlt	r9, r3
 8006caa:	6927      	ldr	r7, [r4, #16]
 8006cac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006cb0:	68a3      	ldr	r3, [r4, #8]
 8006cb2:	6861      	ldr	r1, [r4, #4]
 8006cb4:	eb07 060a 	add.w	r6, r7, sl
 8006cb8:	42b3      	cmp	r3, r6
 8006cba:	b085      	sub	sp, #20
 8006cbc:	bfb8      	it	lt
 8006cbe:	3101      	addlt	r1, #1
 8006cc0:	f7ff fe90 	bl	80069e4 <_Balloc>
 8006cc4:	b930      	cbnz	r0, 8006cd4 <__multiply+0x44>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	4b44      	ldr	r3, [pc, #272]	; (8006ddc <__multiply+0x14c>)
 8006cca:	4845      	ldr	r0, [pc, #276]	; (8006de0 <__multiply+0x150>)
 8006ccc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006cd0:	f001 fc26 	bl	8008520 <__assert_func>
 8006cd4:	f100 0514 	add.w	r5, r0, #20
 8006cd8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006cdc:	462b      	mov	r3, r5
 8006cde:	2200      	movs	r2, #0
 8006ce0:	4543      	cmp	r3, r8
 8006ce2:	d321      	bcc.n	8006d28 <__multiply+0x98>
 8006ce4:	f104 0314 	add.w	r3, r4, #20
 8006ce8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006cec:	f109 0314 	add.w	r3, r9, #20
 8006cf0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006cf4:	9202      	str	r2, [sp, #8]
 8006cf6:	1b3a      	subs	r2, r7, r4
 8006cf8:	3a15      	subs	r2, #21
 8006cfa:	f022 0203 	bic.w	r2, r2, #3
 8006cfe:	3204      	adds	r2, #4
 8006d00:	f104 0115 	add.w	r1, r4, #21
 8006d04:	428f      	cmp	r7, r1
 8006d06:	bf38      	it	cc
 8006d08:	2204      	movcc	r2, #4
 8006d0a:	9201      	str	r2, [sp, #4]
 8006d0c:	9a02      	ldr	r2, [sp, #8]
 8006d0e:	9303      	str	r3, [sp, #12]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d80c      	bhi.n	8006d2e <__multiply+0x9e>
 8006d14:	2e00      	cmp	r6, #0
 8006d16:	dd03      	ble.n	8006d20 <__multiply+0x90>
 8006d18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d05b      	beq.n	8006dd8 <__multiply+0x148>
 8006d20:	6106      	str	r6, [r0, #16]
 8006d22:	b005      	add	sp, #20
 8006d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d28:	f843 2b04 	str.w	r2, [r3], #4
 8006d2c:	e7d8      	b.n	8006ce0 <__multiply+0x50>
 8006d2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006d32:	f1ba 0f00 	cmp.w	sl, #0
 8006d36:	d024      	beq.n	8006d82 <__multiply+0xf2>
 8006d38:	f104 0e14 	add.w	lr, r4, #20
 8006d3c:	46a9      	mov	r9, r5
 8006d3e:	f04f 0c00 	mov.w	ip, #0
 8006d42:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006d46:	f8d9 1000 	ldr.w	r1, [r9]
 8006d4a:	fa1f fb82 	uxth.w	fp, r2
 8006d4e:	b289      	uxth	r1, r1
 8006d50:	fb0a 110b 	mla	r1, sl, fp, r1
 8006d54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006d58:	f8d9 2000 	ldr.w	r2, [r9]
 8006d5c:	4461      	add	r1, ip
 8006d5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d62:	fb0a c20b 	mla	r2, sl, fp, ip
 8006d66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006d6a:	b289      	uxth	r1, r1
 8006d6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d70:	4577      	cmp	r7, lr
 8006d72:	f849 1b04 	str.w	r1, [r9], #4
 8006d76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d7a:	d8e2      	bhi.n	8006d42 <__multiply+0xb2>
 8006d7c:	9a01      	ldr	r2, [sp, #4]
 8006d7e:	f845 c002 	str.w	ip, [r5, r2]
 8006d82:	9a03      	ldr	r2, [sp, #12]
 8006d84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	f1b9 0f00 	cmp.w	r9, #0
 8006d8e:	d021      	beq.n	8006dd4 <__multiply+0x144>
 8006d90:	6829      	ldr	r1, [r5, #0]
 8006d92:	f104 0c14 	add.w	ip, r4, #20
 8006d96:	46ae      	mov	lr, r5
 8006d98:	f04f 0a00 	mov.w	sl, #0
 8006d9c:	f8bc b000 	ldrh.w	fp, [ip]
 8006da0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006da4:	fb09 220b 	mla	r2, r9, fp, r2
 8006da8:	4452      	add	r2, sl
 8006daa:	b289      	uxth	r1, r1
 8006dac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006db0:	f84e 1b04 	str.w	r1, [lr], #4
 8006db4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006db8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006dbc:	f8be 1000 	ldrh.w	r1, [lr]
 8006dc0:	fb09 110a 	mla	r1, r9, sl, r1
 8006dc4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006dc8:	4567      	cmp	r7, ip
 8006dca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006dce:	d8e5      	bhi.n	8006d9c <__multiply+0x10c>
 8006dd0:	9a01      	ldr	r2, [sp, #4]
 8006dd2:	50a9      	str	r1, [r5, r2]
 8006dd4:	3504      	adds	r5, #4
 8006dd6:	e799      	b.n	8006d0c <__multiply+0x7c>
 8006dd8:	3e01      	subs	r6, #1
 8006dda:	e79b      	b.n	8006d14 <__multiply+0x84>
 8006ddc:	0800935d 	.word	0x0800935d
 8006de0:	0800936e 	.word	0x0800936e

08006de4 <__pow5mult>:
 8006de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006de8:	4615      	mov	r5, r2
 8006dea:	f012 0203 	ands.w	r2, r2, #3
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	d007      	beq.n	8006e04 <__pow5mult+0x20>
 8006df4:	4c25      	ldr	r4, [pc, #148]	; (8006e8c <__pow5mult+0xa8>)
 8006df6:	3a01      	subs	r2, #1
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dfe:	f7ff fe53 	bl	8006aa8 <__multadd>
 8006e02:	4607      	mov	r7, r0
 8006e04:	10ad      	asrs	r5, r5, #2
 8006e06:	d03d      	beq.n	8006e84 <__pow5mult+0xa0>
 8006e08:	69f4      	ldr	r4, [r6, #28]
 8006e0a:	b97c      	cbnz	r4, 8006e2c <__pow5mult+0x48>
 8006e0c:	2010      	movs	r0, #16
 8006e0e:	f7ff fd35 	bl	800687c <malloc>
 8006e12:	4602      	mov	r2, r0
 8006e14:	61f0      	str	r0, [r6, #28]
 8006e16:	b928      	cbnz	r0, 8006e24 <__pow5mult+0x40>
 8006e18:	4b1d      	ldr	r3, [pc, #116]	; (8006e90 <__pow5mult+0xac>)
 8006e1a:	481e      	ldr	r0, [pc, #120]	; (8006e94 <__pow5mult+0xb0>)
 8006e1c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006e20:	f001 fb7e 	bl	8008520 <__assert_func>
 8006e24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e28:	6004      	str	r4, [r0, #0]
 8006e2a:	60c4      	str	r4, [r0, #12]
 8006e2c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006e30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e34:	b94c      	cbnz	r4, 8006e4a <__pow5mult+0x66>
 8006e36:	f240 2171 	movw	r1, #625	; 0x271
 8006e3a:	4630      	mov	r0, r6
 8006e3c:	f7ff ff12 	bl	8006c64 <__i2b>
 8006e40:	2300      	movs	r3, #0
 8006e42:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e46:	4604      	mov	r4, r0
 8006e48:	6003      	str	r3, [r0, #0]
 8006e4a:	f04f 0900 	mov.w	r9, #0
 8006e4e:	07eb      	lsls	r3, r5, #31
 8006e50:	d50a      	bpl.n	8006e68 <__pow5mult+0x84>
 8006e52:	4639      	mov	r1, r7
 8006e54:	4622      	mov	r2, r4
 8006e56:	4630      	mov	r0, r6
 8006e58:	f7ff ff1a 	bl	8006c90 <__multiply>
 8006e5c:	4639      	mov	r1, r7
 8006e5e:	4680      	mov	r8, r0
 8006e60:	4630      	mov	r0, r6
 8006e62:	f7ff fdff 	bl	8006a64 <_Bfree>
 8006e66:	4647      	mov	r7, r8
 8006e68:	106d      	asrs	r5, r5, #1
 8006e6a:	d00b      	beq.n	8006e84 <__pow5mult+0xa0>
 8006e6c:	6820      	ldr	r0, [r4, #0]
 8006e6e:	b938      	cbnz	r0, 8006e80 <__pow5mult+0x9c>
 8006e70:	4622      	mov	r2, r4
 8006e72:	4621      	mov	r1, r4
 8006e74:	4630      	mov	r0, r6
 8006e76:	f7ff ff0b 	bl	8006c90 <__multiply>
 8006e7a:	6020      	str	r0, [r4, #0]
 8006e7c:	f8c0 9000 	str.w	r9, [r0]
 8006e80:	4604      	mov	r4, r0
 8006e82:	e7e4      	b.n	8006e4e <__pow5mult+0x6a>
 8006e84:	4638      	mov	r0, r7
 8006e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e8a:	bf00      	nop
 8006e8c:	080094b8 	.word	0x080094b8
 8006e90:	080092ee 	.word	0x080092ee
 8006e94:	0800936e 	.word	0x0800936e

08006e98 <__lshift>:
 8006e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e9c:	460c      	mov	r4, r1
 8006e9e:	6849      	ldr	r1, [r1, #4]
 8006ea0:	6923      	ldr	r3, [r4, #16]
 8006ea2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ea6:	68a3      	ldr	r3, [r4, #8]
 8006ea8:	4607      	mov	r7, r0
 8006eaa:	4691      	mov	r9, r2
 8006eac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006eb0:	f108 0601 	add.w	r6, r8, #1
 8006eb4:	42b3      	cmp	r3, r6
 8006eb6:	db0b      	blt.n	8006ed0 <__lshift+0x38>
 8006eb8:	4638      	mov	r0, r7
 8006eba:	f7ff fd93 	bl	80069e4 <_Balloc>
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	b948      	cbnz	r0, 8006ed6 <__lshift+0x3e>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	4b28      	ldr	r3, [pc, #160]	; (8006f68 <__lshift+0xd0>)
 8006ec6:	4829      	ldr	r0, [pc, #164]	; (8006f6c <__lshift+0xd4>)
 8006ec8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006ecc:	f001 fb28 	bl	8008520 <__assert_func>
 8006ed0:	3101      	adds	r1, #1
 8006ed2:	005b      	lsls	r3, r3, #1
 8006ed4:	e7ee      	b.n	8006eb4 <__lshift+0x1c>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f100 0114 	add.w	r1, r0, #20
 8006edc:	f100 0210 	add.w	r2, r0, #16
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	4553      	cmp	r3, sl
 8006ee4:	db33      	blt.n	8006f4e <__lshift+0xb6>
 8006ee6:	6920      	ldr	r0, [r4, #16]
 8006ee8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006eec:	f104 0314 	add.w	r3, r4, #20
 8006ef0:	f019 091f 	ands.w	r9, r9, #31
 8006ef4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ef8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006efc:	d02b      	beq.n	8006f56 <__lshift+0xbe>
 8006efe:	f1c9 0e20 	rsb	lr, r9, #32
 8006f02:	468a      	mov	sl, r1
 8006f04:	2200      	movs	r2, #0
 8006f06:	6818      	ldr	r0, [r3, #0]
 8006f08:	fa00 f009 	lsl.w	r0, r0, r9
 8006f0c:	4310      	orrs	r0, r2
 8006f0e:	f84a 0b04 	str.w	r0, [sl], #4
 8006f12:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f16:	459c      	cmp	ip, r3
 8006f18:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f1c:	d8f3      	bhi.n	8006f06 <__lshift+0x6e>
 8006f1e:	ebac 0304 	sub.w	r3, ip, r4
 8006f22:	3b15      	subs	r3, #21
 8006f24:	f023 0303 	bic.w	r3, r3, #3
 8006f28:	3304      	adds	r3, #4
 8006f2a:	f104 0015 	add.w	r0, r4, #21
 8006f2e:	4584      	cmp	ip, r0
 8006f30:	bf38      	it	cc
 8006f32:	2304      	movcc	r3, #4
 8006f34:	50ca      	str	r2, [r1, r3]
 8006f36:	b10a      	cbz	r2, 8006f3c <__lshift+0xa4>
 8006f38:	f108 0602 	add.w	r6, r8, #2
 8006f3c:	3e01      	subs	r6, #1
 8006f3e:	4638      	mov	r0, r7
 8006f40:	612e      	str	r6, [r5, #16]
 8006f42:	4621      	mov	r1, r4
 8006f44:	f7ff fd8e 	bl	8006a64 <_Bfree>
 8006f48:	4628      	mov	r0, r5
 8006f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f52:	3301      	adds	r3, #1
 8006f54:	e7c5      	b.n	8006ee2 <__lshift+0x4a>
 8006f56:	3904      	subs	r1, #4
 8006f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f60:	459c      	cmp	ip, r3
 8006f62:	d8f9      	bhi.n	8006f58 <__lshift+0xc0>
 8006f64:	e7ea      	b.n	8006f3c <__lshift+0xa4>
 8006f66:	bf00      	nop
 8006f68:	0800935d 	.word	0x0800935d
 8006f6c:	0800936e 	.word	0x0800936e

08006f70 <__mcmp>:
 8006f70:	b530      	push	{r4, r5, lr}
 8006f72:	6902      	ldr	r2, [r0, #16]
 8006f74:	690c      	ldr	r4, [r1, #16]
 8006f76:	1b12      	subs	r2, r2, r4
 8006f78:	d10e      	bne.n	8006f98 <__mcmp+0x28>
 8006f7a:	f100 0314 	add.w	r3, r0, #20
 8006f7e:	3114      	adds	r1, #20
 8006f80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006f84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f90:	42a5      	cmp	r5, r4
 8006f92:	d003      	beq.n	8006f9c <__mcmp+0x2c>
 8006f94:	d305      	bcc.n	8006fa2 <__mcmp+0x32>
 8006f96:	2201      	movs	r2, #1
 8006f98:	4610      	mov	r0, r2
 8006f9a:	bd30      	pop	{r4, r5, pc}
 8006f9c:	4283      	cmp	r3, r0
 8006f9e:	d3f3      	bcc.n	8006f88 <__mcmp+0x18>
 8006fa0:	e7fa      	b.n	8006f98 <__mcmp+0x28>
 8006fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8006fa6:	e7f7      	b.n	8006f98 <__mcmp+0x28>

08006fa8 <__mdiff>:
 8006fa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fac:	460c      	mov	r4, r1
 8006fae:	4606      	mov	r6, r0
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4690      	mov	r8, r2
 8006fb6:	f7ff ffdb 	bl	8006f70 <__mcmp>
 8006fba:	1e05      	subs	r5, r0, #0
 8006fbc:	d110      	bne.n	8006fe0 <__mdiff+0x38>
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff fd0f 	bl	80069e4 <_Balloc>
 8006fc6:	b930      	cbnz	r0, 8006fd6 <__mdiff+0x2e>
 8006fc8:	4b3a      	ldr	r3, [pc, #232]	; (80070b4 <__mdiff+0x10c>)
 8006fca:	4602      	mov	r2, r0
 8006fcc:	f240 2137 	movw	r1, #567	; 0x237
 8006fd0:	4839      	ldr	r0, [pc, #228]	; (80070b8 <__mdiff+0x110>)
 8006fd2:	f001 faa5 	bl	8008520 <__assert_func>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe0:	bfa4      	itt	ge
 8006fe2:	4643      	movge	r3, r8
 8006fe4:	46a0      	movge	r8, r4
 8006fe6:	4630      	mov	r0, r6
 8006fe8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006fec:	bfa6      	itte	ge
 8006fee:	461c      	movge	r4, r3
 8006ff0:	2500      	movge	r5, #0
 8006ff2:	2501      	movlt	r5, #1
 8006ff4:	f7ff fcf6 	bl	80069e4 <_Balloc>
 8006ff8:	b920      	cbnz	r0, 8007004 <__mdiff+0x5c>
 8006ffa:	4b2e      	ldr	r3, [pc, #184]	; (80070b4 <__mdiff+0x10c>)
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	f240 2145 	movw	r1, #581	; 0x245
 8007002:	e7e5      	b.n	8006fd0 <__mdiff+0x28>
 8007004:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007008:	6926      	ldr	r6, [r4, #16]
 800700a:	60c5      	str	r5, [r0, #12]
 800700c:	f104 0914 	add.w	r9, r4, #20
 8007010:	f108 0514 	add.w	r5, r8, #20
 8007014:	f100 0e14 	add.w	lr, r0, #20
 8007018:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800701c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007020:	f108 0210 	add.w	r2, r8, #16
 8007024:	46f2      	mov	sl, lr
 8007026:	2100      	movs	r1, #0
 8007028:	f859 3b04 	ldr.w	r3, [r9], #4
 800702c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007030:	fa11 f88b 	uxtah	r8, r1, fp
 8007034:	b299      	uxth	r1, r3
 8007036:	0c1b      	lsrs	r3, r3, #16
 8007038:	eba8 0801 	sub.w	r8, r8, r1
 800703c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007040:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007044:	fa1f f888 	uxth.w	r8, r8
 8007048:	1419      	asrs	r1, r3, #16
 800704a:	454e      	cmp	r6, r9
 800704c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007050:	f84a 3b04 	str.w	r3, [sl], #4
 8007054:	d8e8      	bhi.n	8007028 <__mdiff+0x80>
 8007056:	1b33      	subs	r3, r6, r4
 8007058:	3b15      	subs	r3, #21
 800705a:	f023 0303 	bic.w	r3, r3, #3
 800705e:	3304      	adds	r3, #4
 8007060:	3415      	adds	r4, #21
 8007062:	42a6      	cmp	r6, r4
 8007064:	bf38      	it	cc
 8007066:	2304      	movcc	r3, #4
 8007068:	441d      	add	r5, r3
 800706a:	4473      	add	r3, lr
 800706c:	469e      	mov	lr, r3
 800706e:	462e      	mov	r6, r5
 8007070:	4566      	cmp	r6, ip
 8007072:	d30e      	bcc.n	8007092 <__mdiff+0xea>
 8007074:	f10c 0203 	add.w	r2, ip, #3
 8007078:	1b52      	subs	r2, r2, r5
 800707a:	f022 0203 	bic.w	r2, r2, #3
 800707e:	3d03      	subs	r5, #3
 8007080:	45ac      	cmp	ip, r5
 8007082:	bf38      	it	cc
 8007084:	2200      	movcc	r2, #0
 8007086:	4413      	add	r3, r2
 8007088:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800708c:	b17a      	cbz	r2, 80070ae <__mdiff+0x106>
 800708e:	6107      	str	r7, [r0, #16]
 8007090:	e7a4      	b.n	8006fdc <__mdiff+0x34>
 8007092:	f856 8b04 	ldr.w	r8, [r6], #4
 8007096:	fa11 f288 	uxtah	r2, r1, r8
 800709a:	1414      	asrs	r4, r2, #16
 800709c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80070a0:	b292      	uxth	r2, r2
 80070a2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80070a6:	f84e 2b04 	str.w	r2, [lr], #4
 80070aa:	1421      	asrs	r1, r4, #16
 80070ac:	e7e0      	b.n	8007070 <__mdiff+0xc8>
 80070ae:	3f01      	subs	r7, #1
 80070b0:	e7ea      	b.n	8007088 <__mdiff+0xe0>
 80070b2:	bf00      	nop
 80070b4:	0800935d 	.word	0x0800935d
 80070b8:	0800936e 	.word	0x0800936e

080070bc <__ulp>:
 80070bc:	b082      	sub	sp, #8
 80070be:	ed8d 0b00 	vstr	d0, [sp]
 80070c2:	9a01      	ldr	r2, [sp, #4]
 80070c4:	4b0f      	ldr	r3, [pc, #60]	; (8007104 <__ulp+0x48>)
 80070c6:	4013      	ands	r3, r2
 80070c8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	dc08      	bgt.n	80070e2 <__ulp+0x26>
 80070d0:	425b      	negs	r3, r3
 80070d2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80070d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80070da:	da04      	bge.n	80070e6 <__ulp+0x2a>
 80070dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80070e0:	4113      	asrs	r3, r2
 80070e2:	2200      	movs	r2, #0
 80070e4:	e008      	b.n	80070f8 <__ulp+0x3c>
 80070e6:	f1a2 0314 	sub.w	r3, r2, #20
 80070ea:	2b1e      	cmp	r3, #30
 80070ec:	bfda      	itte	le
 80070ee:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80070f2:	40da      	lsrle	r2, r3
 80070f4:	2201      	movgt	r2, #1
 80070f6:	2300      	movs	r3, #0
 80070f8:	4619      	mov	r1, r3
 80070fa:	4610      	mov	r0, r2
 80070fc:	ec41 0b10 	vmov	d0, r0, r1
 8007100:	b002      	add	sp, #8
 8007102:	4770      	bx	lr
 8007104:	7ff00000 	.word	0x7ff00000

08007108 <__b2d>:
 8007108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710c:	6906      	ldr	r6, [r0, #16]
 800710e:	f100 0814 	add.w	r8, r0, #20
 8007112:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007116:	1f37      	subs	r7, r6, #4
 8007118:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800711c:	4610      	mov	r0, r2
 800711e:	f7ff fd53 	bl	8006bc8 <__hi0bits>
 8007122:	f1c0 0320 	rsb	r3, r0, #32
 8007126:	280a      	cmp	r0, #10
 8007128:	600b      	str	r3, [r1, #0]
 800712a:	491b      	ldr	r1, [pc, #108]	; (8007198 <__b2d+0x90>)
 800712c:	dc15      	bgt.n	800715a <__b2d+0x52>
 800712e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007132:	fa22 f30c 	lsr.w	r3, r2, ip
 8007136:	45b8      	cmp	r8, r7
 8007138:	ea43 0501 	orr.w	r5, r3, r1
 800713c:	bf34      	ite	cc
 800713e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007142:	2300      	movcs	r3, #0
 8007144:	3015      	adds	r0, #21
 8007146:	fa02 f000 	lsl.w	r0, r2, r0
 800714a:	fa23 f30c 	lsr.w	r3, r3, ip
 800714e:	4303      	orrs	r3, r0
 8007150:	461c      	mov	r4, r3
 8007152:	ec45 4b10 	vmov	d0, r4, r5
 8007156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800715a:	45b8      	cmp	r8, r7
 800715c:	bf3a      	itte	cc
 800715e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007162:	f1a6 0708 	subcc.w	r7, r6, #8
 8007166:	2300      	movcs	r3, #0
 8007168:	380b      	subs	r0, #11
 800716a:	d012      	beq.n	8007192 <__b2d+0x8a>
 800716c:	f1c0 0120 	rsb	r1, r0, #32
 8007170:	fa23 f401 	lsr.w	r4, r3, r1
 8007174:	4082      	lsls	r2, r0
 8007176:	4322      	orrs	r2, r4
 8007178:	4547      	cmp	r7, r8
 800717a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800717e:	bf8c      	ite	hi
 8007180:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007184:	2200      	movls	r2, #0
 8007186:	4083      	lsls	r3, r0
 8007188:	40ca      	lsrs	r2, r1
 800718a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800718e:	4313      	orrs	r3, r2
 8007190:	e7de      	b.n	8007150 <__b2d+0x48>
 8007192:	ea42 0501 	orr.w	r5, r2, r1
 8007196:	e7db      	b.n	8007150 <__b2d+0x48>
 8007198:	3ff00000 	.word	0x3ff00000

0800719c <__d2b>:
 800719c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071a0:	460f      	mov	r7, r1
 80071a2:	2101      	movs	r1, #1
 80071a4:	ec59 8b10 	vmov	r8, r9, d0
 80071a8:	4616      	mov	r6, r2
 80071aa:	f7ff fc1b 	bl	80069e4 <_Balloc>
 80071ae:	4604      	mov	r4, r0
 80071b0:	b930      	cbnz	r0, 80071c0 <__d2b+0x24>
 80071b2:	4602      	mov	r2, r0
 80071b4:	4b24      	ldr	r3, [pc, #144]	; (8007248 <__d2b+0xac>)
 80071b6:	4825      	ldr	r0, [pc, #148]	; (800724c <__d2b+0xb0>)
 80071b8:	f240 310f 	movw	r1, #783	; 0x30f
 80071bc:	f001 f9b0 	bl	8008520 <__assert_func>
 80071c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071c8:	bb2d      	cbnz	r5, 8007216 <__d2b+0x7a>
 80071ca:	9301      	str	r3, [sp, #4]
 80071cc:	f1b8 0300 	subs.w	r3, r8, #0
 80071d0:	d026      	beq.n	8007220 <__d2b+0x84>
 80071d2:	4668      	mov	r0, sp
 80071d4:	9300      	str	r3, [sp, #0]
 80071d6:	f7ff fd17 	bl	8006c08 <__lo0bits>
 80071da:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071de:	b1e8      	cbz	r0, 800721c <__d2b+0x80>
 80071e0:	f1c0 0320 	rsb	r3, r0, #32
 80071e4:	fa02 f303 	lsl.w	r3, r2, r3
 80071e8:	430b      	orrs	r3, r1
 80071ea:	40c2      	lsrs	r2, r0
 80071ec:	6163      	str	r3, [r4, #20]
 80071ee:	9201      	str	r2, [sp, #4]
 80071f0:	9b01      	ldr	r3, [sp, #4]
 80071f2:	61a3      	str	r3, [r4, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	bf14      	ite	ne
 80071f8:	2202      	movne	r2, #2
 80071fa:	2201      	moveq	r2, #1
 80071fc:	6122      	str	r2, [r4, #16]
 80071fe:	b1bd      	cbz	r5, 8007230 <__d2b+0x94>
 8007200:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007204:	4405      	add	r5, r0
 8007206:	603d      	str	r5, [r7, #0]
 8007208:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800720c:	6030      	str	r0, [r6, #0]
 800720e:	4620      	mov	r0, r4
 8007210:	b003      	add	sp, #12
 8007212:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007216:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800721a:	e7d6      	b.n	80071ca <__d2b+0x2e>
 800721c:	6161      	str	r1, [r4, #20]
 800721e:	e7e7      	b.n	80071f0 <__d2b+0x54>
 8007220:	a801      	add	r0, sp, #4
 8007222:	f7ff fcf1 	bl	8006c08 <__lo0bits>
 8007226:	9b01      	ldr	r3, [sp, #4]
 8007228:	6163      	str	r3, [r4, #20]
 800722a:	3020      	adds	r0, #32
 800722c:	2201      	movs	r2, #1
 800722e:	e7e5      	b.n	80071fc <__d2b+0x60>
 8007230:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007234:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007238:	6038      	str	r0, [r7, #0]
 800723a:	6918      	ldr	r0, [r3, #16]
 800723c:	f7ff fcc4 	bl	8006bc8 <__hi0bits>
 8007240:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007244:	e7e2      	b.n	800720c <__d2b+0x70>
 8007246:	bf00      	nop
 8007248:	0800935d 	.word	0x0800935d
 800724c:	0800936e 	.word	0x0800936e

08007250 <__ratio>:
 8007250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	4688      	mov	r8, r1
 8007256:	4669      	mov	r1, sp
 8007258:	4681      	mov	r9, r0
 800725a:	f7ff ff55 	bl	8007108 <__b2d>
 800725e:	a901      	add	r1, sp, #4
 8007260:	4640      	mov	r0, r8
 8007262:	ec55 4b10 	vmov	r4, r5, d0
 8007266:	f7ff ff4f 	bl	8007108 <__b2d>
 800726a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800726e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007272:	eba3 0c02 	sub.w	ip, r3, r2
 8007276:	e9dd 3200 	ldrd	r3, r2, [sp]
 800727a:	1a9b      	subs	r3, r3, r2
 800727c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007280:	ec51 0b10 	vmov	r0, r1, d0
 8007284:	2b00      	cmp	r3, #0
 8007286:	bfd6      	itet	le
 8007288:	460a      	movle	r2, r1
 800728a:	462a      	movgt	r2, r5
 800728c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007290:	468b      	mov	fp, r1
 8007292:	462f      	mov	r7, r5
 8007294:	bfd4      	ite	le
 8007296:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800729a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800729e:	4620      	mov	r0, r4
 80072a0:	ee10 2a10 	vmov	r2, s0
 80072a4:	465b      	mov	r3, fp
 80072a6:	4639      	mov	r1, r7
 80072a8:	f7f9 fad0 	bl	800084c <__aeabi_ddiv>
 80072ac:	ec41 0b10 	vmov	d0, r0, r1
 80072b0:	b003      	add	sp, #12
 80072b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072b6 <__copybits>:
 80072b6:	3901      	subs	r1, #1
 80072b8:	b570      	push	{r4, r5, r6, lr}
 80072ba:	1149      	asrs	r1, r1, #5
 80072bc:	6914      	ldr	r4, [r2, #16]
 80072be:	3101      	adds	r1, #1
 80072c0:	f102 0314 	add.w	r3, r2, #20
 80072c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80072c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072cc:	1f05      	subs	r5, r0, #4
 80072ce:	42a3      	cmp	r3, r4
 80072d0:	d30c      	bcc.n	80072ec <__copybits+0x36>
 80072d2:	1aa3      	subs	r3, r4, r2
 80072d4:	3b11      	subs	r3, #17
 80072d6:	f023 0303 	bic.w	r3, r3, #3
 80072da:	3211      	adds	r2, #17
 80072dc:	42a2      	cmp	r2, r4
 80072de:	bf88      	it	hi
 80072e0:	2300      	movhi	r3, #0
 80072e2:	4418      	add	r0, r3
 80072e4:	2300      	movs	r3, #0
 80072e6:	4288      	cmp	r0, r1
 80072e8:	d305      	bcc.n	80072f6 <__copybits+0x40>
 80072ea:	bd70      	pop	{r4, r5, r6, pc}
 80072ec:	f853 6b04 	ldr.w	r6, [r3], #4
 80072f0:	f845 6f04 	str.w	r6, [r5, #4]!
 80072f4:	e7eb      	b.n	80072ce <__copybits+0x18>
 80072f6:	f840 3b04 	str.w	r3, [r0], #4
 80072fa:	e7f4      	b.n	80072e6 <__copybits+0x30>

080072fc <__any_on>:
 80072fc:	f100 0214 	add.w	r2, r0, #20
 8007300:	6900      	ldr	r0, [r0, #16]
 8007302:	114b      	asrs	r3, r1, #5
 8007304:	4298      	cmp	r0, r3
 8007306:	b510      	push	{r4, lr}
 8007308:	db11      	blt.n	800732e <__any_on+0x32>
 800730a:	dd0a      	ble.n	8007322 <__any_on+0x26>
 800730c:	f011 011f 	ands.w	r1, r1, #31
 8007310:	d007      	beq.n	8007322 <__any_on+0x26>
 8007312:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007316:	fa24 f001 	lsr.w	r0, r4, r1
 800731a:	fa00 f101 	lsl.w	r1, r0, r1
 800731e:	428c      	cmp	r4, r1
 8007320:	d10b      	bne.n	800733a <__any_on+0x3e>
 8007322:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007326:	4293      	cmp	r3, r2
 8007328:	d803      	bhi.n	8007332 <__any_on+0x36>
 800732a:	2000      	movs	r0, #0
 800732c:	bd10      	pop	{r4, pc}
 800732e:	4603      	mov	r3, r0
 8007330:	e7f7      	b.n	8007322 <__any_on+0x26>
 8007332:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007336:	2900      	cmp	r1, #0
 8007338:	d0f5      	beq.n	8007326 <__any_on+0x2a>
 800733a:	2001      	movs	r0, #1
 800733c:	e7f6      	b.n	800732c <__any_on+0x30>

0800733e <sulp>:
 800733e:	b570      	push	{r4, r5, r6, lr}
 8007340:	4604      	mov	r4, r0
 8007342:	460d      	mov	r5, r1
 8007344:	ec45 4b10 	vmov	d0, r4, r5
 8007348:	4616      	mov	r6, r2
 800734a:	f7ff feb7 	bl	80070bc <__ulp>
 800734e:	ec51 0b10 	vmov	r0, r1, d0
 8007352:	b17e      	cbz	r6, 8007374 <sulp+0x36>
 8007354:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007358:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800735c:	2b00      	cmp	r3, #0
 800735e:	dd09      	ble.n	8007374 <sulp+0x36>
 8007360:	051b      	lsls	r3, r3, #20
 8007362:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007366:	2400      	movs	r4, #0
 8007368:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800736c:	4622      	mov	r2, r4
 800736e:	462b      	mov	r3, r5
 8007370:	f7f9 f942 	bl	80005f8 <__aeabi_dmul>
 8007374:	bd70      	pop	{r4, r5, r6, pc}
	...

08007378 <_strtod_l>:
 8007378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737c:	ed2d 8b02 	vpush	{d8}
 8007380:	b09b      	sub	sp, #108	; 0x6c
 8007382:	4604      	mov	r4, r0
 8007384:	9213      	str	r2, [sp, #76]	; 0x4c
 8007386:	2200      	movs	r2, #0
 8007388:	9216      	str	r2, [sp, #88]	; 0x58
 800738a:	460d      	mov	r5, r1
 800738c:	f04f 0800 	mov.w	r8, #0
 8007390:	f04f 0900 	mov.w	r9, #0
 8007394:	460a      	mov	r2, r1
 8007396:	9215      	str	r2, [sp, #84]	; 0x54
 8007398:	7811      	ldrb	r1, [r2, #0]
 800739a:	292b      	cmp	r1, #43	; 0x2b
 800739c:	d04c      	beq.n	8007438 <_strtod_l+0xc0>
 800739e:	d83a      	bhi.n	8007416 <_strtod_l+0x9e>
 80073a0:	290d      	cmp	r1, #13
 80073a2:	d834      	bhi.n	800740e <_strtod_l+0x96>
 80073a4:	2908      	cmp	r1, #8
 80073a6:	d834      	bhi.n	8007412 <_strtod_l+0x9a>
 80073a8:	2900      	cmp	r1, #0
 80073aa:	d03d      	beq.n	8007428 <_strtod_l+0xb0>
 80073ac:	2200      	movs	r2, #0
 80073ae:	920a      	str	r2, [sp, #40]	; 0x28
 80073b0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80073b2:	7832      	ldrb	r2, [r6, #0]
 80073b4:	2a30      	cmp	r2, #48	; 0x30
 80073b6:	f040 80b4 	bne.w	8007522 <_strtod_l+0x1aa>
 80073ba:	7872      	ldrb	r2, [r6, #1]
 80073bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80073c0:	2a58      	cmp	r2, #88	; 0x58
 80073c2:	d170      	bne.n	80074a6 <_strtod_l+0x12e>
 80073c4:	9302      	str	r3, [sp, #8]
 80073c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c8:	9301      	str	r3, [sp, #4]
 80073ca:	ab16      	add	r3, sp, #88	; 0x58
 80073cc:	9300      	str	r3, [sp, #0]
 80073ce:	4a8e      	ldr	r2, [pc, #568]	; (8007608 <_strtod_l+0x290>)
 80073d0:	ab17      	add	r3, sp, #92	; 0x5c
 80073d2:	a915      	add	r1, sp, #84	; 0x54
 80073d4:	4620      	mov	r0, r4
 80073d6:	f001 f93f 	bl	8008658 <__gethex>
 80073da:	f010 070f 	ands.w	r7, r0, #15
 80073de:	4605      	mov	r5, r0
 80073e0:	d005      	beq.n	80073ee <_strtod_l+0x76>
 80073e2:	2f06      	cmp	r7, #6
 80073e4:	d12a      	bne.n	800743c <_strtod_l+0xc4>
 80073e6:	3601      	adds	r6, #1
 80073e8:	2300      	movs	r3, #0
 80073ea:	9615      	str	r6, [sp, #84]	; 0x54
 80073ec:	930a      	str	r3, [sp, #40]	; 0x28
 80073ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f040 857f 	bne.w	8007ef4 <_strtod_l+0xb7c>
 80073f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f8:	b1db      	cbz	r3, 8007432 <_strtod_l+0xba>
 80073fa:	4642      	mov	r2, r8
 80073fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007400:	ec43 2b10 	vmov	d0, r2, r3
 8007404:	b01b      	add	sp, #108	; 0x6c
 8007406:	ecbd 8b02 	vpop	{d8}
 800740a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800740e:	2920      	cmp	r1, #32
 8007410:	d1cc      	bne.n	80073ac <_strtod_l+0x34>
 8007412:	3201      	adds	r2, #1
 8007414:	e7bf      	b.n	8007396 <_strtod_l+0x1e>
 8007416:	292d      	cmp	r1, #45	; 0x2d
 8007418:	d1c8      	bne.n	80073ac <_strtod_l+0x34>
 800741a:	2101      	movs	r1, #1
 800741c:	910a      	str	r1, [sp, #40]	; 0x28
 800741e:	1c51      	adds	r1, r2, #1
 8007420:	9115      	str	r1, [sp, #84]	; 0x54
 8007422:	7852      	ldrb	r2, [r2, #1]
 8007424:	2a00      	cmp	r2, #0
 8007426:	d1c3      	bne.n	80073b0 <_strtod_l+0x38>
 8007428:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800742a:	9515      	str	r5, [sp, #84]	; 0x54
 800742c:	2b00      	cmp	r3, #0
 800742e:	f040 855f 	bne.w	8007ef0 <_strtod_l+0xb78>
 8007432:	4642      	mov	r2, r8
 8007434:	464b      	mov	r3, r9
 8007436:	e7e3      	b.n	8007400 <_strtod_l+0x88>
 8007438:	2100      	movs	r1, #0
 800743a:	e7ef      	b.n	800741c <_strtod_l+0xa4>
 800743c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800743e:	b13a      	cbz	r2, 8007450 <_strtod_l+0xd8>
 8007440:	2135      	movs	r1, #53	; 0x35
 8007442:	a818      	add	r0, sp, #96	; 0x60
 8007444:	f7ff ff37 	bl	80072b6 <__copybits>
 8007448:	9916      	ldr	r1, [sp, #88]	; 0x58
 800744a:	4620      	mov	r0, r4
 800744c:	f7ff fb0a 	bl	8006a64 <_Bfree>
 8007450:	3f01      	subs	r7, #1
 8007452:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007454:	2f04      	cmp	r7, #4
 8007456:	d806      	bhi.n	8007466 <_strtod_l+0xee>
 8007458:	e8df f007 	tbb	[pc, r7]
 800745c:	201d0314 	.word	0x201d0314
 8007460:	14          	.byte	0x14
 8007461:	00          	.byte	0x00
 8007462:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8007466:	05e9      	lsls	r1, r5, #23
 8007468:	bf48      	it	mi
 800746a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800746e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007472:	0d1b      	lsrs	r3, r3, #20
 8007474:	051b      	lsls	r3, r3, #20
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1b9      	bne.n	80073ee <_strtod_l+0x76>
 800747a:	f7fe fb05 	bl	8005a88 <__errno>
 800747e:	2322      	movs	r3, #34	; 0x22
 8007480:	6003      	str	r3, [r0, #0]
 8007482:	e7b4      	b.n	80073ee <_strtod_l+0x76>
 8007484:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007488:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800748c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007490:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007494:	e7e7      	b.n	8007466 <_strtod_l+0xee>
 8007496:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007610 <_strtod_l+0x298>
 800749a:	e7e4      	b.n	8007466 <_strtod_l+0xee>
 800749c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80074a0:	f04f 38ff 	mov.w	r8, #4294967295
 80074a4:	e7df      	b.n	8007466 <_strtod_l+0xee>
 80074a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	9215      	str	r2, [sp, #84]	; 0x54
 80074ac:	785b      	ldrb	r3, [r3, #1]
 80074ae:	2b30      	cmp	r3, #48	; 0x30
 80074b0:	d0f9      	beq.n	80074a6 <_strtod_l+0x12e>
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d09b      	beq.n	80073ee <_strtod_l+0x76>
 80074b6:	2301      	movs	r3, #1
 80074b8:	f04f 0a00 	mov.w	sl, #0
 80074bc:	9304      	str	r3, [sp, #16]
 80074be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80074c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80074c2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80074c6:	46d3      	mov	fp, sl
 80074c8:	220a      	movs	r2, #10
 80074ca:	9815      	ldr	r0, [sp, #84]	; 0x54
 80074cc:	7806      	ldrb	r6, [r0, #0]
 80074ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80074d2:	b2d9      	uxtb	r1, r3
 80074d4:	2909      	cmp	r1, #9
 80074d6:	d926      	bls.n	8007526 <_strtod_l+0x1ae>
 80074d8:	494c      	ldr	r1, [pc, #304]	; (800760c <_strtod_l+0x294>)
 80074da:	2201      	movs	r2, #1
 80074dc:	f000 ffe6 	bl	80084ac <strncmp>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d030      	beq.n	8007546 <_strtod_l+0x1ce>
 80074e4:	2000      	movs	r0, #0
 80074e6:	4632      	mov	r2, r6
 80074e8:	9005      	str	r0, [sp, #20]
 80074ea:	465e      	mov	r6, fp
 80074ec:	4603      	mov	r3, r0
 80074ee:	2a65      	cmp	r2, #101	; 0x65
 80074f0:	d001      	beq.n	80074f6 <_strtod_l+0x17e>
 80074f2:	2a45      	cmp	r2, #69	; 0x45
 80074f4:	d113      	bne.n	800751e <_strtod_l+0x1a6>
 80074f6:	b91e      	cbnz	r6, 8007500 <_strtod_l+0x188>
 80074f8:	9a04      	ldr	r2, [sp, #16]
 80074fa:	4302      	orrs	r2, r0
 80074fc:	d094      	beq.n	8007428 <_strtod_l+0xb0>
 80074fe:	2600      	movs	r6, #0
 8007500:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007502:	1c6a      	adds	r2, r5, #1
 8007504:	9215      	str	r2, [sp, #84]	; 0x54
 8007506:	786a      	ldrb	r2, [r5, #1]
 8007508:	2a2b      	cmp	r2, #43	; 0x2b
 800750a:	d074      	beq.n	80075f6 <_strtod_l+0x27e>
 800750c:	2a2d      	cmp	r2, #45	; 0x2d
 800750e:	d078      	beq.n	8007602 <_strtod_l+0x28a>
 8007510:	f04f 0c00 	mov.w	ip, #0
 8007514:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007518:	2909      	cmp	r1, #9
 800751a:	d97f      	bls.n	800761c <_strtod_l+0x2a4>
 800751c:	9515      	str	r5, [sp, #84]	; 0x54
 800751e:	2700      	movs	r7, #0
 8007520:	e09e      	b.n	8007660 <_strtod_l+0x2e8>
 8007522:	2300      	movs	r3, #0
 8007524:	e7c8      	b.n	80074b8 <_strtod_l+0x140>
 8007526:	f1bb 0f08 	cmp.w	fp, #8
 800752a:	bfd8      	it	le
 800752c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800752e:	f100 0001 	add.w	r0, r0, #1
 8007532:	bfda      	itte	le
 8007534:	fb02 3301 	mlale	r3, r2, r1, r3
 8007538:	9309      	strle	r3, [sp, #36]	; 0x24
 800753a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800753e:	f10b 0b01 	add.w	fp, fp, #1
 8007542:	9015      	str	r0, [sp, #84]	; 0x54
 8007544:	e7c1      	b.n	80074ca <_strtod_l+0x152>
 8007546:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007548:	1c5a      	adds	r2, r3, #1
 800754a:	9215      	str	r2, [sp, #84]	; 0x54
 800754c:	785a      	ldrb	r2, [r3, #1]
 800754e:	f1bb 0f00 	cmp.w	fp, #0
 8007552:	d037      	beq.n	80075c4 <_strtod_l+0x24c>
 8007554:	9005      	str	r0, [sp, #20]
 8007556:	465e      	mov	r6, fp
 8007558:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800755c:	2b09      	cmp	r3, #9
 800755e:	d912      	bls.n	8007586 <_strtod_l+0x20e>
 8007560:	2301      	movs	r3, #1
 8007562:	e7c4      	b.n	80074ee <_strtod_l+0x176>
 8007564:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	9215      	str	r2, [sp, #84]	; 0x54
 800756a:	785a      	ldrb	r2, [r3, #1]
 800756c:	3001      	adds	r0, #1
 800756e:	2a30      	cmp	r2, #48	; 0x30
 8007570:	d0f8      	beq.n	8007564 <_strtod_l+0x1ec>
 8007572:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007576:	2b08      	cmp	r3, #8
 8007578:	f200 84c1 	bhi.w	8007efe <_strtod_l+0xb86>
 800757c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800757e:	9005      	str	r0, [sp, #20]
 8007580:	2000      	movs	r0, #0
 8007582:	930b      	str	r3, [sp, #44]	; 0x2c
 8007584:	4606      	mov	r6, r0
 8007586:	3a30      	subs	r2, #48	; 0x30
 8007588:	f100 0301 	add.w	r3, r0, #1
 800758c:	d014      	beq.n	80075b8 <_strtod_l+0x240>
 800758e:	9905      	ldr	r1, [sp, #20]
 8007590:	4419      	add	r1, r3
 8007592:	9105      	str	r1, [sp, #20]
 8007594:	4633      	mov	r3, r6
 8007596:	eb00 0c06 	add.w	ip, r0, r6
 800759a:	210a      	movs	r1, #10
 800759c:	4563      	cmp	r3, ip
 800759e:	d113      	bne.n	80075c8 <_strtod_l+0x250>
 80075a0:	1833      	adds	r3, r6, r0
 80075a2:	2b08      	cmp	r3, #8
 80075a4:	f106 0601 	add.w	r6, r6, #1
 80075a8:	4406      	add	r6, r0
 80075aa:	dc1a      	bgt.n	80075e2 <_strtod_l+0x26a>
 80075ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075ae:	230a      	movs	r3, #10
 80075b0:	fb03 2301 	mla	r3, r3, r1, r2
 80075b4:	9309      	str	r3, [sp, #36]	; 0x24
 80075b6:	2300      	movs	r3, #0
 80075b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80075ba:	1c51      	adds	r1, r2, #1
 80075bc:	9115      	str	r1, [sp, #84]	; 0x54
 80075be:	7852      	ldrb	r2, [r2, #1]
 80075c0:	4618      	mov	r0, r3
 80075c2:	e7c9      	b.n	8007558 <_strtod_l+0x1e0>
 80075c4:	4658      	mov	r0, fp
 80075c6:	e7d2      	b.n	800756e <_strtod_l+0x1f6>
 80075c8:	2b08      	cmp	r3, #8
 80075ca:	f103 0301 	add.w	r3, r3, #1
 80075ce:	dc03      	bgt.n	80075d8 <_strtod_l+0x260>
 80075d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80075d2:	434f      	muls	r7, r1
 80075d4:	9709      	str	r7, [sp, #36]	; 0x24
 80075d6:	e7e1      	b.n	800759c <_strtod_l+0x224>
 80075d8:	2b10      	cmp	r3, #16
 80075da:	bfd8      	it	le
 80075dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80075e0:	e7dc      	b.n	800759c <_strtod_l+0x224>
 80075e2:	2e10      	cmp	r6, #16
 80075e4:	bfdc      	itt	le
 80075e6:	230a      	movle	r3, #10
 80075e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80075ec:	e7e3      	b.n	80075b6 <_strtod_l+0x23e>
 80075ee:	2300      	movs	r3, #0
 80075f0:	9305      	str	r3, [sp, #20]
 80075f2:	2301      	movs	r3, #1
 80075f4:	e780      	b.n	80074f8 <_strtod_l+0x180>
 80075f6:	f04f 0c00 	mov.w	ip, #0
 80075fa:	1caa      	adds	r2, r5, #2
 80075fc:	9215      	str	r2, [sp, #84]	; 0x54
 80075fe:	78aa      	ldrb	r2, [r5, #2]
 8007600:	e788      	b.n	8007514 <_strtod_l+0x19c>
 8007602:	f04f 0c01 	mov.w	ip, #1
 8007606:	e7f8      	b.n	80075fa <_strtod_l+0x282>
 8007608:	080094c8 	.word	0x080094c8
 800760c:	080094c4 	.word	0x080094c4
 8007610:	7ff00000 	.word	0x7ff00000
 8007614:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007616:	1c51      	adds	r1, r2, #1
 8007618:	9115      	str	r1, [sp, #84]	; 0x54
 800761a:	7852      	ldrb	r2, [r2, #1]
 800761c:	2a30      	cmp	r2, #48	; 0x30
 800761e:	d0f9      	beq.n	8007614 <_strtod_l+0x29c>
 8007620:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007624:	2908      	cmp	r1, #8
 8007626:	f63f af7a 	bhi.w	800751e <_strtod_l+0x1a6>
 800762a:	3a30      	subs	r2, #48	; 0x30
 800762c:	9208      	str	r2, [sp, #32]
 800762e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007630:	920c      	str	r2, [sp, #48]	; 0x30
 8007632:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007634:	1c57      	adds	r7, r2, #1
 8007636:	9715      	str	r7, [sp, #84]	; 0x54
 8007638:	7852      	ldrb	r2, [r2, #1]
 800763a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800763e:	f1be 0f09 	cmp.w	lr, #9
 8007642:	d938      	bls.n	80076b6 <_strtod_l+0x33e>
 8007644:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007646:	1a7f      	subs	r7, r7, r1
 8007648:	2f08      	cmp	r7, #8
 800764a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800764e:	dc03      	bgt.n	8007658 <_strtod_l+0x2e0>
 8007650:	9908      	ldr	r1, [sp, #32]
 8007652:	428f      	cmp	r7, r1
 8007654:	bfa8      	it	ge
 8007656:	460f      	movge	r7, r1
 8007658:	f1bc 0f00 	cmp.w	ip, #0
 800765c:	d000      	beq.n	8007660 <_strtod_l+0x2e8>
 800765e:	427f      	negs	r7, r7
 8007660:	2e00      	cmp	r6, #0
 8007662:	d14f      	bne.n	8007704 <_strtod_l+0x38c>
 8007664:	9904      	ldr	r1, [sp, #16]
 8007666:	4301      	orrs	r1, r0
 8007668:	f47f aec1 	bne.w	80073ee <_strtod_l+0x76>
 800766c:	2b00      	cmp	r3, #0
 800766e:	f47f aedb 	bne.w	8007428 <_strtod_l+0xb0>
 8007672:	2a69      	cmp	r2, #105	; 0x69
 8007674:	d029      	beq.n	80076ca <_strtod_l+0x352>
 8007676:	dc26      	bgt.n	80076c6 <_strtod_l+0x34e>
 8007678:	2a49      	cmp	r2, #73	; 0x49
 800767a:	d026      	beq.n	80076ca <_strtod_l+0x352>
 800767c:	2a4e      	cmp	r2, #78	; 0x4e
 800767e:	f47f aed3 	bne.w	8007428 <_strtod_l+0xb0>
 8007682:	499b      	ldr	r1, [pc, #620]	; (80078f0 <_strtod_l+0x578>)
 8007684:	a815      	add	r0, sp, #84	; 0x54
 8007686:	f001 fa27 	bl	8008ad8 <__match>
 800768a:	2800      	cmp	r0, #0
 800768c:	f43f aecc 	beq.w	8007428 <_strtod_l+0xb0>
 8007690:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	2b28      	cmp	r3, #40	; 0x28
 8007696:	d12f      	bne.n	80076f8 <_strtod_l+0x380>
 8007698:	4996      	ldr	r1, [pc, #600]	; (80078f4 <_strtod_l+0x57c>)
 800769a:	aa18      	add	r2, sp, #96	; 0x60
 800769c:	a815      	add	r0, sp, #84	; 0x54
 800769e:	f001 fa2f 	bl	8008b00 <__hexnan>
 80076a2:	2805      	cmp	r0, #5
 80076a4:	d128      	bne.n	80076f8 <_strtod_l+0x380>
 80076a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80076ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80076b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80076b4:	e69b      	b.n	80073ee <_strtod_l+0x76>
 80076b6:	9f08      	ldr	r7, [sp, #32]
 80076b8:	210a      	movs	r1, #10
 80076ba:	fb01 2107 	mla	r1, r1, r7, r2
 80076be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80076c2:	9208      	str	r2, [sp, #32]
 80076c4:	e7b5      	b.n	8007632 <_strtod_l+0x2ba>
 80076c6:	2a6e      	cmp	r2, #110	; 0x6e
 80076c8:	e7d9      	b.n	800767e <_strtod_l+0x306>
 80076ca:	498b      	ldr	r1, [pc, #556]	; (80078f8 <_strtod_l+0x580>)
 80076cc:	a815      	add	r0, sp, #84	; 0x54
 80076ce:	f001 fa03 	bl	8008ad8 <__match>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	f43f aea8 	beq.w	8007428 <_strtod_l+0xb0>
 80076d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076da:	4988      	ldr	r1, [pc, #544]	; (80078fc <_strtod_l+0x584>)
 80076dc:	3b01      	subs	r3, #1
 80076de:	a815      	add	r0, sp, #84	; 0x54
 80076e0:	9315      	str	r3, [sp, #84]	; 0x54
 80076e2:	f001 f9f9 	bl	8008ad8 <__match>
 80076e6:	b910      	cbnz	r0, 80076ee <_strtod_l+0x376>
 80076e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076ea:	3301      	adds	r3, #1
 80076ec:	9315      	str	r3, [sp, #84]	; 0x54
 80076ee:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800790c <_strtod_l+0x594>
 80076f2:	f04f 0800 	mov.w	r8, #0
 80076f6:	e67a      	b.n	80073ee <_strtod_l+0x76>
 80076f8:	4881      	ldr	r0, [pc, #516]	; (8007900 <_strtod_l+0x588>)
 80076fa:	f000 ff09 	bl	8008510 <nan>
 80076fe:	ec59 8b10 	vmov	r8, r9, d0
 8007702:	e674      	b.n	80073ee <_strtod_l+0x76>
 8007704:	9b05      	ldr	r3, [sp, #20]
 8007706:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007708:	1afb      	subs	r3, r7, r3
 800770a:	f1bb 0f00 	cmp.w	fp, #0
 800770e:	bf08      	it	eq
 8007710:	46b3      	moveq	fp, r6
 8007712:	2e10      	cmp	r6, #16
 8007714:	9308      	str	r3, [sp, #32]
 8007716:	4635      	mov	r5, r6
 8007718:	bfa8      	it	ge
 800771a:	2510      	movge	r5, #16
 800771c:	f7f8 fef2 	bl	8000504 <__aeabi_ui2d>
 8007720:	2e09      	cmp	r6, #9
 8007722:	4680      	mov	r8, r0
 8007724:	4689      	mov	r9, r1
 8007726:	dd13      	ble.n	8007750 <_strtod_l+0x3d8>
 8007728:	4b76      	ldr	r3, [pc, #472]	; (8007904 <_strtod_l+0x58c>)
 800772a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800772e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007732:	f7f8 ff61 	bl	80005f8 <__aeabi_dmul>
 8007736:	4680      	mov	r8, r0
 8007738:	4650      	mov	r0, sl
 800773a:	4689      	mov	r9, r1
 800773c:	f7f8 fee2 	bl	8000504 <__aeabi_ui2d>
 8007740:	4602      	mov	r2, r0
 8007742:	460b      	mov	r3, r1
 8007744:	4640      	mov	r0, r8
 8007746:	4649      	mov	r1, r9
 8007748:	f7f8 fda0 	bl	800028c <__adddf3>
 800774c:	4680      	mov	r8, r0
 800774e:	4689      	mov	r9, r1
 8007750:	2e0f      	cmp	r6, #15
 8007752:	dc38      	bgt.n	80077c6 <_strtod_l+0x44e>
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	2b00      	cmp	r3, #0
 8007758:	f43f ae49 	beq.w	80073ee <_strtod_l+0x76>
 800775c:	dd24      	ble.n	80077a8 <_strtod_l+0x430>
 800775e:	2b16      	cmp	r3, #22
 8007760:	dc0b      	bgt.n	800777a <_strtod_l+0x402>
 8007762:	4968      	ldr	r1, [pc, #416]	; (8007904 <_strtod_l+0x58c>)
 8007764:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007768:	e9d1 0100 	ldrd	r0, r1, [r1]
 800776c:	4642      	mov	r2, r8
 800776e:	464b      	mov	r3, r9
 8007770:	f7f8 ff42 	bl	80005f8 <__aeabi_dmul>
 8007774:	4680      	mov	r8, r0
 8007776:	4689      	mov	r9, r1
 8007778:	e639      	b.n	80073ee <_strtod_l+0x76>
 800777a:	9a08      	ldr	r2, [sp, #32]
 800777c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007780:	4293      	cmp	r3, r2
 8007782:	db20      	blt.n	80077c6 <_strtod_l+0x44e>
 8007784:	4c5f      	ldr	r4, [pc, #380]	; (8007904 <_strtod_l+0x58c>)
 8007786:	f1c6 060f 	rsb	r6, r6, #15
 800778a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800778e:	4642      	mov	r2, r8
 8007790:	464b      	mov	r3, r9
 8007792:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007796:	f7f8 ff2f 	bl	80005f8 <__aeabi_dmul>
 800779a:	9b08      	ldr	r3, [sp, #32]
 800779c:	1b9e      	subs	r6, r3, r6
 800779e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80077a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80077a6:	e7e3      	b.n	8007770 <_strtod_l+0x3f8>
 80077a8:	9b08      	ldr	r3, [sp, #32]
 80077aa:	3316      	adds	r3, #22
 80077ac:	db0b      	blt.n	80077c6 <_strtod_l+0x44e>
 80077ae:	9b05      	ldr	r3, [sp, #20]
 80077b0:	1bdf      	subs	r7, r3, r7
 80077b2:	4b54      	ldr	r3, [pc, #336]	; (8007904 <_strtod_l+0x58c>)
 80077b4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80077b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077bc:	4640      	mov	r0, r8
 80077be:	4649      	mov	r1, r9
 80077c0:	f7f9 f844 	bl	800084c <__aeabi_ddiv>
 80077c4:	e7d6      	b.n	8007774 <_strtod_l+0x3fc>
 80077c6:	9b08      	ldr	r3, [sp, #32]
 80077c8:	1b75      	subs	r5, r6, r5
 80077ca:	441d      	add	r5, r3
 80077cc:	2d00      	cmp	r5, #0
 80077ce:	dd70      	ble.n	80078b2 <_strtod_l+0x53a>
 80077d0:	f015 030f 	ands.w	r3, r5, #15
 80077d4:	d00a      	beq.n	80077ec <_strtod_l+0x474>
 80077d6:	494b      	ldr	r1, [pc, #300]	; (8007904 <_strtod_l+0x58c>)
 80077d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077dc:	4642      	mov	r2, r8
 80077de:	464b      	mov	r3, r9
 80077e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077e4:	f7f8 ff08 	bl	80005f8 <__aeabi_dmul>
 80077e8:	4680      	mov	r8, r0
 80077ea:	4689      	mov	r9, r1
 80077ec:	f035 050f 	bics.w	r5, r5, #15
 80077f0:	d04d      	beq.n	800788e <_strtod_l+0x516>
 80077f2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80077f6:	dd22      	ble.n	800783e <_strtod_l+0x4c6>
 80077f8:	2500      	movs	r5, #0
 80077fa:	46ab      	mov	fp, r5
 80077fc:	9509      	str	r5, [sp, #36]	; 0x24
 80077fe:	9505      	str	r5, [sp, #20]
 8007800:	2322      	movs	r3, #34	; 0x22
 8007802:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800790c <_strtod_l+0x594>
 8007806:	6023      	str	r3, [r4, #0]
 8007808:	f04f 0800 	mov.w	r8, #0
 800780c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780e:	2b00      	cmp	r3, #0
 8007810:	f43f aded 	beq.w	80073ee <_strtod_l+0x76>
 8007814:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007816:	4620      	mov	r0, r4
 8007818:	f7ff f924 	bl	8006a64 <_Bfree>
 800781c:	9905      	ldr	r1, [sp, #20]
 800781e:	4620      	mov	r0, r4
 8007820:	f7ff f920 	bl	8006a64 <_Bfree>
 8007824:	4659      	mov	r1, fp
 8007826:	4620      	mov	r0, r4
 8007828:	f7ff f91c 	bl	8006a64 <_Bfree>
 800782c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800782e:	4620      	mov	r0, r4
 8007830:	f7ff f918 	bl	8006a64 <_Bfree>
 8007834:	4629      	mov	r1, r5
 8007836:	4620      	mov	r0, r4
 8007838:	f7ff f914 	bl	8006a64 <_Bfree>
 800783c:	e5d7      	b.n	80073ee <_strtod_l+0x76>
 800783e:	4b32      	ldr	r3, [pc, #200]	; (8007908 <_strtod_l+0x590>)
 8007840:	9304      	str	r3, [sp, #16]
 8007842:	2300      	movs	r3, #0
 8007844:	112d      	asrs	r5, r5, #4
 8007846:	4640      	mov	r0, r8
 8007848:	4649      	mov	r1, r9
 800784a:	469a      	mov	sl, r3
 800784c:	2d01      	cmp	r5, #1
 800784e:	dc21      	bgt.n	8007894 <_strtod_l+0x51c>
 8007850:	b10b      	cbz	r3, 8007856 <_strtod_l+0x4de>
 8007852:	4680      	mov	r8, r0
 8007854:	4689      	mov	r9, r1
 8007856:	492c      	ldr	r1, [pc, #176]	; (8007908 <_strtod_l+0x590>)
 8007858:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800785c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007860:	4642      	mov	r2, r8
 8007862:	464b      	mov	r3, r9
 8007864:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007868:	f7f8 fec6 	bl	80005f8 <__aeabi_dmul>
 800786c:	4b27      	ldr	r3, [pc, #156]	; (800790c <_strtod_l+0x594>)
 800786e:	460a      	mov	r2, r1
 8007870:	400b      	ands	r3, r1
 8007872:	4927      	ldr	r1, [pc, #156]	; (8007910 <_strtod_l+0x598>)
 8007874:	428b      	cmp	r3, r1
 8007876:	4680      	mov	r8, r0
 8007878:	d8be      	bhi.n	80077f8 <_strtod_l+0x480>
 800787a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800787e:	428b      	cmp	r3, r1
 8007880:	bf86      	itte	hi
 8007882:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007914 <_strtod_l+0x59c>
 8007886:	f04f 38ff 	movhi.w	r8, #4294967295
 800788a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800788e:	2300      	movs	r3, #0
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	e07b      	b.n	800798c <_strtod_l+0x614>
 8007894:	07ea      	lsls	r2, r5, #31
 8007896:	d505      	bpl.n	80078a4 <_strtod_l+0x52c>
 8007898:	9b04      	ldr	r3, [sp, #16]
 800789a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789e:	f7f8 feab 	bl	80005f8 <__aeabi_dmul>
 80078a2:	2301      	movs	r3, #1
 80078a4:	9a04      	ldr	r2, [sp, #16]
 80078a6:	3208      	adds	r2, #8
 80078a8:	f10a 0a01 	add.w	sl, sl, #1
 80078ac:	106d      	asrs	r5, r5, #1
 80078ae:	9204      	str	r2, [sp, #16]
 80078b0:	e7cc      	b.n	800784c <_strtod_l+0x4d4>
 80078b2:	d0ec      	beq.n	800788e <_strtod_l+0x516>
 80078b4:	426d      	negs	r5, r5
 80078b6:	f015 020f 	ands.w	r2, r5, #15
 80078ba:	d00a      	beq.n	80078d2 <_strtod_l+0x55a>
 80078bc:	4b11      	ldr	r3, [pc, #68]	; (8007904 <_strtod_l+0x58c>)
 80078be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078c2:	4640      	mov	r0, r8
 80078c4:	4649      	mov	r1, r9
 80078c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ca:	f7f8 ffbf 	bl	800084c <__aeabi_ddiv>
 80078ce:	4680      	mov	r8, r0
 80078d0:	4689      	mov	r9, r1
 80078d2:	112d      	asrs	r5, r5, #4
 80078d4:	d0db      	beq.n	800788e <_strtod_l+0x516>
 80078d6:	2d1f      	cmp	r5, #31
 80078d8:	dd1e      	ble.n	8007918 <_strtod_l+0x5a0>
 80078da:	2500      	movs	r5, #0
 80078dc:	46ab      	mov	fp, r5
 80078de:	9509      	str	r5, [sp, #36]	; 0x24
 80078e0:	9505      	str	r5, [sp, #20]
 80078e2:	2322      	movs	r3, #34	; 0x22
 80078e4:	f04f 0800 	mov.w	r8, #0
 80078e8:	f04f 0900 	mov.w	r9, #0
 80078ec:	6023      	str	r3, [r4, #0]
 80078ee:	e78d      	b.n	800780c <_strtod_l+0x494>
 80078f0:	080092b5 	.word	0x080092b5
 80078f4:	080094dc 	.word	0x080094dc
 80078f8:	080092ad 	.word	0x080092ad
 80078fc:	080092e4 	.word	0x080092e4
 8007900:	0800966d 	.word	0x0800966d
 8007904:	080093f0 	.word	0x080093f0
 8007908:	080093c8 	.word	0x080093c8
 800790c:	7ff00000 	.word	0x7ff00000
 8007910:	7ca00000 	.word	0x7ca00000
 8007914:	7fefffff 	.word	0x7fefffff
 8007918:	f015 0310 	ands.w	r3, r5, #16
 800791c:	bf18      	it	ne
 800791e:	236a      	movne	r3, #106	; 0x6a
 8007920:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007cc4 <_strtod_l+0x94c>
 8007924:	9304      	str	r3, [sp, #16]
 8007926:	4640      	mov	r0, r8
 8007928:	4649      	mov	r1, r9
 800792a:	2300      	movs	r3, #0
 800792c:	07ea      	lsls	r2, r5, #31
 800792e:	d504      	bpl.n	800793a <_strtod_l+0x5c2>
 8007930:	e9da 2300 	ldrd	r2, r3, [sl]
 8007934:	f7f8 fe60 	bl	80005f8 <__aeabi_dmul>
 8007938:	2301      	movs	r3, #1
 800793a:	106d      	asrs	r5, r5, #1
 800793c:	f10a 0a08 	add.w	sl, sl, #8
 8007940:	d1f4      	bne.n	800792c <_strtod_l+0x5b4>
 8007942:	b10b      	cbz	r3, 8007948 <_strtod_l+0x5d0>
 8007944:	4680      	mov	r8, r0
 8007946:	4689      	mov	r9, r1
 8007948:	9b04      	ldr	r3, [sp, #16]
 800794a:	b1bb      	cbz	r3, 800797c <_strtod_l+0x604>
 800794c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007950:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007954:	2b00      	cmp	r3, #0
 8007956:	4649      	mov	r1, r9
 8007958:	dd10      	ble.n	800797c <_strtod_l+0x604>
 800795a:	2b1f      	cmp	r3, #31
 800795c:	f340 811e 	ble.w	8007b9c <_strtod_l+0x824>
 8007960:	2b34      	cmp	r3, #52	; 0x34
 8007962:	bfde      	ittt	le
 8007964:	f04f 33ff 	movle.w	r3, #4294967295
 8007968:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800796c:	4093      	lslle	r3, r2
 800796e:	f04f 0800 	mov.w	r8, #0
 8007972:	bfcc      	ite	gt
 8007974:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007978:	ea03 0901 	andle.w	r9, r3, r1
 800797c:	2200      	movs	r2, #0
 800797e:	2300      	movs	r3, #0
 8007980:	4640      	mov	r0, r8
 8007982:	4649      	mov	r1, r9
 8007984:	f7f9 f8a0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007988:	2800      	cmp	r0, #0
 800798a:	d1a6      	bne.n	80078da <_strtod_l+0x562>
 800798c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800798e:	9300      	str	r3, [sp, #0]
 8007990:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007992:	4633      	mov	r3, r6
 8007994:	465a      	mov	r2, fp
 8007996:	4620      	mov	r0, r4
 8007998:	f7ff f8cc 	bl	8006b34 <__s2b>
 800799c:	9009      	str	r0, [sp, #36]	; 0x24
 800799e:	2800      	cmp	r0, #0
 80079a0:	f43f af2a 	beq.w	80077f8 <_strtod_l+0x480>
 80079a4:	9a08      	ldr	r2, [sp, #32]
 80079a6:	9b05      	ldr	r3, [sp, #20]
 80079a8:	2a00      	cmp	r2, #0
 80079aa:	eba3 0307 	sub.w	r3, r3, r7
 80079ae:	bfa8      	it	ge
 80079b0:	2300      	movge	r3, #0
 80079b2:	930c      	str	r3, [sp, #48]	; 0x30
 80079b4:	2500      	movs	r5, #0
 80079b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80079ba:	9312      	str	r3, [sp, #72]	; 0x48
 80079bc:	46ab      	mov	fp, r5
 80079be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c0:	4620      	mov	r0, r4
 80079c2:	6859      	ldr	r1, [r3, #4]
 80079c4:	f7ff f80e 	bl	80069e4 <_Balloc>
 80079c8:	9005      	str	r0, [sp, #20]
 80079ca:	2800      	cmp	r0, #0
 80079cc:	f43f af18 	beq.w	8007800 <_strtod_l+0x488>
 80079d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079d2:	691a      	ldr	r2, [r3, #16]
 80079d4:	3202      	adds	r2, #2
 80079d6:	f103 010c 	add.w	r1, r3, #12
 80079da:	0092      	lsls	r2, r2, #2
 80079dc:	300c      	adds	r0, #12
 80079de:	f000 fd87 	bl	80084f0 <memcpy>
 80079e2:	ec49 8b10 	vmov	d0, r8, r9
 80079e6:	aa18      	add	r2, sp, #96	; 0x60
 80079e8:	a917      	add	r1, sp, #92	; 0x5c
 80079ea:	4620      	mov	r0, r4
 80079ec:	f7ff fbd6 	bl	800719c <__d2b>
 80079f0:	ec49 8b18 	vmov	d8, r8, r9
 80079f4:	9016      	str	r0, [sp, #88]	; 0x58
 80079f6:	2800      	cmp	r0, #0
 80079f8:	f43f af02 	beq.w	8007800 <_strtod_l+0x488>
 80079fc:	2101      	movs	r1, #1
 80079fe:	4620      	mov	r0, r4
 8007a00:	f7ff f930 	bl	8006c64 <__i2b>
 8007a04:	4683      	mov	fp, r0
 8007a06:	2800      	cmp	r0, #0
 8007a08:	f43f aefa 	beq.w	8007800 <_strtod_l+0x488>
 8007a0c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007a0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007a10:	2e00      	cmp	r6, #0
 8007a12:	bfab      	itete	ge
 8007a14:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007a16:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007a18:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007a1a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007a1e:	bfac      	ite	ge
 8007a20:	eb06 0a03 	addge.w	sl, r6, r3
 8007a24:	1b9f      	sublt	r7, r3, r6
 8007a26:	9b04      	ldr	r3, [sp, #16]
 8007a28:	1af6      	subs	r6, r6, r3
 8007a2a:	4416      	add	r6, r2
 8007a2c:	4ba0      	ldr	r3, [pc, #640]	; (8007cb0 <_strtod_l+0x938>)
 8007a2e:	3e01      	subs	r6, #1
 8007a30:	429e      	cmp	r6, r3
 8007a32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a36:	f280 80c4 	bge.w	8007bc2 <_strtod_l+0x84a>
 8007a3a:	1b9b      	subs	r3, r3, r6
 8007a3c:	2b1f      	cmp	r3, #31
 8007a3e:	eba2 0203 	sub.w	r2, r2, r3
 8007a42:	f04f 0101 	mov.w	r1, #1
 8007a46:	f300 80b0 	bgt.w	8007baa <_strtod_l+0x832>
 8007a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a4e:	930e      	str	r3, [sp, #56]	; 0x38
 8007a50:	2300      	movs	r3, #0
 8007a52:	930d      	str	r3, [sp, #52]	; 0x34
 8007a54:	eb0a 0602 	add.w	r6, sl, r2
 8007a58:	9b04      	ldr	r3, [sp, #16]
 8007a5a:	45b2      	cmp	sl, r6
 8007a5c:	4417      	add	r7, r2
 8007a5e:	441f      	add	r7, r3
 8007a60:	4653      	mov	r3, sl
 8007a62:	bfa8      	it	ge
 8007a64:	4633      	movge	r3, r6
 8007a66:	42bb      	cmp	r3, r7
 8007a68:	bfa8      	it	ge
 8007a6a:	463b      	movge	r3, r7
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bfc2      	ittt	gt
 8007a70:	1af6      	subgt	r6, r6, r3
 8007a72:	1aff      	subgt	r7, r7, r3
 8007a74:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007a78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	dd17      	ble.n	8007aae <_strtod_l+0x736>
 8007a7e:	4659      	mov	r1, fp
 8007a80:	461a      	mov	r2, r3
 8007a82:	4620      	mov	r0, r4
 8007a84:	f7ff f9ae 	bl	8006de4 <__pow5mult>
 8007a88:	4683      	mov	fp, r0
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f43f aeb8 	beq.w	8007800 <_strtod_l+0x488>
 8007a90:	4601      	mov	r1, r0
 8007a92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007a94:	4620      	mov	r0, r4
 8007a96:	f7ff f8fb 	bl	8006c90 <__multiply>
 8007a9a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f43f aeaf 	beq.w	8007800 <_strtod_l+0x488>
 8007aa2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	f7fe ffdd 	bl	8006a64 <_Bfree>
 8007aaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aac:	9316      	str	r3, [sp, #88]	; 0x58
 8007aae:	2e00      	cmp	r6, #0
 8007ab0:	f300 808c 	bgt.w	8007bcc <_strtod_l+0x854>
 8007ab4:	9b08      	ldr	r3, [sp, #32]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	dd08      	ble.n	8007acc <_strtod_l+0x754>
 8007aba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007abc:	9905      	ldr	r1, [sp, #20]
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f7ff f990 	bl	8006de4 <__pow5mult>
 8007ac4:	9005      	str	r0, [sp, #20]
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	f43f ae9a 	beq.w	8007800 <_strtod_l+0x488>
 8007acc:	2f00      	cmp	r7, #0
 8007ace:	dd08      	ble.n	8007ae2 <_strtod_l+0x76a>
 8007ad0:	9905      	ldr	r1, [sp, #20]
 8007ad2:	463a      	mov	r2, r7
 8007ad4:	4620      	mov	r0, r4
 8007ad6:	f7ff f9df 	bl	8006e98 <__lshift>
 8007ada:	9005      	str	r0, [sp, #20]
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f43f ae8f 	beq.w	8007800 <_strtod_l+0x488>
 8007ae2:	f1ba 0f00 	cmp.w	sl, #0
 8007ae6:	dd08      	ble.n	8007afa <_strtod_l+0x782>
 8007ae8:	4659      	mov	r1, fp
 8007aea:	4652      	mov	r2, sl
 8007aec:	4620      	mov	r0, r4
 8007aee:	f7ff f9d3 	bl	8006e98 <__lshift>
 8007af2:	4683      	mov	fp, r0
 8007af4:	2800      	cmp	r0, #0
 8007af6:	f43f ae83 	beq.w	8007800 <_strtod_l+0x488>
 8007afa:	9a05      	ldr	r2, [sp, #20]
 8007afc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007afe:	4620      	mov	r0, r4
 8007b00:	f7ff fa52 	bl	8006fa8 <__mdiff>
 8007b04:	4605      	mov	r5, r0
 8007b06:	2800      	cmp	r0, #0
 8007b08:	f43f ae7a 	beq.w	8007800 <_strtod_l+0x488>
 8007b0c:	68c3      	ldr	r3, [r0, #12]
 8007b0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b10:	2300      	movs	r3, #0
 8007b12:	60c3      	str	r3, [r0, #12]
 8007b14:	4659      	mov	r1, fp
 8007b16:	f7ff fa2b 	bl	8006f70 <__mcmp>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	da60      	bge.n	8007be0 <_strtod_l+0x868>
 8007b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b20:	ea53 0308 	orrs.w	r3, r3, r8
 8007b24:	f040 8084 	bne.w	8007c30 <_strtod_l+0x8b8>
 8007b28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d17f      	bne.n	8007c30 <_strtod_l+0x8b8>
 8007b30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b34:	0d1b      	lsrs	r3, r3, #20
 8007b36:	051b      	lsls	r3, r3, #20
 8007b38:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b3c:	d978      	bls.n	8007c30 <_strtod_l+0x8b8>
 8007b3e:	696b      	ldr	r3, [r5, #20]
 8007b40:	b913      	cbnz	r3, 8007b48 <_strtod_l+0x7d0>
 8007b42:	692b      	ldr	r3, [r5, #16]
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	dd73      	ble.n	8007c30 <_strtod_l+0x8b8>
 8007b48:	4629      	mov	r1, r5
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	f7ff f9a3 	bl	8006e98 <__lshift>
 8007b52:	4659      	mov	r1, fp
 8007b54:	4605      	mov	r5, r0
 8007b56:	f7ff fa0b 	bl	8006f70 <__mcmp>
 8007b5a:	2800      	cmp	r0, #0
 8007b5c:	dd68      	ble.n	8007c30 <_strtod_l+0x8b8>
 8007b5e:	9904      	ldr	r1, [sp, #16]
 8007b60:	4a54      	ldr	r2, [pc, #336]	; (8007cb4 <_strtod_l+0x93c>)
 8007b62:	464b      	mov	r3, r9
 8007b64:	2900      	cmp	r1, #0
 8007b66:	f000 8084 	beq.w	8007c72 <_strtod_l+0x8fa>
 8007b6a:	ea02 0109 	and.w	r1, r2, r9
 8007b6e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b72:	dc7e      	bgt.n	8007c72 <_strtod_l+0x8fa>
 8007b74:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b78:	f77f aeb3 	ble.w	80078e2 <_strtod_l+0x56a>
 8007b7c:	4b4e      	ldr	r3, [pc, #312]	; (8007cb8 <_strtod_l+0x940>)
 8007b7e:	4640      	mov	r0, r8
 8007b80:	4649      	mov	r1, r9
 8007b82:	2200      	movs	r2, #0
 8007b84:	f7f8 fd38 	bl	80005f8 <__aeabi_dmul>
 8007b88:	4b4a      	ldr	r3, [pc, #296]	; (8007cb4 <_strtod_l+0x93c>)
 8007b8a:	400b      	ands	r3, r1
 8007b8c:	4680      	mov	r8, r0
 8007b8e:	4689      	mov	r9, r1
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f47f ae3f 	bne.w	8007814 <_strtod_l+0x49c>
 8007b96:	2322      	movs	r3, #34	; 0x22
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	e63b      	b.n	8007814 <_strtod_l+0x49c>
 8007b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ba4:	ea03 0808 	and.w	r8, r3, r8
 8007ba8:	e6e8      	b.n	800797c <_strtod_l+0x604>
 8007baa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007bae:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007bb2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007bb6:	36e2      	adds	r6, #226	; 0xe2
 8007bb8:	fa01 f306 	lsl.w	r3, r1, r6
 8007bbc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007bc0:	e748      	b.n	8007a54 <_strtod_l+0x6dc>
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007bca:	e743      	b.n	8007a54 <_strtod_l+0x6dc>
 8007bcc:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007bce:	4632      	mov	r2, r6
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f7ff f961 	bl	8006e98 <__lshift>
 8007bd6:	9016      	str	r0, [sp, #88]	; 0x58
 8007bd8:	2800      	cmp	r0, #0
 8007bda:	f47f af6b 	bne.w	8007ab4 <_strtod_l+0x73c>
 8007bde:	e60f      	b.n	8007800 <_strtod_l+0x488>
 8007be0:	46ca      	mov	sl, r9
 8007be2:	d171      	bne.n	8007cc8 <_strtod_l+0x950>
 8007be4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007be6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bea:	b352      	cbz	r2, 8007c42 <_strtod_l+0x8ca>
 8007bec:	4a33      	ldr	r2, [pc, #204]	; (8007cbc <_strtod_l+0x944>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d12a      	bne.n	8007c48 <_strtod_l+0x8d0>
 8007bf2:	9b04      	ldr	r3, [sp, #16]
 8007bf4:	4641      	mov	r1, r8
 8007bf6:	b1fb      	cbz	r3, 8007c38 <_strtod_l+0x8c0>
 8007bf8:	4b2e      	ldr	r3, [pc, #184]	; (8007cb4 <_strtod_l+0x93c>)
 8007bfa:	ea09 0303 	and.w	r3, r9, r3
 8007bfe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c02:	f04f 32ff 	mov.w	r2, #4294967295
 8007c06:	d81a      	bhi.n	8007c3e <_strtod_l+0x8c6>
 8007c08:	0d1b      	lsrs	r3, r3, #20
 8007c0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c12:	4299      	cmp	r1, r3
 8007c14:	d118      	bne.n	8007c48 <_strtod_l+0x8d0>
 8007c16:	4b2a      	ldr	r3, [pc, #168]	; (8007cc0 <_strtod_l+0x948>)
 8007c18:	459a      	cmp	sl, r3
 8007c1a:	d102      	bne.n	8007c22 <_strtod_l+0x8aa>
 8007c1c:	3101      	adds	r1, #1
 8007c1e:	f43f adef 	beq.w	8007800 <_strtod_l+0x488>
 8007c22:	4b24      	ldr	r3, [pc, #144]	; (8007cb4 <_strtod_l+0x93c>)
 8007c24:	ea0a 0303 	and.w	r3, sl, r3
 8007c28:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007c2c:	f04f 0800 	mov.w	r8, #0
 8007c30:	9b04      	ldr	r3, [sp, #16]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1a2      	bne.n	8007b7c <_strtod_l+0x804>
 8007c36:	e5ed      	b.n	8007814 <_strtod_l+0x49c>
 8007c38:	f04f 33ff 	mov.w	r3, #4294967295
 8007c3c:	e7e9      	b.n	8007c12 <_strtod_l+0x89a>
 8007c3e:	4613      	mov	r3, r2
 8007c40:	e7e7      	b.n	8007c12 <_strtod_l+0x89a>
 8007c42:	ea53 0308 	orrs.w	r3, r3, r8
 8007c46:	d08a      	beq.n	8007b5e <_strtod_l+0x7e6>
 8007c48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c4a:	b1e3      	cbz	r3, 8007c86 <_strtod_l+0x90e>
 8007c4c:	ea13 0f0a 	tst.w	r3, sl
 8007c50:	d0ee      	beq.n	8007c30 <_strtod_l+0x8b8>
 8007c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c54:	9a04      	ldr	r2, [sp, #16]
 8007c56:	4640      	mov	r0, r8
 8007c58:	4649      	mov	r1, r9
 8007c5a:	b1c3      	cbz	r3, 8007c8e <_strtod_l+0x916>
 8007c5c:	f7ff fb6f 	bl	800733e <sulp>
 8007c60:	4602      	mov	r2, r0
 8007c62:	460b      	mov	r3, r1
 8007c64:	ec51 0b18 	vmov	r0, r1, d8
 8007c68:	f7f8 fb10 	bl	800028c <__adddf3>
 8007c6c:	4680      	mov	r8, r0
 8007c6e:	4689      	mov	r9, r1
 8007c70:	e7de      	b.n	8007c30 <_strtod_l+0x8b8>
 8007c72:	4013      	ands	r3, r2
 8007c74:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c78:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007c7c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007c80:	f04f 38ff 	mov.w	r8, #4294967295
 8007c84:	e7d4      	b.n	8007c30 <_strtod_l+0x8b8>
 8007c86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c88:	ea13 0f08 	tst.w	r3, r8
 8007c8c:	e7e0      	b.n	8007c50 <_strtod_l+0x8d8>
 8007c8e:	f7ff fb56 	bl	800733e <sulp>
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	ec51 0b18 	vmov	r0, r1, d8
 8007c9a:	f7f8 faf5 	bl	8000288 <__aeabi_dsub>
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	4680      	mov	r8, r0
 8007ca4:	4689      	mov	r9, r1
 8007ca6:	f7f8 ff0f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007caa:	2800      	cmp	r0, #0
 8007cac:	d0c0      	beq.n	8007c30 <_strtod_l+0x8b8>
 8007cae:	e618      	b.n	80078e2 <_strtod_l+0x56a>
 8007cb0:	fffffc02 	.word	0xfffffc02
 8007cb4:	7ff00000 	.word	0x7ff00000
 8007cb8:	39500000 	.word	0x39500000
 8007cbc:	000fffff 	.word	0x000fffff
 8007cc0:	7fefffff 	.word	0x7fefffff
 8007cc4:	080094f0 	.word	0x080094f0
 8007cc8:	4659      	mov	r1, fp
 8007cca:	4628      	mov	r0, r5
 8007ccc:	f7ff fac0 	bl	8007250 <__ratio>
 8007cd0:	ec57 6b10 	vmov	r6, r7, d0
 8007cd4:	ee10 0a10 	vmov	r0, s0
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007cde:	4639      	mov	r1, r7
 8007ce0:	f7f8 ff06 	bl	8000af0 <__aeabi_dcmple>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d071      	beq.n	8007dcc <_strtod_l+0xa54>
 8007ce8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d17c      	bne.n	8007de8 <_strtod_l+0xa70>
 8007cee:	f1b8 0f00 	cmp.w	r8, #0
 8007cf2:	d15a      	bne.n	8007daa <_strtod_l+0xa32>
 8007cf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d15d      	bne.n	8007db8 <_strtod_l+0xa40>
 8007cfc:	4b90      	ldr	r3, [pc, #576]	; (8007f40 <_strtod_l+0xbc8>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	4630      	mov	r0, r6
 8007d02:	4639      	mov	r1, r7
 8007d04:	f7f8 feea 	bl	8000adc <__aeabi_dcmplt>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d15c      	bne.n	8007dc6 <_strtod_l+0xa4e>
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	4639      	mov	r1, r7
 8007d10:	4b8c      	ldr	r3, [pc, #560]	; (8007f44 <_strtod_l+0xbcc>)
 8007d12:	2200      	movs	r2, #0
 8007d14:	f7f8 fc70 	bl	80005f8 <__aeabi_dmul>
 8007d18:	4606      	mov	r6, r0
 8007d1a:	460f      	mov	r7, r1
 8007d1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007d20:	9606      	str	r6, [sp, #24]
 8007d22:	9307      	str	r3, [sp, #28]
 8007d24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007d2c:	4b86      	ldr	r3, [pc, #536]	; (8007f48 <_strtod_l+0xbd0>)
 8007d2e:	ea0a 0303 	and.w	r3, sl, r3
 8007d32:	930d      	str	r3, [sp, #52]	; 0x34
 8007d34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d36:	4b85      	ldr	r3, [pc, #532]	; (8007f4c <_strtod_l+0xbd4>)
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	f040 8090 	bne.w	8007e5e <_strtod_l+0xae6>
 8007d3e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007d42:	ec49 8b10 	vmov	d0, r8, r9
 8007d46:	f7ff f9b9 	bl	80070bc <__ulp>
 8007d4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d4e:	ec51 0b10 	vmov	r0, r1, d0
 8007d52:	f7f8 fc51 	bl	80005f8 <__aeabi_dmul>
 8007d56:	4642      	mov	r2, r8
 8007d58:	464b      	mov	r3, r9
 8007d5a:	f7f8 fa97 	bl	800028c <__adddf3>
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4979      	ldr	r1, [pc, #484]	; (8007f48 <_strtod_l+0xbd0>)
 8007d62:	4a7b      	ldr	r2, [pc, #492]	; (8007f50 <_strtod_l+0xbd8>)
 8007d64:	4019      	ands	r1, r3
 8007d66:	4291      	cmp	r1, r2
 8007d68:	4680      	mov	r8, r0
 8007d6a:	d944      	bls.n	8007df6 <_strtod_l+0xa7e>
 8007d6c:	ee18 2a90 	vmov	r2, s17
 8007d70:	4b78      	ldr	r3, [pc, #480]	; (8007f54 <_strtod_l+0xbdc>)
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d104      	bne.n	8007d80 <_strtod_l+0xa08>
 8007d76:	ee18 3a10 	vmov	r3, s16
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	f43f ad40 	beq.w	8007800 <_strtod_l+0x488>
 8007d80:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007f54 <_strtod_l+0xbdc>
 8007d84:	f04f 38ff 	mov.w	r8, #4294967295
 8007d88:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f7fe fe6a 	bl	8006a64 <_Bfree>
 8007d90:	9905      	ldr	r1, [sp, #20]
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7fe fe66 	bl	8006a64 <_Bfree>
 8007d98:	4659      	mov	r1, fp
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f7fe fe62 	bl	8006a64 <_Bfree>
 8007da0:	4629      	mov	r1, r5
 8007da2:	4620      	mov	r0, r4
 8007da4:	f7fe fe5e 	bl	8006a64 <_Bfree>
 8007da8:	e609      	b.n	80079be <_strtod_l+0x646>
 8007daa:	f1b8 0f01 	cmp.w	r8, #1
 8007dae:	d103      	bne.n	8007db8 <_strtod_l+0xa40>
 8007db0:	f1b9 0f00 	cmp.w	r9, #0
 8007db4:	f43f ad95 	beq.w	80078e2 <_strtod_l+0x56a>
 8007db8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007f10 <_strtod_l+0xb98>
 8007dbc:	4f60      	ldr	r7, [pc, #384]	; (8007f40 <_strtod_l+0xbc8>)
 8007dbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007dc2:	2600      	movs	r6, #0
 8007dc4:	e7ae      	b.n	8007d24 <_strtod_l+0x9ac>
 8007dc6:	4f5f      	ldr	r7, [pc, #380]	; (8007f44 <_strtod_l+0xbcc>)
 8007dc8:	2600      	movs	r6, #0
 8007dca:	e7a7      	b.n	8007d1c <_strtod_l+0x9a4>
 8007dcc:	4b5d      	ldr	r3, [pc, #372]	; (8007f44 <_strtod_l+0xbcc>)
 8007dce:	4630      	mov	r0, r6
 8007dd0:	4639      	mov	r1, r7
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f7f8 fc10 	bl	80005f8 <__aeabi_dmul>
 8007dd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dda:	4606      	mov	r6, r0
 8007ddc:	460f      	mov	r7, r1
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d09c      	beq.n	8007d1c <_strtod_l+0x9a4>
 8007de2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007de6:	e79d      	b.n	8007d24 <_strtod_l+0x9ac>
 8007de8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007f18 <_strtod_l+0xba0>
 8007dec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007df0:	ec57 6b17 	vmov	r6, r7, d7
 8007df4:	e796      	b.n	8007d24 <_strtod_l+0x9ac>
 8007df6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007dfa:	9b04      	ldr	r3, [sp, #16]
 8007dfc:	46ca      	mov	sl, r9
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1c2      	bne.n	8007d88 <_strtod_l+0xa10>
 8007e02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e08:	0d1b      	lsrs	r3, r3, #20
 8007e0a:	051b      	lsls	r3, r3, #20
 8007e0c:	429a      	cmp	r2, r3
 8007e0e:	d1bb      	bne.n	8007d88 <_strtod_l+0xa10>
 8007e10:	4630      	mov	r0, r6
 8007e12:	4639      	mov	r1, r7
 8007e14:	f7f8 ff38 	bl	8000c88 <__aeabi_d2lz>
 8007e18:	f7f8 fbc0 	bl	800059c <__aeabi_l2d>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	4630      	mov	r0, r6
 8007e22:	4639      	mov	r1, r7
 8007e24:	f7f8 fa30 	bl	8000288 <__aeabi_dsub>
 8007e28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e2a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e2e:	ea43 0308 	orr.w	r3, r3, r8
 8007e32:	4313      	orrs	r3, r2
 8007e34:	4606      	mov	r6, r0
 8007e36:	460f      	mov	r7, r1
 8007e38:	d054      	beq.n	8007ee4 <_strtod_l+0xb6c>
 8007e3a:	a339      	add	r3, pc, #228	; (adr r3, 8007f20 <_strtod_l+0xba8>)
 8007e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e40:	f7f8 fe4c 	bl	8000adc <__aeabi_dcmplt>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	f47f ace5 	bne.w	8007814 <_strtod_l+0x49c>
 8007e4a:	a337      	add	r3, pc, #220	; (adr r3, 8007f28 <_strtod_l+0xbb0>)
 8007e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e50:	4630      	mov	r0, r6
 8007e52:	4639      	mov	r1, r7
 8007e54:	f7f8 fe60 	bl	8000b18 <__aeabi_dcmpgt>
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	d095      	beq.n	8007d88 <_strtod_l+0xa10>
 8007e5c:	e4da      	b.n	8007814 <_strtod_l+0x49c>
 8007e5e:	9b04      	ldr	r3, [sp, #16]
 8007e60:	b333      	cbz	r3, 8007eb0 <_strtod_l+0xb38>
 8007e62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e64:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e68:	d822      	bhi.n	8007eb0 <_strtod_l+0xb38>
 8007e6a:	a331      	add	r3, pc, #196	; (adr r3, 8007f30 <_strtod_l+0xbb8>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	4630      	mov	r0, r6
 8007e72:	4639      	mov	r1, r7
 8007e74:	f7f8 fe3c 	bl	8000af0 <__aeabi_dcmple>
 8007e78:	b1a0      	cbz	r0, 8007ea4 <_strtod_l+0xb2c>
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	4630      	mov	r0, r6
 8007e7e:	f7f8 fe93 	bl	8000ba8 <__aeabi_d2uiz>
 8007e82:	2801      	cmp	r0, #1
 8007e84:	bf38      	it	cc
 8007e86:	2001      	movcc	r0, #1
 8007e88:	f7f8 fb3c 	bl	8000504 <__aeabi_ui2d>
 8007e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e8e:	4606      	mov	r6, r0
 8007e90:	460f      	mov	r7, r1
 8007e92:	bb23      	cbnz	r3, 8007ede <_strtod_l+0xb66>
 8007e94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e98:	9010      	str	r0, [sp, #64]	; 0x40
 8007e9a:	9311      	str	r3, [sp, #68]	; 0x44
 8007e9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007ea0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007ea4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ea6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ea8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007eac:	1a9b      	subs	r3, r3, r2
 8007eae:	930f      	str	r3, [sp, #60]	; 0x3c
 8007eb0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007eb4:	eeb0 0a48 	vmov.f32	s0, s16
 8007eb8:	eef0 0a68 	vmov.f32	s1, s17
 8007ebc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007ec0:	f7ff f8fc 	bl	80070bc <__ulp>
 8007ec4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007ec8:	ec53 2b10 	vmov	r2, r3, d0
 8007ecc:	f7f8 fb94 	bl	80005f8 <__aeabi_dmul>
 8007ed0:	ec53 2b18 	vmov	r2, r3, d8
 8007ed4:	f7f8 f9da 	bl	800028c <__adddf3>
 8007ed8:	4680      	mov	r8, r0
 8007eda:	4689      	mov	r9, r1
 8007edc:	e78d      	b.n	8007dfa <_strtod_l+0xa82>
 8007ede:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007ee2:	e7db      	b.n	8007e9c <_strtod_l+0xb24>
 8007ee4:	a314      	add	r3, pc, #80	; (adr r3, 8007f38 <_strtod_l+0xbc0>)
 8007ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eea:	f7f8 fdf7 	bl	8000adc <__aeabi_dcmplt>
 8007eee:	e7b3      	b.n	8007e58 <_strtod_l+0xae0>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ef4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ef6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ef8:	6013      	str	r3, [r2, #0]
 8007efa:	f7ff ba7c 	b.w	80073f6 <_strtod_l+0x7e>
 8007efe:	2a65      	cmp	r2, #101	; 0x65
 8007f00:	f43f ab75 	beq.w	80075ee <_strtod_l+0x276>
 8007f04:	2a45      	cmp	r2, #69	; 0x45
 8007f06:	f43f ab72 	beq.w	80075ee <_strtod_l+0x276>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f7ff bbaa 	b.w	8007664 <_strtod_l+0x2ec>
 8007f10:	00000000 	.word	0x00000000
 8007f14:	bff00000 	.word	0xbff00000
 8007f18:	00000000 	.word	0x00000000
 8007f1c:	3ff00000 	.word	0x3ff00000
 8007f20:	94a03595 	.word	0x94a03595
 8007f24:	3fdfffff 	.word	0x3fdfffff
 8007f28:	35afe535 	.word	0x35afe535
 8007f2c:	3fe00000 	.word	0x3fe00000
 8007f30:	ffc00000 	.word	0xffc00000
 8007f34:	41dfffff 	.word	0x41dfffff
 8007f38:	94a03595 	.word	0x94a03595
 8007f3c:	3fcfffff 	.word	0x3fcfffff
 8007f40:	3ff00000 	.word	0x3ff00000
 8007f44:	3fe00000 	.word	0x3fe00000
 8007f48:	7ff00000 	.word	0x7ff00000
 8007f4c:	7fe00000 	.word	0x7fe00000
 8007f50:	7c9fffff 	.word	0x7c9fffff
 8007f54:	7fefffff 	.word	0x7fefffff

08007f58 <_strtod_r>:
 8007f58:	4b01      	ldr	r3, [pc, #4]	; (8007f60 <_strtod_r+0x8>)
 8007f5a:	f7ff ba0d 	b.w	8007378 <_strtod_l>
 8007f5e:	bf00      	nop
 8007f60:	20000068 	.word	0x20000068

08007f64 <_strtol_l.constprop.0>:
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f6a:	d001      	beq.n	8007f70 <_strtol_l.constprop.0+0xc>
 8007f6c:	2b24      	cmp	r3, #36	; 0x24
 8007f6e:	d906      	bls.n	8007f7e <_strtol_l.constprop.0+0x1a>
 8007f70:	f7fd fd8a 	bl	8005a88 <__errno>
 8007f74:	2316      	movs	r3, #22
 8007f76:	6003      	str	r3, [r0, #0]
 8007f78:	2000      	movs	r0, #0
 8007f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f7e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008064 <_strtol_l.constprop.0+0x100>
 8007f82:	460d      	mov	r5, r1
 8007f84:	462e      	mov	r6, r5
 8007f86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f8a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007f8e:	f017 0708 	ands.w	r7, r7, #8
 8007f92:	d1f7      	bne.n	8007f84 <_strtol_l.constprop.0+0x20>
 8007f94:	2c2d      	cmp	r4, #45	; 0x2d
 8007f96:	d132      	bne.n	8007ffe <_strtol_l.constprop.0+0x9a>
 8007f98:	782c      	ldrb	r4, [r5, #0]
 8007f9a:	2701      	movs	r7, #1
 8007f9c:	1cb5      	adds	r5, r6, #2
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d05b      	beq.n	800805a <_strtol_l.constprop.0+0xf6>
 8007fa2:	2b10      	cmp	r3, #16
 8007fa4:	d109      	bne.n	8007fba <_strtol_l.constprop.0+0x56>
 8007fa6:	2c30      	cmp	r4, #48	; 0x30
 8007fa8:	d107      	bne.n	8007fba <_strtol_l.constprop.0+0x56>
 8007faa:	782c      	ldrb	r4, [r5, #0]
 8007fac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007fb0:	2c58      	cmp	r4, #88	; 0x58
 8007fb2:	d14d      	bne.n	8008050 <_strtol_l.constprop.0+0xec>
 8007fb4:	786c      	ldrb	r4, [r5, #1]
 8007fb6:	2310      	movs	r3, #16
 8007fb8:	3502      	adds	r5, #2
 8007fba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007fbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8007fc2:	f04f 0e00 	mov.w	lr, #0
 8007fc6:	fbb8 f9f3 	udiv	r9, r8, r3
 8007fca:	4676      	mov	r6, lr
 8007fcc:	fb03 8a19 	mls	sl, r3, r9, r8
 8007fd0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007fd4:	f1bc 0f09 	cmp.w	ip, #9
 8007fd8:	d816      	bhi.n	8008008 <_strtol_l.constprop.0+0xa4>
 8007fda:	4664      	mov	r4, ip
 8007fdc:	42a3      	cmp	r3, r4
 8007fde:	dd24      	ble.n	800802a <_strtol_l.constprop.0+0xc6>
 8007fe0:	f1be 3fff 	cmp.w	lr, #4294967295
 8007fe4:	d008      	beq.n	8007ff8 <_strtol_l.constprop.0+0x94>
 8007fe6:	45b1      	cmp	r9, r6
 8007fe8:	d31c      	bcc.n	8008024 <_strtol_l.constprop.0+0xc0>
 8007fea:	d101      	bne.n	8007ff0 <_strtol_l.constprop.0+0x8c>
 8007fec:	45a2      	cmp	sl, r4
 8007fee:	db19      	blt.n	8008024 <_strtol_l.constprop.0+0xc0>
 8007ff0:	fb06 4603 	mla	r6, r6, r3, r4
 8007ff4:	f04f 0e01 	mov.w	lr, #1
 8007ff8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ffc:	e7e8      	b.n	8007fd0 <_strtol_l.constprop.0+0x6c>
 8007ffe:	2c2b      	cmp	r4, #43	; 0x2b
 8008000:	bf04      	itt	eq
 8008002:	782c      	ldrbeq	r4, [r5, #0]
 8008004:	1cb5      	addeq	r5, r6, #2
 8008006:	e7ca      	b.n	8007f9e <_strtol_l.constprop.0+0x3a>
 8008008:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800800c:	f1bc 0f19 	cmp.w	ip, #25
 8008010:	d801      	bhi.n	8008016 <_strtol_l.constprop.0+0xb2>
 8008012:	3c37      	subs	r4, #55	; 0x37
 8008014:	e7e2      	b.n	8007fdc <_strtol_l.constprop.0+0x78>
 8008016:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800801a:	f1bc 0f19 	cmp.w	ip, #25
 800801e:	d804      	bhi.n	800802a <_strtol_l.constprop.0+0xc6>
 8008020:	3c57      	subs	r4, #87	; 0x57
 8008022:	e7db      	b.n	8007fdc <_strtol_l.constprop.0+0x78>
 8008024:	f04f 3eff 	mov.w	lr, #4294967295
 8008028:	e7e6      	b.n	8007ff8 <_strtol_l.constprop.0+0x94>
 800802a:	f1be 3fff 	cmp.w	lr, #4294967295
 800802e:	d105      	bne.n	800803c <_strtol_l.constprop.0+0xd8>
 8008030:	2322      	movs	r3, #34	; 0x22
 8008032:	6003      	str	r3, [r0, #0]
 8008034:	4646      	mov	r6, r8
 8008036:	b942      	cbnz	r2, 800804a <_strtol_l.constprop.0+0xe6>
 8008038:	4630      	mov	r0, r6
 800803a:	e79e      	b.n	8007f7a <_strtol_l.constprop.0+0x16>
 800803c:	b107      	cbz	r7, 8008040 <_strtol_l.constprop.0+0xdc>
 800803e:	4276      	negs	r6, r6
 8008040:	2a00      	cmp	r2, #0
 8008042:	d0f9      	beq.n	8008038 <_strtol_l.constprop.0+0xd4>
 8008044:	f1be 0f00 	cmp.w	lr, #0
 8008048:	d000      	beq.n	800804c <_strtol_l.constprop.0+0xe8>
 800804a:	1e69      	subs	r1, r5, #1
 800804c:	6011      	str	r1, [r2, #0]
 800804e:	e7f3      	b.n	8008038 <_strtol_l.constprop.0+0xd4>
 8008050:	2430      	movs	r4, #48	; 0x30
 8008052:	2b00      	cmp	r3, #0
 8008054:	d1b1      	bne.n	8007fba <_strtol_l.constprop.0+0x56>
 8008056:	2308      	movs	r3, #8
 8008058:	e7af      	b.n	8007fba <_strtol_l.constprop.0+0x56>
 800805a:	2c30      	cmp	r4, #48	; 0x30
 800805c:	d0a5      	beq.n	8007faa <_strtol_l.constprop.0+0x46>
 800805e:	230a      	movs	r3, #10
 8008060:	e7ab      	b.n	8007fba <_strtol_l.constprop.0+0x56>
 8008062:	bf00      	nop
 8008064:	08009519 	.word	0x08009519

08008068 <_strtol_r>:
 8008068:	f7ff bf7c 	b.w	8007f64 <_strtol_l.constprop.0>

0800806c <__ssputs_r>:
 800806c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008070:	688e      	ldr	r6, [r1, #8]
 8008072:	461f      	mov	r7, r3
 8008074:	42be      	cmp	r6, r7
 8008076:	680b      	ldr	r3, [r1, #0]
 8008078:	4682      	mov	sl, r0
 800807a:	460c      	mov	r4, r1
 800807c:	4690      	mov	r8, r2
 800807e:	d82c      	bhi.n	80080da <__ssputs_r+0x6e>
 8008080:	898a      	ldrh	r2, [r1, #12]
 8008082:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008086:	d026      	beq.n	80080d6 <__ssputs_r+0x6a>
 8008088:	6965      	ldr	r5, [r4, #20]
 800808a:	6909      	ldr	r1, [r1, #16]
 800808c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008090:	eba3 0901 	sub.w	r9, r3, r1
 8008094:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008098:	1c7b      	adds	r3, r7, #1
 800809a:	444b      	add	r3, r9
 800809c:	106d      	asrs	r5, r5, #1
 800809e:	429d      	cmp	r5, r3
 80080a0:	bf38      	it	cc
 80080a2:	461d      	movcc	r5, r3
 80080a4:	0553      	lsls	r3, r2, #21
 80080a6:	d527      	bpl.n	80080f8 <__ssputs_r+0x8c>
 80080a8:	4629      	mov	r1, r5
 80080aa:	f7fe fc0f 	bl	80068cc <_malloc_r>
 80080ae:	4606      	mov	r6, r0
 80080b0:	b360      	cbz	r0, 800810c <__ssputs_r+0xa0>
 80080b2:	6921      	ldr	r1, [r4, #16]
 80080b4:	464a      	mov	r2, r9
 80080b6:	f000 fa1b 	bl	80084f0 <memcpy>
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080c4:	81a3      	strh	r3, [r4, #12]
 80080c6:	6126      	str	r6, [r4, #16]
 80080c8:	6165      	str	r5, [r4, #20]
 80080ca:	444e      	add	r6, r9
 80080cc:	eba5 0509 	sub.w	r5, r5, r9
 80080d0:	6026      	str	r6, [r4, #0]
 80080d2:	60a5      	str	r5, [r4, #8]
 80080d4:	463e      	mov	r6, r7
 80080d6:	42be      	cmp	r6, r7
 80080d8:	d900      	bls.n	80080dc <__ssputs_r+0x70>
 80080da:	463e      	mov	r6, r7
 80080dc:	6820      	ldr	r0, [r4, #0]
 80080de:	4632      	mov	r2, r6
 80080e0:	4641      	mov	r1, r8
 80080e2:	f000 f9c9 	bl	8008478 <memmove>
 80080e6:	68a3      	ldr	r3, [r4, #8]
 80080e8:	1b9b      	subs	r3, r3, r6
 80080ea:	60a3      	str	r3, [r4, #8]
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	4433      	add	r3, r6
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	2000      	movs	r0, #0
 80080f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f8:	462a      	mov	r2, r5
 80080fa:	f000 fdae 	bl	8008c5a <_realloc_r>
 80080fe:	4606      	mov	r6, r0
 8008100:	2800      	cmp	r0, #0
 8008102:	d1e0      	bne.n	80080c6 <__ssputs_r+0x5a>
 8008104:	6921      	ldr	r1, [r4, #16]
 8008106:	4650      	mov	r0, sl
 8008108:	f7fe fb6c 	bl	80067e4 <_free_r>
 800810c:	230c      	movs	r3, #12
 800810e:	f8ca 3000 	str.w	r3, [sl]
 8008112:	89a3      	ldrh	r3, [r4, #12]
 8008114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008118:	81a3      	strh	r3, [r4, #12]
 800811a:	f04f 30ff 	mov.w	r0, #4294967295
 800811e:	e7e9      	b.n	80080f4 <__ssputs_r+0x88>

08008120 <_svfiprintf_r>:
 8008120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008124:	4698      	mov	r8, r3
 8008126:	898b      	ldrh	r3, [r1, #12]
 8008128:	061b      	lsls	r3, r3, #24
 800812a:	b09d      	sub	sp, #116	; 0x74
 800812c:	4607      	mov	r7, r0
 800812e:	460d      	mov	r5, r1
 8008130:	4614      	mov	r4, r2
 8008132:	d50e      	bpl.n	8008152 <_svfiprintf_r+0x32>
 8008134:	690b      	ldr	r3, [r1, #16]
 8008136:	b963      	cbnz	r3, 8008152 <_svfiprintf_r+0x32>
 8008138:	2140      	movs	r1, #64	; 0x40
 800813a:	f7fe fbc7 	bl	80068cc <_malloc_r>
 800813e:	6028      	str	r0, [r5, #0]
 8008140:	6128      	str	r0, [r5, #16]
 8008142:	b920      	cbnz	r0, 800814e <_svfiprintf_r+0x2e>
 8008144:	230c      	movs	r3, #12
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	f04f 30ff 	mov.w	r0, #4294967295
 800814c:	e0d0      	b.n	80082f0 <_svfiprintf_r+0x1d0>
 800814e:	2340      	movs	r3, #64	; 0x40
 8008150:	616b      	str	r3, [r5, #20]
 8008152:	2300      	movs	r3, #0
 8008154:	9309      	str	r3, [sp, #36]	; 0x24
 8008156:	2320      	movs	r3, #32
 8008158:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800815c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008160:	2330      	movs	r3, #48	; 0x30
 8008162:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008308 <_svfiprintf_r+0x1e8>
 8008166:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800816a:	f04f 0901 	mov.w	r9, #1
 800816e:	4623      	mov	r3, r4
 8008170:	469a      	mov	sl, r3
 8008172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008176:	b10a      	cbz	r2, 800817c <_svfiprintf_r+0x5c>
 8008178:	2a25      	cmp	r2, #37	; 0x25
 800817a:	d1f9      	bne.n	8008170 <_svfiprintf_r+0x50>
 800817c:	ebba 0b04 	subs.w	fp, sl, r4
 8008180:	d00b      	beq.n	800819a <_svfiprintf_r+0x7a>
 8008182:	465b      	mov	r3, fp
 8008184:	4622      	mov	r2, r4
 8008186:	4629      	mov	r1, r5
 8008188:	4638      	mov	r0, r7
 800818a:	f7ff ff6f 	bl	800806c <__ssputs_r>
 800818e:	3001      	adds	r0, #1
 8008190:	f000 80a9 	beq.w	80082e6 <_svfiprintf_r+0x1c6>
 8008194:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008196:	445a      	add	r2, fp
 8008198:	9209      	str	r2, [sp, #36]	; 0x24
 800819a:	f89a 3000 	ldrb.w	r3, [sl]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 80a1 	beq.w	80082e6 <_svfiprintf_r+0x1c6>
 80081a4:	2300      	movs	r3, #0
 80081a6:	f04f 32ff 	mov.w	r2, #4294967295
 80081aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081ae:	f10a 0a01 	add.w	sl, sl, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	9307      	str	r3, [sp, #28]
 80081b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081ba:	931a      	str	r3, [sp, #104]	; 0x68
 80081bc:	4654      	mov	r4, sl
 80081be:	2205      	movs	r2, #5
 80081c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081c4:	4850      	ldr	r0, [pc, #320]	; (8008308 <_svfiprintf_r+0x1e8>)
 80081c6:	f7f8 f803 	bl	80001d0 <memchr>
 80081ca:	9a04      	ldr	r2, [sp, #16]
 80081cc:	b9d8      	cbnz	r0, 8008206 <_svfiprintf_r+0xe6>
 80081ce:	06d0      	lsls	r0, r2, #27
 80081d0:	bf44      	itt	mi
 80081d2:	2320      	movmi	r3, #32
 80081d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081d8:	0711      	lsls	r1, r2, #28
 80081da:	bf44      	itt	mi
 80081dc:	232b      	movmi	r3, #43	; 0x2b
 80081de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081e2:	f89a 3000 	ldrb.w	r3, [sl]
 80081e6:	2b2a      	cmp	r3, #42	; 0x2a
 80081e8:	d015      	beq.n	8008216 <_svfiprintf_r+0xf6>
 80081ea:	9a07      	ldr	r2, [sp, #28]
 80081ec:	4654      	mov	r4, sl
 80081ee:	2000      	movs	r0, #0
 80081f0:	f04f 0c0a 	mov.w	ip, #10
 80081f4:	4621      	mov	r1, r4
 80081f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081fa:	3b30      	subs	r3, #48	; 0x30
 80081fc:	2b09      	cmp	r3, #9
 80081fe:	d94d      	bls.n	800829c <_svfiprintf_r+0x17c>
 8008200:	b1b0      	cbz	r0, 8008230 <_svfiprintf_r+0x110>
 8008202:	9207      	str	r2, [sp, #28]
 8008204:	e014      	b.n	8008230 <_svfiprintf_r+0x110>
 8008206:	eba0 0308 	sub.w	r3, r0, r8
 800820a:	fa09 f303 	lsl.w	r3, r9, r3
 800820e:	4313      	orrs	r3, r2
 8008210:	9304      	str	r3, [sp, #16]
 8008212:	46a2      	mov	sl, r4
 8008214:	e7d2      	b.n	80081bc <_svfiprintf_r+0x9c>
 8008216:	9b03      	ldr	r3, [sp, #12]
 8008218:	1d19      	adds	r1, r3, #4
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	9103      	str	r1, [sp, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	bfbb      	ittet	lt
 8008222:	425b      	neglt	r3, r3
 8008224:	f042 0202 	orrlt.w	r2, r2, #2
 8008228:	9307      	strge	r3, [sp, #28]
 800822a:	9307      	strlt	r3, [sp, #28]
 800822c:	bfb8      	it	lt
 800822e:	9204      	strlt	r2, [sp, #16]
 8008230:	7823      	ldrb	r3, [r4, #0]
 8008232:	2b2e      	cmp	r3, #46	; 0x2e
 8008234:	d10c      	bne.n	8008250 <_svfiprintf_r+0x130>
 8008236:	7863      	ldrb	r3, [r4, #1]
 8008238:	2b2a      	cmp	r3, #42	; 0x2a
 800823a:	d134      	bne.n	80082a6 <_svfiprintf_r+0x186>
 800823c:	9b03      	ldr	r3, [sp, #12]
 800823e:	1d1a      	adds	r2, r3, #4
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	9203      	str	r2, [sp, #12]
 8008244:	2b00      	cmp	r3, #0
 8008246:	bfb8      	it	lt
 8008248:	f04f 33ff 	movlt.w	r3, #4294967295
 800824c:	3402      	adds	r4, #2
 800824e:	9305      	str	r3, [sp, #20]
 8008250:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008318 <_svfiprintf_r+0x1f8>
 8008254:	7821      	ldrb	r1, [r4, #0]
 8008256:	2203      	movs	r2, #3
 8008258:	4650      	mov	r0, sl
 800825a:	f7f7 ffb9 	bl	80001d0 <memchr>
 800825e:	b138      	cbz	r0, 8008270 <_svfiprintf_r+0x150>
 8008260:	9b04      	ldr	r3, [sp, #16]
 8008262:	eba0 000a 	sub.w	r0, r0, sl
 8008266:	2240      	movs	r2, #64	; 0x40
 8008268:	4082      	lsls	r2, r0
 800826a:	4313      	orrs	r3, r2
 800826c:	3401      	adds	r4, #1
 800826e:	9304      	str	r3, [sp, #16]
 8008270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008274:	4825      	ldr	r0, [pc, #148]	; (800830c <_svfiprintf_r+0x1ec>)
 8008276:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800827a:	2206      	movs	r2, #6
 800827c:	f7f7 ffa8 	bl	80001d0 <memchr>
 8008280:	2800      	cmp	r0, #0
 8008282:	d038      	beq.n	80082f6 <_svfiprintf_r+0x1d6>
 8008284:	4b22      	ldr	r3, [pc, #136]	; (8008310 <_svfiprintf_r+0x1f0>)
 8008286:	bb1b      	cbnz	r3, 80082d0 <_svfiprintf_r+0x1b0>
 8008288:	9b03      	ldr	r3, [sp, #12]
 800828a:	3307      	adds	r3, #7
 800828c:	f023 0307 	bic.w	r3, r3, #7
 8008290:	3308      	adds	r3, #8
 8008292:	9303      	str	r3, [sp, #12]
 8008294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008296:	4433      	add	r3, r6
 8008298:	9309      	str	r3, [sp, #36]	; 0x24
 800829a:	e768      	b.n	800816e <_svfiprintf_r+0x4e>
 800829c:	fb0c 3202 	mla	r2, ip, r2, r3
 80082a0:	460c      	mov	r4, r1
 80082a2:	2001      	movs	r0, #1
 80082a4:	e7a6      	b.n	80081f4 <_svfiprintf_r+0xd4>
 80082a6:	2300      	movs	r3, #0
 80082a8:	3401      	adds	r4, #1
 80082aa:	9305      	str	r3, [sp, #20]
 80082ac:	4619      	mov	r1, r3
 80082ae:	f04f 0c0a 	mov.w	ip, #10
 80082b2:	4620      	mov	r0, r4
 80082b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082b8:	3a30      	subs	r2, #48	; 0x30
 80082ba:	2a09      	cmp	r2, #9
 80082bc:	d903      	bls.n	80082c6 <_svfiprintf_r+0x1a6>
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d0c6      	beq.n	8008250 <_svfiprintf_r+0x130>
 80082c2:	9105      	str	r1, [sp, #20]
 80082c4:	e7c4      	b.n	8008250 <_svfiprintf_r+0x130>
 80082c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ca:	4604      	mov	r4, r0
 80082cc:	2301      	movs	r3, #1
 80082ce:	e7f0      	b.n	80082b2 <_svfiprintf_r+0x192>
 80082d0:	ab03      	add	r3, sp, #12
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	462a      	mov	r2, r5
 80082d6:	4b0f      	ldr	r3, [pc, #60]	; (8008314 <_svfiprintf_r+0x1f4>)
 80082d8:	a904      	add	r1, sp, #16
 80082da:	4638      	mov	r0, r7
 80082dc:	f7fc fc86 	bl	8004bec <_printf_float>
 80082e0:	1c42      	adds	r2, r0, #1
 80082e2:	4606      	mov	r6, r0
 80082e4:	d1d6      	bne.n	8008294 <_svfiprintf_r+0x174>
 80082e6:	89ab      	ldrh	r3, [r5, #12]
 80082e8:	065b      	lsls	r3, r3, #25
 80082ea:	f53f af2d 	bmi.w	8008148 <_svfiprintf_r+0x28>
 80082ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082f0:	b01d      	add	sp, #116	; 0x74
 80082f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f6:	ab03      	add	r3, sp, #12
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	462a      	mov	r2, r5
 80082fc:	4b05      	ldr	r3, [pc, #20]	; (8008314 <_svfiprintf_r+0x1f4>)
 80082fe:	a904      	add	r1, sp, #16
 8008300:	4638      	mov	r0, r7
 8008302:	f7fc ff17 	bl	8005134 <_printf_i>
 8008306:	e7eb      	b.n	80082e0 <_svfiprintf_r+0x1c0>
 8008308:	08009619 	.word	0x08009619
 800830c:	08009623 	.word	0x08009623
 8008310:	08004bed 	.word	0x08004bed
 8008314:	0800806d 	.word	0x0800806d
 8008318:	0800961f 	.word	0x0800961f

0800831c <__sflush_r>:
 800831c:	898a      	ldrh	r2, [r1, #12]
 800831e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008322:	4605      	mov	r5, r0
 8008324:	0710      	lsls	r0, r2, #28
 8008326:	460c      	mov	r4, r1
 8008328:	d458      	bmi.n	80083dc <__sflush_r+0xc0>
 800832a:	684b      	ldr	r3, [r1, #4]
 800832c:	2b00      	cmp	r3, #0
 800832e:	dc05      	bgt.n	800833c <__sflush_r+0x20>
 8008330:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008332:	2b00      	cmp	r3, #0
 8008334:	dc02      	bgt.n	800833c <__sflush_r+0x20>
 8008336:	2000      	movs	r0, #0
 8008338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800833c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800833e:	2e00      	cmp	r6, #0
 8008340:	d0f9      	beq.n	8008336 <__sflush_r+0x1a>
 8008342:	2300      	movs	r3, #0
 8008344:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008348:	682f      	ldr	r7, [r5, #0]
 800834a:	6a21      	ldr	r1, [r4, #32]
 800834c:	602b      	str	r3, [r5, #0]
 800834e:	d032      	beq.n	80083b6 <__sflush_r+0x9a>
 8008350:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008352:	89a3      	ldrh	r3, [r4, #12]
 8008354:	075a      	lsls	r2, r3, #29
 8008356:	d505      	bpl.n	8008364 <__sflush_r+0x48>
 8008358:	6863      	ldr	r3, [r4, #4]
 800835a:	1ac0      	subs	r0, r0, r3
 800835c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800835e:	b10b      	cbz	r3, 8008364 <__sflush_r+0x48>
 8008360:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008362:	1ac0      	subs	r0, r0, r3
 8008364:	2300      	movs	r3, #0
 8008366:	4602      	mov	r2, r0
 8008368:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800836a:	6a21      	ldr	r1, [r4, #32]
 800836c:	4628      	mov	r0, r5
 800836e:	47b0      	blx	r6
 8008370:	1c43      	adds	r3, r0, #1
 8008372:	89a3      	ldrh	r3, [r4, #12]
 8008374:	d106      	bne.n	8008384 <__sflush_r+0x68>
 8008376:	6829      	ldr	r1, [r5, #0]
 8008378:	291d      	cmp	r1, #29
 800837a:	d82b      	bhi.n	80083d4 <__sflush_r+0xb8>
 800837c:	4a29      	ldr	r2, [pc, #164]	; (8008424 <__sflush_r+0x108>)
 800837e:	410a      	asrs	r2, r1
 8008380:	07d6      	lsls	r6, r2, #31
 8008382:	d427      	bmi.n	80083d4 <__sflush_r+0xb8>
 8008384:	2200      	movs	r2, #0
 8008386:	6062      	str	r2, [r4, #4]
 8008388:	04d9      	lsls	r1, r3, #19
 800838a:	6922      	ldr	r2, [r4, #16]
 800838c:	6022      	str	r2, [r4, #0]
 800838e:	d504      	bpl.n	800839a <__sflush_r+0x7e>
 8008390:	1c42      	adds	r2, r0, #1
 8008392:	d101      	bne.n	8008398 <__sflush_r+0x7c>
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	b903      	cbnz	r3, 800839a <__sflush_r+0x7e>
 8008398:	6560      	str	r0, [r4, #84]	; 0x54
 800839a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800839c:	602f      	str	r7, [r5, #0]
 800839e:	2900      	cmp	r1, #0
 80083a0:	d0c9      	beq.n	8008336 <__sflush_r+0x1a>
 80083a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083a6:	4299      	cmp	r1, r3
 80083a8:	d002      	beq.n	80083b0 <__sflush_r+0x94>
 80083aa:	4628      	mov	r0, r5
 80083ac:	f7fe fa1a 	bl	80067e4 <_free_r>
 80083b0:	2000      	movs	r0, #0
 80083b2:	6360      	str	r0, [r4, #52]	; 0x34
 80083b4:	e7c0      	b.n	8008338 <__sflush_r+0x1c>
 80083b6:	2301      	movs	r3, #1
 80083b8:	4628      	mov	r0, r5
 80083ba:	47b0      	blx	r6
 80083bc:	1c41      	adds	r1, r0, #1
 80083be:	d1c8      	bne.n	8008352 <__sflush_r+0x36>
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d0c5      	beq.n	8008352 <__sflush_r+0x36>
 80083c6:	2b1d      	cmp	r3, #29
 80083c8:	d001      	beq.n	80083ce <__sflush_r+0xb2>
 80083ca:	2b16      	cmp	r3, #22
 80083cc:	d101      	bne.n	80083d2 <__sflush_r+0xb6>
 80083ce:	602f      	str	r7, [r5, #0]
 80083d0:	e7b1      	b.n	8008336 <__sflush_r+0x1a>
 80083d2:	89a3      	ldrh	r3, [r4, #12]
 80083d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083d8:	81a3      	strh	r3, [r4, #12]
 80083da:	e7ad      	b.n	8008338 <__sflush_r+0x1c>
 80083dc:	690f      	ldr	r7, [r1, #16]
 80083de:	2f00      	cmp	r7, #0
 80083e0:	d0a9      	beq.n	8008336 <__sflush_r+0x1a>
 80083e2:	0793      	lsls	r3, r2, #30
 80083e4:	680e      	ldr	r6, [r1, #0]
 80083e6:	bf08      	it	eq
 80083e8:	694b      	ldreq	r3, [r1, #20]
 80083ea:	600f      	str	r7, [r1, #0]
 80083ec:	bf18      	it	ne
 80083ee:	2300      	movne	r3, #0
 80083f0:	eba6 0807 	sub.w	r8, r6, r7
 80083f4:	608b      	str	r3, [r1, #8]
 80083f6:	f1b8 0f00 	cmp.w	r8, #0
 80083fa:	dd9c      	ble.n	8008336 <__sflush_r+0x1a>
 80083fc:	6a21      	ldr	r1, [r4, #32]
 80083fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008400:	4643      	mov	r3, r8
 8008402:	463a      	mov	r2, r7
 8008404:	4628      	mov	r0, r5
 8008406:	47b0      	blx	r6
 8008408:	2800      	cmp	r0, #0
 800840a:	dc06      	bgt.n	800841a <__sflush_r+0xfe>
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	f04f 30ff 	mov.w	r0, #4294967295
 8008418:	e78e      	b.n	8008338 <__sflush_r+0x1c>
 800841a:	4407      	add	r7, r0
 800841c:	eba8 0800 	sub.w	r8, r8, r0
 8008420:	e7e9      	b.n	80083f6 <__sflush_r+0xda>
 8008422:	bf00      	nop
 8008424:	dfbffffe 	.word	0xdfbffffe

08008428 <_fflush_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	690b      	ldr	r3, [r1, #16]
 800842c:	4605      	mov	r5, r0
 800842e:	460c      	mov	r4, r1
 8008430:	b913      	cbnz	r3, 8008438 <_fflush_r+0x10>
 8008432:	2500      	movs	r5, #0
 8008434:	4628      	mov	r0, r5
 8008436:	bd38      	pop	{r3, r4, r5, pc}
 8008438:	b118      	cbz	r0, 8008442 <_fflush_r+0x1a>
 800843a:	6a03      	ldr	r3, [r0, #32]
 800843c:	b90b      	cbnz	r3, 8008442 <_fflush_r+0x1a>
 800843e:	f7fd fa37 	bl	80058b0 <__sinit>
 8008442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f3      	beq.n	8008432 <_fflush_r+0xa>
 800844a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800844c:	07d0      	lsls	r0, r2, #31
 800844e:	d404      	bmi.n	800845a <_fflush_r+0x32>
 8008450:	0599      	lsls	r1, r3, #22
 8008452:	d402      	bmi.n	800845a <_fflush_r+0x32>
 8008454:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008456:	f7fd fb42 	bl	8005ade <__retarget_lock_acquire_recursive>
 800845a:	4628      	mov	r0, r5
 800845c:	4621      	mov	r1, r4
 800845e:	f7ff ff5d 	bl	800831c <__sflush_r>
 8008462:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008464:	07da      	lsls	r2, r3, #31
 8008466:	4605      	mov	r5, r0
 8008468:	d4e4      	bmi.n	8008434 <_fflush_r+0xc>
 800846a:	89a3      	ldrh	r3, [r4, #12]
 800846c:	059b      	lsls	r3, r3, #22
 800846e:	d4e1      	bmi.n	8008434 <_fflush_r+0xc>
 8008470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008472:	f7fd fb35 	bl	8005ae0 <__retarget_lock_release_recursive>
 8008476:	e7dd      	b.n	8008434 <_fflush_r+0xc>

08008478 <memmove>:
 8008478:	4288      	cmp	r0, r1
 800847a:	b510      	push	{r4, lr}
 800847c:	eb01 0402 	add.w	r4, r1, r2
 8008480:	d902      	bls.n	8008488 <memmove+0x10>
 8008482:	4284      	cmp	r4, r0
 8008484:	4623      	mov	r3, r4
 8008486:	d807      	bhi.n	8008498 <memmove+0x20>
 8008488:	1e43      	subs	r3, r0, #1
 800848a:	42a1      	cmp	r1, r4
 800848c:	d008      	beq.n	80084a0 <memmove+0x28>
 800848e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008492:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008496:	e7f8      	b.n	800848a <memmove+0x12>
 8008498:	4402      	add	r2, r0
 800849a:	4601      	mov	r1, r0
 800849c:	428a      	cmp	r2, r1
 800849e:	d100      	bne.n	80084a2 <memmove+0x2a>
 80084a0:	bd10      	pop	{r4, pc}
 80084a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084aa:	e7f7      	b.n	800849c <memmove+0x24>

080084ac <strncmp>:
 80084ac:	b510      	push	{r4, lr}
 80084ae:	b16a      	cbz	r2, 80084cc <strncmp+0x20>
 80084b0:	3901      	subs	r1, #1
 80084b2:	1884      	adds	r4, r0, r2
 80084b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80084bc:	429a      	cmp	r2, r3
 80084be:	d103      	bne.n	80084c8 <strncmp+0x1c>
 80084c0:	42a0      	cmp	r0, r4
 80084c2:	d001      	beq.n	80084c8 <strncmp+0x1c>
 80084c4:	2a00      	cmp	r2, #0
 80084c6:	d1f5      	bne.n	80084b4 <strncmp+0x8>
 80084c8:	1ad0      	subs	r0, r2, r3
 80084ca:	bd10      	pop	{r4, pc}
 80084cc:	4610      	mov	r0, r2
 80084ce:	e7fc      	b.n	80084ca <strncmp+0x1e>

080084d0 <_sbrk_r>:
 80084d0:	b538      	push	{r3, r4, r5, lr}
 80084d2:	4d06      	ldr	r5, [pc, #24]	; (80084ec <_sbrk_r+0x1c>)
 80084d4:	2300      	movs	r3, #0
 80084d6:	4604      	mov	r4, r0
 80084d8:	4608      	mov	r0, r1
 80084da:	602b      	str	r3, [r5, #0]
 80084dc:	f7f8 fff6 	bl	80014cc <_sbrk>
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	d102      	bne.n	80084ea <_sbrk_r+0x1a>
 80084e4:	682b      	ldr	r3, [r5, #0]
 80084e6:	b103      	cbz	r3, 80084ea <_sbrk_r+0x1a>
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	bd38      	pop	{r3, r4, r5, pc}
 80084ec:	20000458 	.word	0x20000458

080084f0 <memcpy>:
 80084f0:	440a      	add	r2, r1
 80084f2:	4291      	cmp	r1, r2
 80084f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80084f8:	d100      	bne.n	80084fc <memcpy+0xc>
 80084fa:	4770      	bx	lr
 80084fc:	b510      	push	{r4, lr}
 80084fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008506:	4291      	cmp	r1, r2
 8008508:	d1f9      	bne.n	80084fe <memcpy+0xe>
 800850a:	bd10      	pop	{r4, pc}
 800850c:	0000      	movs	r0, r0
	...

08008510 <nan>:
 8008510:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008518 <nan+0x8>
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop
 8008518:	00000000 	.word	0x00000000
 800851c:	7ff80000 	.word	0x7ff80000

08008520 <__assert_func>:
 8008520:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008522:	4614      	mov	r4, r2
 8008524:	461a      	mov	r2, r3
 8008526:	4b09      	ldr	r3, [pc, #36]	; (800854c <__assert_func+0x2c>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4605      	mov	r5, r0
 800852c:	68d8      	ldr	r0, [r3, #12]
 800852e:	b14c      	cbz	r4, 8008544 <__assert_func+0x24>
 8008530:	4b07      	ldr	r3, [pc, #28]	; (8008550 <__assert_func+0x30>)
 8008532:	9100      	str	r1, [sp, #0]
 8008534:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008538:	4906      	ldr	r1, [pc, #24]	; (8008554 <__assert_func+0x34>)
 800853a:	462b      	mov	r3, r5
 800853c:	f000 fbca 	bl	8008cd4 <fiprintf>
 8008540:	f000 fbda 	bl	8008cf8 <abort>
 8008544:	4b04      	ldr	r3, [pc, #16]	; (8008558 <__assert_func+0x38>)
 8008546:	461c      	mov	r4, r3
 8008548:	e7f3      	b.n	8008532 <__assert_func+0x12>
 800854a:	bf00      	nop
 800854c:	20000064 	.word	0x20000064
 8008550:	08009632 	.word	0x08009632
 8008554:	0800963f 	.word	0x0800963f
 8008558:	0800966d 	.word	0x0800966d

0800855c <_calloc_r>:
 800855c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800855e:	fba1 2402 	umull	r2, r4, r1, r2
 8008562:	b94c      	cbnz	r4, 8008578 <_calloc_r+0x1c>
 8008564:	4611      	mov	r1, r2
 8008566:	9201      	str	r2, [sp, #4]
 8008568:	f7fe f9b0 	bl	80068cc <_malloc_r>
 800856c:	9a01      	ldr	r2, [sp, #4]
 800856e:	4605      	mov	r5, r0
 8008570:	b930      	cbnz	r0, 8008580 <_calloc_r+0x24>
 8008572:	4628      	mov	r0, r5
 8008574:	b003      	add	sp, #12
 8008576:	bd30      	pop	{r4, r5, pc}
 8008578:	220c      	movs	r2, #12
 800857a:	6002      	str	r2, [r0, #0]
 800857c:	2500      	movs	r5, #0
 800857e:	e7f8      	b.n	8008572 <_calloc_r+0x16>
 8008580:	4621      	mov	r1, r4
 8008582:	f7fd fa2e 	bl	80059e2 <memset>
 8008586:	e7f4      	b.n	8008572 <_calloc_r+0x16>

08008588 <rshift>:
 8008588:	6903      	ldr	r3, [r0, #16]
 800858a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800858e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008592:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008596:	f100 0414 	add.w	r4, r0, #20
 800859a:	dd45      	ble.n	8008628 <rshift+0xa0>
 800859c:	f011 011f 	ands.w	r1, r1, #31
 80085a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80085a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80085a8:	d10c      	bne.n	80085c4 <rshift+0x3c>
 80085aa:	f100 0710 	add.w	r7, r0, #16
 80085ae:	4629      	mov	r1, r5
 80085b0:	42b1      	cmp	r1, r6
 80085b2:	d334      	bcc.n	800861e <rshift+0x96>
 80085b4:	1a9b      	subs	r3, r3, r2
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	1eea      	subs	r2, r5, #3
 80085ba:	4296      	cmp	r6, r2
 80085bc:	bf38      	it	cc
 80085be:	2300      	movcc	r3, #0
 80085c0:	4423      	add	r3, r4
 80085c2:	e015      	b.n	80085f0 <rshift+0x68>
 80085c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80085c8:	f1c1 0820 	rsb	r8, r1, #32
 80085cc:	40cf      	lsrs	r7, r1
 80085ce:	f105 0e04 	add.w	lr, r5, #4
 80085d2:	46a1      	mov	r9, r4
 80085d4:	4576      	cmp	r6, lr
 80085d6:	46f4      	mov	ip, lr
 80085d8:	d815      	bhi.n	8008606 <rshift+0x7e>
 80085da:	1a9a      	subs	r2, r3, r2
 80085dc:	0092      	lsls	r2, r2, #2
 80085de:	3a04      	subs	r2, #4
 80085e0:	3501      	adds	r5, #1
 80085e2:	42ae      	cmp	r6, r5
 80085e4:	bf38      	it	cc
 80085e6:	2200      	movcc	r2, #0
 80085e8:	18a3      	adds	r3, r4, r2
 80085ea:	50a7      	str	r7, [r4, r2]
 80085ec:	b107      	cbz	r7, 80085f0 <rshift+0x68>
 80085ee:	3304      	adds	r3, #4
 80085f0:	1b1a      	subs	r2, r3, r4
 80085f2:	42a3      	cmp	r3, r4
 80085f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085f8:	bf08      	it	eq
 80085fa:	2300      	moveq	r3, #0
 80085fc:	6102      	str	r2, [r0, #16]
 80085fe:	bf08      	it	eq
 8008600:	6143      	streq	r3, [r0, #20]
 8008602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008606:	f8dc c000 	ldr.w	ip, [ip]
 800860a:	fa0c fc08 	lsl.w	ip, ip, r8
 800860e:	ea4c 0707 	orr.w	r7, ip, r7
 8008612:	f849 7b04 	str.w	r7, [r9], #4
 8008616:	f85e 7b04 	ldr.w	r7, [lr], #4
 800861a:	40cf      	lsrs	r7, r1
 800861c:	e7da      	b.n	80085d4 <rshift+0x4c>
 800861e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008622:	f847 cf04 	str.w	ip, [r7, #4]!
 8008626:	e7c3      	b.n	80085b0 <rshift+0x28>
 8008628:	4623      	mov	r3, r4
 800862a:	e7e1      	b.n	80085f0 <rshift+0x68>

0800862c <__hexdig_fun>:
 800862c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008630:	2b09      	cmp	r3, #9
 8008632:	d802      	bhi.n	800863a <__hexdig_fun+0xe>
 8008634:	3820      	subs	r0, #32
 8008636:	b2c0      	uxtb	r0, r0
 8008638:	4770      	bx	lr
 800863a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800863e:	2b05      	cmp	r3, #5
 8008640:	d801      	bhi.n	8008646 <__hexdig_fun+0x1a>
 8008642:	3847      	subs	r0, #71	; 0x47
 8008644:	e7f7      	b.n	8008636 <__hexdig_fun+0xa>
 8008646:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800864a:	2b05      	cmp	r3, #5
 800864c:	d801      	bhi.n	8008652 <__hexdig_fun+0x26>
 800864e:	3827      	subs	r0, #39	; 0x27
 8008650:	e7f1      	b.n	8008636 <__hexdig_fun+0xa>
 8008652:	2000      	movs	r0, #0
 8008654:	4770      	bx	lr
	...

08008658 <__gethex>:
 8008658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800865c:	4617      	mov	r7, r2
 800865e:	680a      	ldr	r2, [r1, #0]
 8008660:	b085      	sub	sp, #20
 8008662:	f102 0b02 	add.w	fp, r2, #2
 8008666:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800866a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800866e:	4681      	mov	r9, r0
 8008670:	468a      	mov	sl, r1
 8008672:	9302      	str	r3, [sp, #8]
 8008674:	32fe      	adds	r2, #254	; 0xfe
 8008676:	eb02 030b 	add.w	r3, r2, fp
 800867a:	46d8      	mov	r8, fp
 800867c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008680:	9301      	str	r3, [sp, #4]
 8008682:	2830      	cmp	r0, #48	; 0x30
 8008684:	d0f7      	beq.n	8008676 <__gethex+0x1e>
 8008686:	f7ff ffd1 	bl	800862c <__hexdig_fun>
 800868a:	4604      	mov	r4, r0
 800868c:	2800      	cmp	r0, #0
 800868e:	d138      	bne.n	8008702 <__gethex+0xaa>
 8008690:	49a7      	ldr	r1, [pc, #668]	; (8008930 <__gethex+0x2d8>)
 8008692:	2201      	movs	r2, #1
 8008694:	4640      	mov	r0, r8
 8008696:	f7ff ff09 	bl	80084ac <strncmp>
 800869a:	4606      	mov	r6, r0
 800869c:	2800      	cmp	r0, #0
 800869e:	d169      	bne.n	8008774 <__gethex+0x11c>
 80086a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80086a4:	465d      	mov	r5, fp
 80086a6:	f7ff ffc1 	bl	800862c <__hexdig_fun>
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d064      	beq.n	8008778 <__gethex+0x120>
 80086ae:	465a      	mov	r2, fp
 80086b0:	7810      	ldrb	r0, [r2, #0]
 80086b2:	2830      	cmp	r0, #48	; 0x30
 80086b4:	4690      	mov	r8, r2
 80086b6:	f102 0201 	add.w	r2, r2, #1
 80086ba:	d0f9      	beq.n	80086b0 <__gethex+0x58>
 80086bc:	f7ff ffb6 	bl	800862c <__hexdig_fun>
 80086c0:	2301      	movs	r3, #1
 80086c2:	fab0 f480 	clz	r4, r0
 80086c6:	0964      	lsrs	r4, r4, #5
 80086c8:	465e      	mov	r6, fp
 80086ca:	9301      	str	r3, [sp, #4]
 80086cc:	4642      	mov	r2, r8
 80086ce:	4615      	mov	r5, r2
 80086d0:	3201      	adds	r2, #1
 80086d2:	7828      	ldrb	r0, [r5, #0]
 80086d4:	f7ff ffaa 	bl	800862c <__hexdig_fun>
 80086d8:	2800      	cmp	r0, #0
 80086da:	d1f8      	bne.n	80086ce <__gethex+0x76>
 80086dc:	4994      	ldr	r1, [pc, #592]	; (8008930 <__gethex+0x2d8>)
 80086de:	2201      	movs	r2, #1
 80086e0:	4628      	mov	r0, r5
 80086e2:	f7ff fee3 	bl	80084ac <strncmp>
 80086e6:	b978      	cbnz	r0, 8008708 <__gethex+0xb0>
 80086e8:	b946      	cbnz	r6, 80086fc <__gethex+0xa4>
 80086ea:	1c6e      	adds	r6, r5, #1
 80086ec:	4632      	mov	r2, r6
 80086ee:	4615      	mov	r5, r2
 80086f0:	3201      	adds	r2, #1
 80086f2:	7828      	ldrb	r0, [r5, #0]
 80086f4:	f7ff ff9a 	bl	800862c <__hexdig_fun>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d1f8      	bne.n	80086ee <__gethex+0x96>
 80086fc:	1b73      	subs	r3, r6, r5
 80086fe:	009e      	lsls	r6, r3, #2
 8008700:	e004      	b.n	800870c <__gethex+0xb4>
 8008702:	2400      	movs	r4, #0
 8008704:	4626      	mov	r6, r4
 8008706:	e7e1      	b.n	80086cc <__gethex+0x74>
 8008708:	2e00      	cmp	r6, #0
 800870a:	d1f7      	bne.n	80086fc <__gethex+0xa4>
 800870c:	782b      	ldrb	r3, [r5, #0]
 800870e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008712:	2b50      	cmp	r3, #80	; 0x50
 8008714:	d13d      	bne.n	8008792 <__gethex+0x13a>
 8008716:	786b      	ldrb	r3, [r5, #1]
 8008718:	2b2b      	cmp	r3, #43	; 0x2b
 800871a:	d02f      	beq.n	800877c <__gethex+0x124>
 800871c:	2b2d      	cmp	r3, #45	; 0x2d
 800871e:	d031      	beq.n	8008784 <__gethex+0x12c>
 8008720:	1c69      	adds	r1, r5, #1
 8008722:	f04f 0b00 	mov.w	fp, #0
 8008726:	7808      	ldrb	r0, [r1, #0]
 8008728:	f7ff ff80 	bl	800862c <__hexdig_fun>
 800872c:	1e42      	subs	r2, r0, #1
 800872e:	b2d2      	uxtb	r2, r2
 8008730:	2a18      	cmp	r2, #24
 8008732:	d82e      	bhi.n	8008792 <__gethex+0x13a>
 8008734:	f1a0 0210 	sub.w	r2, r0, #16
 8008738:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800873c:	f7ff ff76 	bl	800862c <__hexdig_fun>
 8008740:	f100 3cff 	add.w	ip, r0, #4294967295
 8008744:	fa5f fc8c 	uxtb.w	ip, ip
 8008748:	f1bc 0f18 	cmp.w	ip, #24
 800874c:	d91d      	bls.n	800878a <__gethex+0x132>
 800874e:	f1bb 0f00 	cmp.w	fp, #0
 8008752:	d000      	beq.n	8008756 <__gethex+0xfe>
 8008754:	4252      	negs	r2, r2
 8008756:	4416      	add	r6, r2
 8008758:	f8ca 1000 	str.w	r1, [sl]
 800875c:	b1dc      	cbz	r4, 8008796 <__gethex+0x13e>
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	2b00      	cmp	r3, #0
 8008762:	bf14      	ite	ne
 8008764:	f04f 0800 	movne.w	r8, #0
 8008768:	f04f 0806 	moveq.w	r8, #6
 800876c:	4640      	mov	r0, r8
 800876e:	b005      	add	sp, #20
 8008770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008774:	4645      	mov	r5, r8
 8008776:	4626      	mov	r6, r4
 8008778:	2401      	movs	r4, #1
 800877a:	e7c7      	b.n	800870c <__gethex+0xb4>
 800877c:	f04f 0b00 	mov.w	fp, #0
 8008780:	1ca9      	adds	r1, r5, #2
 8008782:	e7d0      	b.n	8008726 <__gethex+0xce>
 8008784:	f04f 0b01 	mov.w	fp, #1
 8008788:	e7fa      	b.n	8008780 <__gethex+0x128>
 800878a:	230a      	movs	r3, #10
 800878c:	fb03 0002 	mla	r0, r3, r2, r0
 8008790:	e7d0      	b.n	8008734 <__gethex+0xdc>
 8008792:	4629      	mov	r1, r5
 8008794:	e7e0      	b.n	8008758 <__gethex+0x100>
 8008796:	eba5 0308 	sub.w	r3, r5, r8
 800879a:	3b01      	subs	r3, #1
 800879c:	4621      	mov	r1, r4
 800879e:	2b07      	cmp	r3, #7
 80087a0:	dc0a      	bgt.n	80087b8 <__gethex+0x160>
 80087a2:	4648      	mov	r0, r9
 80087a4:	f7fe f91e 	bl	80069e4 <_Balloc>
 80087a8:	4604      	mov	r4, r0
 80087aa:	b940      	cbnz	r0, 80087be <__gethex+0x166>
 80087ac:	4b61      	ldr	r3, [pc, #388]	; (8008934 <__gethex+0x2dc>)
 80087ae:	4602      	mov	r2, r0
 80087b0:	21e4      	movs	r1, #228	; 0xe4
 80087b2:	4861      	ldr	r0, [pc, #388]	; (8008938 <__gethex+0x2e0>)
 80087b4:	f7ff feb4 	bl	8008520 <__assert_func>
 80087b8:	3101      	adds	r1, #1
 80087ba:	105b      	asrs	r3, r3, #1
 80087bc:	e7ef      	b.n	800879e <__gethex+0x146>
 80087be:	f100 0a14 	add.w	sl, r0, #20
 80087c2:	2300      	movs	r3, #0
 80087c4:	495a      	ldr	r1, [pc, #360]	; (8008930 <__gethex+0x2d8>)
 80087c6:	f8cd a004 	str.w	sl, [sp, #4]
 80087ca:	469b      	mov	fp, r3
 80087cc:	45a8      	cmp	r8, r5
 80087ce:	d342      	bcc.n	8008856 <__gethex+0x1fe>
 80087d0:	9801      	ldr	r0, [sp, #4]
 80087d2:	f840 bb04 	str.w	fp, [r0], #4
 80087d6:	eba0 000a 	sub.w	r0, r0, sl
 80087da:	1080      	asrs	r0, r0, #2
 80087dc:	6120      	str	r0, [r4, #16]
 80087de:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80087e2:	4658      	mov	r0, fp
 80087e4:	f7fe f9f0 	bl	8006bc8 <__hi0bits>
 80087e8:	683d      	ldr	r5, [r7, #0]
 80087ea:	eba8 0000 	sub.w	r0, r8, r0
 80087ee:	42a8      	cmp	r0, r5
 80087f0:	dd59      	ble.n	80088a6 <__gethex+0x24e>
 80087f2:	eba0 0805 	sub.w	r8, r0, r5
 80087f6:	4641      	mov	r1, r8
 80087f8:	4620      	mov	r0, r4
 80087fa:	f7fe fd7f 	bl	80072fc <__any_on>
 80087fe:	4683      	mov	fp, r0
 8008800:	b1b8      	cbz	r0, 8008832 <__gethex+0x1da>
 8008802:	f108 33ff 	add.w	r3, r8, #4294967295
 8008806:	1159      	asrs	r1, r3, #5
 8008808:	f003 021f 	and.w	r2, r3, #31
 800880c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008810:	f04f 0b01 	mov.w	fp, #1
 8008814:	fa0b f202 	lsl.w	r2, fp, r2
 8008818:	420a      	tst	r2, r1
 800881a:	d00a      	beq.n	8008832 <__gethex+0x1da>
 800881c:	455b      	cmp	r3, fp
 800881e:	dd06      	ble.n	800882e <__gethex+0x1d6>
 8008820:	f1a8 0102 	sub.w	r1, r8, #2
 8008824:	4620      	mov	r0, r4
 8008826:	f7fe fd69 	bl	80072fc <__any_on>
 800882a:	2800      	cmp	r0, #0
 800882c:	d138      	bne.n	80088a0 <__gethex+0x248>
 800882e:	f04f 0b02 	mov.w	fp, #2
 8008832:	4641      	mov	r1, r8
 8008834:	4620      	mov	r0, r4
 8008836:	f7ff fea7 	bl	8008588 <rshift>
 800883a:	4446      	add	r6, r8
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	42b3      	cmp	r3, r6
 8008840:	da41      	bge.n	80088c6 <__gethex+0x26e>
 8008842:	4621      	mov	r1, r4
 8008844:	4648      	mov	r0, r9
 8008846:	f7fe f90d 	bl	8006a64 <_Bfree>
 800884a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800884c:	2300      	movs	r3, #0
 800884e:	6013      	str	r3, [r2, #0]
 8008850:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008854:	e78a      	b.n	800876c <__gethex+0x114>
 8008856:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800885a:	2a2e      	cmp	r2, #46	; 0x2e
 800885c:	d014      	beq.n	8008888 <__gethex+0x230>
 800885e:	2b20      	cmp	r3, #32
 8008860:	d106      	bne.n	8008870 <__gethex+0x218>
 8008862:	9b01      	ldr	r3, [sp, #4]
 8008864:	f843 bb04 	str.w	fp, [r3], #4
 8008868:	f04f 0b00 	mov.w	fp, #0
 800886c:	9301      	str	r3, [sp, #4]
 800886e:	465b      	mov	r3, fp
 8008870:	7828      	ldrb	r0, [r5, #0]
 8008872:	9303      	str	r3, [sp, #12]
 8008874:	f7ff feda 	bl	800862c <__hexdig_fun>
 8008878:	9b03      	ldr	r3, [sp, #12]
 800887a:	f000 000f 	and.w	r0, r0, #15
 800887e:	4098      	lsls	r0, r3
 8008880:	ea4b 0b00 	orr.w	fp, fp, r0
 8008884:	3304      	adds	r3, #4
 8008886:	e7a1      	b.n	80087cc <__gethex+0x174>
 8008888:	45a8      	cmp	r8, r5
 800888a:	d8e8      	bhi.n	800885e <__gethex+0x206>
 800888c:	2201      	movs	r2, #1
 800888e:	4628      	mov	r0, r5
 8008890:	9303      	str	r3, [sp, #12]
 8008892:	f7ff fe0b 	bl	80084ac <strncmp>
 8008896:	4926      	ldr	r1, [pc, #152]	; (8008930 <__gethex+0x2d8>)
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	2800      	cmp	r0, #0
 800889c:	d1df      	bne.n	800885e <__gethex+0x206>
 800889e:	e795      	b.n	80087cc <__gethex+0x174>
 80088a0:	f04f 0b03 	mov.w	fp, #3
 80088a4:	e7c5      	b.n	8008832 <__gethex+0x1da>
 80088a6:	da0b      	bge.n	80088c0 <__gethex+0x268>
 80088a8:	eba5 0800 	sub.w	r8, r5, r0
 80088ac:	4621      	mov	r1, r4
 80088ae:	4642      	mov	r2, r8
 80088b0:	4648      	mov	r0, r9
 80088b2:	f7fe faf1 	bl	8006e98 <__lshift>
 80088b6:	eba6 0608 	sub.w	r6, r6, r8
 80088ba:	4604      	mov	r4, r0
 80088bc:	f100 0a14 	add.w	sl, r0, #20
 80088c0:	f04f 0b00 	mov.w	fp, #0
 80088c4:	e7ba      	b.n	800883c <__gethex+0x1e4>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	42b3      	cmp	r3, r6
 80088ca:	dd73      	ble.n	80089b4 <__gethex+0x35c>
 80088cc:	1b9e      	subs	r6, r3, r6
 80088ce:	42b5      	cmp	r5, r6
 80088d0:	dc34      	bgt.n	800893c <__gethex+0x2e4>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d023      	beq.n	8008920 <__gethex+0x2c8>
 80088d8:	2b03      	cmp	r3, #3
 80088da:	d025      	beq.n	8008928 <__gethex+0x2d0>
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d115      	bne.n	800890c <__gethex+0x2b4>
 80088e0:	42b5      	cmp	r5, r6
 80088e2:	d113      	bne.n	800890c <__gethex+0x2b4>
 80088e4:	2d01      	cmp	r5, #1
 80088e6:	d10b      	bne.n	8008900 <__gethex+0x2a8>
 80088e8:	9a02      	ldr	r2, [sp, #8]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6013      	str	r3, [r2, #0]
 80088ee:	2301      	movs	r3, #1
 80088f0:	6123      	str	r3, [r4, #16]
 80088f2:	f8ca 3000 	str.w	r3, [sl]
 80088f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088f8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80088fc:	601c      	str	r4, [r3, #0]
 80088fe:	e735      	b.n	800876c <__gethex+0x114>
 8008900:	1e69      	subs	r1, r5, #1
 8008902:	4620      	mov	r0, r4
 8008904:	f7fe fcfa 	bl	80072fc <__any_on>
 8008908:	2800      	cmp	r0, #0
 800890a:	d1ed      	bne.n	80088e8 <__gethex+0x290>
 800890c:	4621      	mov	r1, r4
 800890e:	4648      	mov	r0, r9
 8008910:	f7fe f8a8 	bl	8006a64 <_Bfree>
 8008914:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008916:	2300      	movs	r3, #0
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800891e:	e725      	b.n	800876c <__gethex+0x114>
 8008920:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1f2      	bne.n	800890c <__gethex+0x2b4>
 8008926:	e7df      	b.n	80088e8 <__gethex+0x290>
 8008928:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800892a:	2b00      	cmp	r3, #0
 800892c:	d1dc      	bne.n	80088e8 <__gethex+0x290>
 800892e:	e7ed      	b.n	800890c <__gethex+0x2b4>
 8008930:	080094c4 	.word	0x080094c4
 8008934:	0800935d 	.word	0x0800935d
 8008938:	0800966e 	.word	0x0800966e
 800893c:	f106 38ff 	add.w	r8, r6, #4294967295
 8008940:	f1bb 0f00 	cmp.w	fp, #0
 8008944:	d133      	bne.n	80089ae <__gethex+0x356>
 8008946:	f1b8 0f00 	cmp.w	r8, #0
 800894a:	d004      	beq.n	8008956 <__gethex+0x2fe>
 800894c:	4641      	mov	r1, r8
 800894e:	4620      	mov	r0, r4
 8008950:	f7fe fcd4 	bl	80072fc <__any_on>
 8008954:	4683      	mov	fp, r0
 8008956:	ea4f 1268 	mov.w	r2, r8, asr #5
 800895a:	2301      	movs	r3, #1
 800895c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008960:	f008 081f 	and.w	r8, r8, #31
 8008964:	fa03 f308 	lsl.w	r3, r3, r8
 8008968:	4213      	tst	r3, r2
 800896a:	4631      	mov	r1, r6
 800896c:	4620      	mov	r0, r4
 800896e:	bf18      	it	ne
 8008970:	f04b 0b02 	orrne.w	fp, fp, #2
 8008974:	1bad      	subs	r5, r5, r6
 8008976:	f7ff fe07 	bl	8008588 <rshift>
 800897a:	687e      	ldr	r6, [r7, #4]
 800897c:	f04f 0802 	mov.w	r8, #2
 8008980:	f1bb 0f00 	cmp.w	fp, #0
 8008984:	d04a      	beq.n	8008a1c <__gethex+0x3c4>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2b02      	cmp	r3, #2
 800898a:	d016      	beq.n	80089ba <__gethex+0x362>
 800898c:	2b03      	cmp	r3, #3
 800898e:	d018      	beq.n	80089c2 <__gethex+0x36a>
 8008990:	2b01      	cmp	r3, #1
 8008992:	d109      	bne.n	80089a8 <__gethex+0x350>
 8008994:	f01b 0f02 	tst.w	fp, #2
 8008998:	d006      	beq.n	80089a8 <__gethex+0x350>
 800899a:	f8da 3000 	ldr.w	r3, [sl]
 800899e:	ea4b 0b03 	orr.w	fp, fp, r3
 80089a2:	f01b 0f01 	tst.w	fp, #1
 80089a6:	d10f      	bne.n	80089c8 <__gethex+0x370>
 80089a8:	f048 0810 	orr.w	r8, r8, #16
 80089ac:	e036      	b.n	8008a1c <__gethex+0x3c4>
 80089ae:	f04f 0b01 	mov.w	fp, #1
 80089b2:	e7d0      	b.n	8008956 <__gethex+0x2fe>
 80089b4:	f04f 0801 	mov.w	r8, #1
 80089b8:	e7e2      	b.n	8008980 <__gethex+0x328>
 80089ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089bc:	f1c3 0301 	rsb	r3, r3, #1
 80089c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80089c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d0ef      	beq.n	80089a8 <__gethex+0x350>
 80089c8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80089cc:	f104 0214 	add.w	r2, r4, #20
 80089d0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80089d4:	9301      	str	r3, [sp, #4]
 80089d6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80089da:	2300      	movs	r3, #0
 80089dc:	4694      	mov	ip, r2
 80089de:	f852 1b04 	ldr.w	r1, [r2], #4
 80089e2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80089e6:	d01e      	beq.n	8008a26 <__gethex+0x3ce>
 80089e8:	3101      	adds	r1, #1
 80089ea:	f8cc 1000 	str.w	r1, [ip]
 80089ee:	f1b8 0f02 	cmp.w	r8, #2
 80089f2:	f104 0214 	add.w	r2, r4, #20
 80089f6:	d13d      	bne.n	8008a74 <__gethex+0x41c>
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	3b01      	subs	r3, #1
 80089fc:	42ab      	cmp	r3, r5
 80089fe:	d10b      	bne.n	8008a18 <__gethex+0x3c0>
 8008a00:	1169      	asrs	r1, r5, #5
 8008a02:	2301      	movs	r3, #1
 8008a04:	f005 051f 	and.w	r5, r5, #31
 8008a08:	fa03 f505 	lsl.w	r5, r3, r5
 8008a0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a10:	421d      	tst	r5, r3
 8008a12:	bf18      	it	ne
 8008a14:	f04f 0801 	movne.w	r8, #1
 8008a18:	f048 0820 	orr.w	r8, r8, #32
 8008a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a1e:	601c      	str	r4, [r3, #0]
 8008a20:	9b02      	ldr	r3, [sp, #8]
 8008a22:	601e      	str	r6, [r3, #0]
 8008a24:	e6a2      	b.n	800876c <__gethex+0x114>
 8008a26:	4290      	cmp	r0, r2
 8008a28:	f842 3c04 	str.w	r3, [r2, #-4]
 8008a2c:	d8d6      	bhi.n	80089dc <__gethex+0x384>
 8008a2e:	68a2      	ldr	r2, [r4, #8]
 8008a30:	4593      	cmp	fp, r2
 8008a32:	db17      	blt.n	8008a64 <__gethex+0x40c>
 8008a34:	6861      	ldr	r1, [r4, #4]
 8008a36:	4648      	mov	r0, r9
 8008a38:	3101      	adds	r1, #1
 8008a3a:	f7fd ffd3 	bl	80069e4 <_Balloc>
 8008a3e:	4682      	mov	sl, r0
 8008a40:	b918      	cbnz	r0, 8008a4a <__gethex+0x3f2>
 8008a42:	4b1b      	ldr	r3, [pc, #108]	; (8008ab0 <__gethex+0x458>)
 8008a44:	4602      	mov	r2, r0
 8008a46:	2184      	movs	r1, #132	; 0x84
 8008a48:	e6b3      	b.n	80087b2 <__gethex+0x15a>
 8008a4a:	6922      	ldr	r2, [r4, #16]
 8008a4c:	3202      	adds	r2, #2
 8008a4e:	f104 010c 	add.w	r1, r4, #12
 8008a52:	0092      	lsls	r2, r2, #2
 8008a54:	300c      	adds	r0, #12
 8008a56:	f7ff fd4b 	bl	80084f0 <memcpy>
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	4648      	mov	r0, r9
 8008a5e:	f7fe f801 	bl	8006a64 <_Bfree>
 8008a62:	4654      	mov	r4, sl
 8008a64:	6922      	ldr	r2, [r4, #16]
 8008a66:	1c51      	adds	r1, r2, #1
 8008a68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008a6c:	6121      	str	r1, [r4, #16]
 8008a6e:	2101      	movs	r1, #1
 8008a70:	6151      	str	r1, [r2, #20]
 8008a72:	e7bc      	b.n	80089ee <__gethex+0x396>
 8008a74:	6921      	ldr	r1, [r4, #16]
 8008a76:	4559      	cmp	r1, fp
 8008a78:	dd0b      	ble.n	8008a92 <__gethex+0x43a>
 8008a7a:	2101      	movs	r1, #1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	f7ff fd83 	bl	8008588 <rshift>
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	3601      	adds	r6, #1
 8008a86:	42b3      	cmp	r3, r6
 8008a88:	f6ff aedb 	blt.w	8008842 <__gethex+0x1ea>
 8008a8c:	f04f 0801 	mov.w	r8, #1
 8008a90:	e7c2      	b.n	8008a18 <__gethex+0x3c0>
 8008a92:	f015 051f 	ands.w	r5, r5, #31
 8008a96:	d0f9      	beq.n	8008a8c <__gethex+0x434>
 8008a98:	9b01      	ldr	r3, [sp, #4]
 8008a9a:	441a      	add	r2, r3
 8008a9c:	f1c5 0520 	rsb	r5, r5, #32
 8008aa0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008aa4:	f7fe f890 	bl	8006bc8 <__hi0bits>
 8008aa8:	42a8      	cmp	r0, r5
 8008aaa:	dbe6      	blt.n	8008a7a <__gethex+0x422>
 8008aac:	e7ee      	b.n	8008a8c <__gethex+0x434>
 8008aae:	bf00      	nop
 8008ab0:	0800935d 	.word	0x0800935d

08008ab4 <L_shift>:
 8008ab4:	f1c2 0208 	rsb	r2, r2, #8
 8008ab8:	0092      	lsls	r2, r2, #2
 8008aba:	b570      	push	{r4, r5, r6, lr}
 8008abc:	f1c2 0620 	rsb	r6, r2, #32
 8008ac0:	6843      	ldr	r3, [r0, #4]
 8008ac2:	6804      	ldr	r4, [r0, #0]
 8008ac4:	fa03 f506 	lsl.w	r5, r3, r6
 8008ac8:	432c      	orrs	r4, r5
 8008aca:	40d3      	lsrs	r3, r2
 8008acc:	6004      	str	r4, [r0, #0]
 8008ace:	f840 3f04 	str.w	r3, [r0, #4]!
 8008ad2:	4288      	cmp	r0, r1
 8008ad4:	d3f4      	bcc.n	8008ac0 <L_shift+0xc>
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}

08008ad8 <__match>:
 8008ad8:	b530      	push	{r4, r5, lr}
 8008ada:	6803      	ldr	r3, [r0, #0]
 8008adc:	3301      	adds	r3, #1
 8008ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ae2:	b914      	cbnz	r4, 8008aea <__match+0x12>
 8008ae4:	6003      	str	r3, [r0, #0]
 8008ae6:	2001      	movs	r0, #1
 8008ae8:	bd30      	pop	{r4, r5, pc}
 8008aea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008aee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008af2:	2d19      	cmp	r5, #25
 8008af4:	bf98      	it	ls
 8008af6:	3220      	addls	r2, #32
 8008af8:	42a2      	cmp	r2, r4
 8008afa:	d0f0      	beq.n	8008ade <__match+0x6>
 8008afc:	2000      	movs	r0, #0
 8008afe:	e7f3      	b.n	8008ae8 <__match+0x10>

08008b00 <__hexnan>:
 8008b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b04:	680b      	ldr	r3, [r1, #0]
 8008b06:	6801      	ldr	r1, [r0, #0]
 8008b08:	115e      	asrs	r6, r3, #5
 8008b0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008b0e:	f013 031f 	ands.w	r3, r3, #31
 8008b12:	b087      	sub	sp, #28
 8008b14:	bf18      	it	ne
 8008b16:	3604      	addne	r6, #4
 8008b18:	2500      	movs	r5, #0
 8008b1a:	1f37      	subs	r7, r6, #4
 8008b1c:	4682      	mov	sl, r0
 8008b1e:	4690      	mov	r8, r2
 8008b20:	9301      	str	r3, [sp, #4]
 8008b22:	f846 5c04 	str.w	r5, [r6, #-4]
 8008b26:	46b9      	mov	r9, r7
 8008b28:	463c      	mov	r4, r7
 8008b2a:	9502      	str	r5, [sp, #8]
 8008b2c:	46ab      	mov	fp, r5
 8008b2e:	784a      	ldrb	r2, [r1, #1]
 8008b30:	1c4b      	adds	r3, r1, #1
 8008b32:	9303      	str	r3, [sp, #12]
 8008b34:	b342      	cbz	r2, 8008b88 <__hexnan+0x88>
 8008b36:	4610      	mov	r0, r2
 8008b38:	9105      	str	r1, [sp, #20]
 8008b3a:	9204      	str	r2, [sp, #16]
 8008b3c:	f7ff fd76 	bl	800862c <__hexdig_fun>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d14f      	bne.n	8008be4 <__hexnan+0xe4>
 8008b44:	9a04      	ldr	r2, [sp, #16]
 8008b46:	9905      	ldr	r1, [sp, #20]
 8008b48:	2a20      	cmp	r2, #32
 8008b4a:	d818      	bhi.n	8008b7e <__hexnan+0x7e>
 8008b4c:	9b02      	ldr	r3, [sp, #8]
 8008b4e:	459b      	cmp	fp, r3
 8008b50:	dd13      	ble.n	8008b7a <__hexnan+0x7a>
 8008b52:	454c      	cmp	r4, r9
 8008b54:	d206      	bcs.n	8008b64 <__hexnan+0x64>
 8008b56:	2d07      	cmp	r5, #7
 8008b58:	dc04      	bgt.n	8008b64 <__hexnan+0x64>
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	4649      	mov	r1, r9
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f7ff ffa8 	bl	8008ab4 <L_shift>
 8008b64:	4544      	cmp	r4, r8
 8008b66:	d950      	bls.n	8008c0a <__hexnan+0x10a>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f1a4 0904 	sub.w	r9, r4, #4
 8008b6e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b72:	f8cd b008 	str.w	fp, [sp, #8]
 8008b76:	464c      	mov	r4, r9
 8008b78:	461d      	mov	r5, r3
 8008b7a:	9903      	ldr	r1, [sp, #12]
 8008b7c:	e7d7      	b.n	8008b2e <__hexnan+0x2e>
 8008b7e:	2a29      	cmp	r2, #41	; 0x29
 8008b80:	d155      	bne.n	8008c2e <__hexnan+0x12e>
 8008b82:	3102      	adds	r1, #2
 8008b84:	f8ca 1000 	str.w	r1, [sl]
 8008b88:	f1bb 0f00 	cmp.w	fp, #0
 8008b8c:	d04f      	beq.n	8008c2e <__hexnan+0x12e>
 8008b8e:	454c      	cmp	r4, r9
 8008b90:	d206      	bcs.n	8008ba0 <__hexnan+0xa0>
 8008b92:	2d07      	cmp	r5, #7
 8008b94:	dc04      	bgt.n	8008ba0 <__hexnan+0xa0>
 8008b96:	462a      	mov	r2, r5
 8008b98:	4649      	mov	r1, r9
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f7ff ff8a 	bl	8008ab4 <L_shift>
 8008ba0:	4544      	cmp	r4, r8
 8008ba2:	d934      	bls.n	8008c0e <__hexnan+0x10e>
 8008ba4:	f1a8 0204 	sub.w	r2, r8, #4
 8008ba8:	4623      	mov	r3, r4
 8008baa:	f853 1b04 	ldr.w	r1, [r3], #4
 8008bae:	f842 1f04 	str.w	r1, [r2, #4]!
 8008bb2:	429f      	cmp	r7, r3
 8008bb4:	d2f9      	bcs.n	8008baa <__hexnan+0xaa>
 8008bb6:	1b3b      	subs	r3, r7, r4
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	3e03      	subs	r6, #3
 8008bc0:	3401      	adds	r4, #1
 8008bc2:	42a6      	cmp	r6, r4
 8008bc4:	bf38      	it	cc
 8008bc6:	2304      	movcc	r3, #4
 8008bc8:	4443      	add	r3, r8
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f843 2b04 	str.w	r2, [r3], #4
 8008bd0:	429f      	cmp	r7, r3
 8008bd2:	d2fb      	bcs.n	8008bcc <__hexnan+0xcc>
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	b91b      	cbnz	r3, 8008be0 <__hexnan+0xe0>
 8008bd8:	4547      	cmp	r7, r8
 8008bda:	d126      	bne.n	8008c2a <__hexnan+0x12a>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	603b      	str	r3, [r7, #0]
 8008be0:	2005      	movs	r0, #5
 8008be2:	e025      	b.n	8008c30 <__hexnan+0x130>
 8008be4:	3501      	adds	r5, #1
 8008be6:	2d08      	cmp	r5, #8
 8008be8:	f10b 0b01 	add.w	fp, fp, #1
 8008bec:	dd06      	ble.n	8008bfc <__hexnan+0xfc>
 8008bee:	4544      	cmp	r4, r8
 8008bf0:	d9c3      	bls.n	8008b7a <__hexnan+0x7a>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	f844 3c04 	str.w	r3, [r4, #-4]
 8008bf8:	2501      	movs	r5, #1
 8008bfa:	3c04      	subs	r4, #4
 8008bfc:	6822      	ldr	r2, [r4, #0]
 8008bfe:	f000 000f 	and.w	r0, r0, #15
 8008c02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008c06:	6020      	str	r0, [r4, #0]
 8008c08:	e7b7      	b.n	8008b7a <__hexnan+0x7a>
 8008c0a:	2508      	movs	r5, #8
 8008c0c:	e7b5      	b.n	8008b7a <__hexnan+0x7a>
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d0df      	beq.n	8008bd4 <__hexnan+0xd4>
 8008c14:	f1c3 0320 	rsb	r3, r3, #32
 8008c18:	f04f 32ff 	mov.w	r2, #4294967295
 8008c1c:	40da      	lsrs	r2, r3
 8008c1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008c22:	4013      	ands	r3, r2
 8008c24:	f846 3c04 	str.w	r3, [r6, #-4]
 8008c28:	e7d4      	b.n	8008bd4 <__hexnan+0xd4>
 8008c2a:	3f04      	subs	r7, #4
 8008c2c:	e7d2      	b.n	8008bd4 <__hexnan+0xd4>
 8008c2e:	2004      	movs	r0, #4
 8008c30:	b007      	add	sp, #28
 8008c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c36 <__ascii_mbtowc>:
 8008c36:	b082      	sub	sp, #8
 8008c38:	b901      	cbnz	r1, 8008c3c <__ascii_mbtowc+0x6>
 8008c3a:	a901      	add	r1, sp, #4
 8008c3c:	b142      	cbz	r2, 8008c50 <__ascii_mbtowc+0x1a>
 8008c3e:	b14b      	cbz	r3, 8008c54 <__ascii_mbtowc+0x1e>
 8008c40:	7813      	ldrb	r3, [r2, #0]
 8008c42:	600b      	str	r3, [r1, #0]
 8008c44:	7812      	ldrb	r2, [r2, #0]
 8008c46:	1e10      	subs	r0, r2, #0
 8008c48:	bf18      	it	ne
 8008c4a:	2001      	movne	r0, #1
 8008c4c:	b002      	add	sp, #8
 8008c4e:	4770      	bx	lr
 8008c50:	4610      	mov	r0, r2
 8008c52:	e7fb      	b.n	8008c4c <__ascii_mbtowc+0x16>
 8008c54:	f06f 0001 	mvn.w	r0, #1
 8008c58:	e7f8      	b.n	8008c4c <__ascii_mbtowc+0x16>

08008c5a <_realloc_r>:
 8008c5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c5e:	4680      	mov	r8, r0
 8008c60:	4614      	mov	r4, r2
 8008c62:	460e      	mov	r6, r1
 8008c64:	b921      	cbnz	r1, 8008c70 <_realloc_r+0x16>
 8008c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	f7fd be2e 	b.w	80068cc <_malloc_r>
 8008c70:	b92a      	cbnz	r2, 8008c7e <_realloc_r+0x24>
 8008c72:	f7fd fdb7 	bl	80067e4 <_free_r>
 8008c76:	4625      	mov	r5, r4
 8008c78:	4628      	mov	r0, r5
 8008c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c7e:	f000 f842 	bl	8008d06 <_malloc_usable_size_r>
 8008c82:	4284      	cmp	r4, r0
 8008c84:	4607      	mov	r7, r0
 8008c86:	d802      	bhi.n	8008c8e <_realloc_r+0x34>
 8008c88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008c8c:	d812      	bhi.n	8008cb4 <_realloc_r+0x5a>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4640      	mov	r0, r8
 8008c92:	f7fd fe1b 	bl	80068cc <_malloc_r>
 8008c96:	4605      	mov	r5, r0
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	d0ed      	beq.n	8008c78 <_realloc_r+0x1e>
 8008c9c:	42bc      	cmp	r4, r7
 8008c9e:	4622      	mov	r2, r4
 8008ca0:	4631      	mov	r1, r6
 8008ca2:	bf28      	it	cs
 8008ca4:	463a      	movcs	r2, r7
 8008ca6:	f7ff fc23 	bl	80084f0 <memcpy>
 8008caa:	4631      	mov	r1, r6
 8008cac:	4640      	mov	r0, r8
 8008cae:	f7fd fd99 	bl	80067e4 <_free_r>
 8008cb2:	e7e1      	b.n	8008c78 <_realloc_r+0x1e>
 8008cb4:	4635      	mov	r5, r6
 8008cb6:	e7df      	b.n	8008c78 <_realloc_r+0x1e>

08008cb8 <__ascii_wctomb>:
 8008cb8:	b149      	cbz	r1, 8008cce <__ascii_wctomb+0x16>
 8008cba:	2aff      	cmp	r2, #255	; 0xff
 8008cbc:	bf85      	ittet	hi
 8008cbe:	238a      	movhi	r3, #138	; 0x8a
 8008cc0:	6003      	strhi	r3, [r0, #0]
 8008cc2:	700a      	strbls	r2, [r1, #0]
 8008cc4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008cc8:	bf98      	it	ls
 8008cca:	2001      	movls	r0, #1
 8008ccc:	4770      	bx	lr
 8008cce:	4608      	mov	r0, r1
 8008cd0:	4770      	bx	lr
	...

08008cd4 <fiprintf>:
 8008cd4:	b40e      	push	{r1, r2, r3}
 8008cd6:	b503      	push	{r0, r1, lr}
 8008cd8:	4601      	mov	r1, r0
 8008cda:	ab03      	add	r3, sp, #12
 8008cdc:	4805      	ldr	r0, [pc, #20]	; (8008cf4 <fiprintf+0x20>)
 8008cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ce2:	6800      	ldr	r0, [r0, #0]
 8008ce4:	9301      	str	r3, [sp, #4]
 8008ce6:	f000 f83f 	bl	8008d68 <_vfiprintf_r>
 8008cea:	b002      	add	sp, #8
 8008cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cf0:	b003      	add	sp, #12
 8008cf2:	4770      	bx	lr
 8008cf4:	20000064 	.word	0x20000064

08008cf8 <abort>:
 8008cf8:	b508      	push	{r3, lr}
 8008cfa:	2006      	movs	r0, #6
 8008cfc:	f000 fa0c 	bl	8009118 <raise>
 8008d00:	2001      	movs	r0, #1
 8008d02:	f7f8 fb6b 	bl	80013dc <_exit>

08008d06 <_malloc_usable_size_r>:
 8008d06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d0a:	1f18      	subs	r0, r3, #4
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	bfbc      	itt	lt
 8008d10:	580b      	ldrlt	r3, [r1, r0]
 8008d12:	18c0      	addlt	r0, r0, r3
 8008d14:	4770      	bx	lr

08008d16 <__sfputc_r>:
 8008d16:	6893      	ldr	r3, [r2, #8]
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	b410      	push	{r4}
 8008d1e:	6093      	str	r3, [r2, #8]
 8008d20:	da08      	bge.n	8008d34 <__sfputc_r+0x1e>
 8008d22:	6994      	ldr	r4, [r2, #24]
 8008d24:	42a3      	cmp	r3, r4
 8008d26:	db01      	blt.n	8008d2c <__sfputc_r+0x16>
 8008d28:	290a      	cmp	r1, #10
 8008d2a:	d103      	bne.n	8008d34 <__sfputc_r+0x1e>
 8008d2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d30:	f000 b934 	b.w	8008f9c <__swbuf_r>
 8008d34:	6813      	ldr	r3, [r2, #0]
 8008d36:	1c58      	adds	r0, r3, #1
 8008d38:	6010      	str	r0, [r2, #0]
 8008d3a:	7019      	strb	r1, [r3, #0]
 8008d3c:	4608      	mov	r0, r1
 8008d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <__sfputs_r>:
 8008d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d46:	4606      	mov	r6, r0
 8008d48:	460f      	mov	r7, r1
 8008d4a:	4614      	mov	r4, r2
 8008d4c:	18d5      	adds	r5, r2, r3
 8008d4e:	42ac      	cmp	r4, r5
 8008d50:	d101      	bne.n	8008d56 <__sfputs_r+0x12>
 8008d52:	2000      	movs	r0, #0
 8008d54:	e007      	b.n	8008d66 <__sfputs_r+0x22>
 8008d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d5a:	463a      	mov	r2, r7
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f7ff ffda 	bl	8008d16 <__sfputc_r>
 8008d62:	1c43      	adds	r3, r0, #1
 8008d64:	d1f3      	bne.n	8008d4e <__sfputs_r+0xa>
 8008d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008d68 <_vfiprintf_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	460d      	mov	r5, r1
 8008d6e:	b09d      	sub	sp, #116	; 0x74
 8008d70:	4614      	mov	r4, r2
 8008d72:	4698      	mov	r8, r3
 8008d74:	4606      	mov	r6, r0
 8008d76:	b118      	cbz	r0, 8008d80 <_vfiprintf_r+0x18>
 8008d78:	6a03      	ldr	r3, [r0, #32]
 8008d7a:	b90b      	cbnz	r3, 8008d80 <_vfiprintf_r+0x18>
 8008d7c:	f7fc fd98 	bl	80058b0 <__sinit>
 8008d80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d82:	07d9      	lsls	r1, r3, #31
 8008d84:	d405      	bmi.n	8008d92 <_vfiprintf_r+0x2a>
 8008d86:	89ab      	ldrh	r3, [r5, #12]
 8008d88:	059a      	lsls	r2, r3, #22
 8008d8a:	d402      	bmi.n	8008d92 <_vfiprintf_r+0x2a>
 8008d8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d8e:	f7fc fea6 	bl	8005ade <__retarget_lock_acquire_recursive>
 8008d92:	89ab      	ldrh	r3, [r5, #12]
 8008d94:	071b      	lsls	r3, r3, #28
 8008d96:	d501      	bpl.n	8008d9c <_vfiprintf_r+0x34>
 8008d98:	692b      	ldr	r3, [r5, #16]
 8008d9a:	b99b      	cbnz	r3, 8008dc4 <_vfiprintf_r+0x5c>
 8008d9c:	4629      	mov	r1, r5
 8008d9e:	4630      	mov	r0, r6
 8008da0:	f000 f93a 	bl	8009018 <__swsetup_r>
 8008da4:	b170      	cbz	r0, 8008dc4 <_vfiprintf_r+0x5c>
 8008da6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008da8:	07dc      	lsls	r4, r3, #31
 8008daa:	d504      	bpl.n	8008db6 <_vfiprintf_r+0x4e>
 8008dac:	f04f 30ff 	mov.w	r0, #4294967295
 8008db0:	b01d      	add	sp, #116	; 0x74
 8008db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	0598      	lsls	r0, r3, #22
 8008dba:	d4f7      	bmi.n	8008dac <_vfiprintf_r+0x44>
 8008dbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008dbe:	f7fc fe8f 	bl	8005ae0 <__retarget_lock_release_recursive>
 8008dc2:	e7f3      	b.n	8008dac <_vfiprintf_r+0x44>
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc8:	2320      	movs	r3, #32
 8008dca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dce:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dd2:	2330      	movs	r3, #48	; 0x30
 8008dd4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008f88 <_vfiprintf_r+0x220>
 8008dd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ddc:	f04f 0901 	mov.w	r9, #1
 8008de0:	4623      	mov	r3, r4
 8008de2:	469a      	mov	sl, r3
 8008de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008de8:	b10a      	cbz	r2, 8008dee <_vfiprintf_r+0x86>
 8008dea:	2a25      	cmp	r2, #37	; 0x25
 8008dec:	d1f9      	bne.n	8008de2 <_vfiprintf_r+0x7a>
 8008dee:	ebba 0b04 	subs.w	fp, sl, r4
 8008df2:	d00b      	beq.n	8008e0c <_vfiprintf_r+0xa4>
 8008df4:	465b      	mov	r3, fp
 8008df6:	4622      	mov	r2, r4
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7ff ffa2 	bl	8008d44 <__sfputs_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	f000 80a9 	beq.w	8008f58 <_vfiprintf_r+0x1f0>
 8008e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e08:	445a      	add	r2, fp
 8008e0a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 80a1 	beq.w	8008f58 <_vfiprintf_r+0x1f0>
 8008e16:	2300      	movs	r3, #0
 8008e18:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e20:	f10a 0a01 	add.w	sl, sl, #1
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	9307      	str	r3, [sp, #28]
 8008e28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e2c:	931a      	str	r3, [sp, #104]	; 0x68
 8008e2e:	4654      	mov	r4, sl
 8008e30:	2205      	movs	r2, #5
 8008e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e36:	4854      	ldr	r0, [pc, #336]	; (8008f88 <_vfiprintf_r+0x220>)
 8008e38:	f7f7 f9ca 	bl	80001d0 <memchr>
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	b9d8      	cbnz	r0, 8008e78 <_vfiprintf_r+0x110>
 8008e40:	06d1      	lsls	r1, r2, #27
 8008e42:	bf44      	itt	mi
 8008e44:	2320      	movmi	r3, #32
 8008e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e4a:	0713      	lsls	r3, r2, #28
 8008e4c:	bf44      	itt	mi
 8008e4e:	232b      	movmi	r3, #43	; 0x2b
 8008e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e54:	f89a 3000 	ldrb.w	r3, [sl]
 8008e58:	2b2a      	cmp	r3, #42	; 0x2a
 8008e5a:	d015      	beq.n	8008e88 <_vfiprintf_r+0x120>
 8008e5c:	9a07      	ldr	r2, [sp, #28]
 8008e5e:	4654      	mov	r4, sl
 8008e60:	2000      	movs	r0, #0
 8008e62:	f04f 0c0a 	mov.w	ip, #10
 8008e66:	4621      	mov	r1, r4
 8008e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e6c:	3b30      	subs	r3, #48	; 0x30
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	d94d      	bls.n	8008f0e <_vfiprintf_r+0x1a6>
 8008e72:	b1b0      	cbz	r0, 8008ea2 <_vfiprintf_r+0x13a>
 8008e74:	9207      	str	r2, [sp, #28]
 8008e76:	e014      	b.n	8008ea2 <_vfiprintf_r+0x13a>
 8008e78:	eba0 0308 	sub.w	r3, r0, r8
 8008e7c:	fa09 f303 	lsl.w	r3, r9, r3
 8008e80:	4313      	orrs	r3, r2
 8008e82:	9304      	str	r3, [sp, #16]
 8008e84:	46a2      	mov	sl, r4
 8008e86:	e7d2      	b.n	8008e2e <_vfiprintf_r+0xc6>
 8008e88:	9b03      	ldr	r3, [sp, #12]
 8008e8a:	1d19      	adds	r1, r3, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	9103      	str	r1, [sp, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	bfbb      	ittet	lt
 8008e94:	425b      	neglt	r3, r3
 8008e96:	f042 0202 	orrlt.w	r2, r2, #2
 8008e9a:	9307      	strge	r3, [sp, #28]
 8008e9c:	9307      	strlt	r3, [sp, #28]
 8008e9e:	bfb8      	it	lt
 8008ea0:	9204      	strlt	r2, [sp, #16]
 8008ea2:	7823      	ldrb	r3, [r4, #0]
 8008ea4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ea6:	d10c      	bne.n	8008ec2 <_vfiprintf_r+0x15a>
 8008ea8:	7863      	ldrb	r3, [r4, #1]
 8008eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8008eac:	d134      	bne.n	8008f18 <_vfiprintf_r+0x1b0>
 8008eae:	9b03      	ldr	r3, [sp, #12]
 8008eb0:	1d1a      	adds	r2, r3, #4
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	9203      	str	r2, [sp, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	bfb8      	it	lt
 8008eba:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ebe:	3402      	adds	r4, #2
 8008ec0:	9305      	str	r3, [sp, #20]
 8008ec2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008f98 <_vfiprintf_r+0x230>
 8008ec6:	7821      	ldrb	r1, [r4, #0]
 8008ec8:	2203      	movs	r2, #3
 8008eca:	4650      	mov	r0, sl
 8008ecc:	f7f7 f980 	bl	80001d0 <memchr>
 8008ed0:	b138      	cbz	r0, 8008ee2 <_vfiprintf_r+0x17a>
 8008ed2:	9b04      	ldr	r3, [sp, #16]
 8008ed4:	eba0 000a 	sub.w	r0, r0, sl
 8008ed8:	2240      	movs	r2, #64	; 0x40
 8008eda:	4082      	lsls	r2, r0
 8008edc:	4313      	orrs	r3, r2
 8008ede:	3401      	adds	r4, #1
 8008ee0:	9304      	str	r3, [sp, #16]
 8008ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee6:	4829      	ldr	r0, [pc, #164]	; (8008f8c <_vfiprintf_r+0x224>)
 8008ee8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008eec:	2206      	movs	r2, #6
 8008eee:	f7f7 f96f 	bl	80001d0 <memchr>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	d03f      	beq.n	8008f76 <_vfiprintf_r+0x20e>
 8008ef6:	4b26      	ldr	r3, [pc, #152]	; (8008f90 <_vfiprintf_r+0x228>)
 8008ef8:	bb1b      	cbnz	r3, 8008f42 <_vfiprintf_r+0x1da>
 8008efa:	9b03      	ldr	r3, [sp, #12]
 8008efc:	3307      	adds	r3, #7
 8008efe:	f023 0307 	bic.w	r3, r3, #7
 8008f02:	3308      	adds	r3, #8
 8008f04:	9303      	str	r3, [sp, #12]
 8008f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f08:	443b      	add	r3, r7
 8008f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0c:	e768      	b.n	8008de0 <_vfiprintf_r+0x78>
 8008f0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f12:	460c      	mov	r4, r1
 8008f14:	2001      	movs	r0, #1
 8008f16:	e7a6      	b.n	8008e66 <_vfiprintf_r+0xfe>
 8008f18:	2300      	movs	r3, #0
 8008f1a:	3401      	adds	r4, #1
 8008f1c:	9305      	str	r3, [sp, #20]
 8008f1e:	4619      	mov	r1, r3
 8008f20:	f04f 0c0a 	mov.w	ip, #10
 8008f24:	4620      	mov	r0, r4
 8008f26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f2a:	3a30      	subs	r2, #48	; 0x30
 8008f2c:	2a09      	cmp	r2, #9
 8008f2e:	d903      	bls.n	8008f38 <_vfiprintf_r+0x1d0>
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d0c6      	beq.n	8008ec2 <_vfiprintf_r+0x15a>
 8008f34:	9105      	str	r1, [sp, #20]
 8008f36:	e7c4      	b.n	8008ec2 <_vfiprintf_r+0x15a>
 8008f38:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e7f0      	b.n	8008f24 <_vfiprintf_r+0x1bc>
 8008f42:	ab03      	add	r3, sp, #12
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	462a      	mov	r2, r5
 8008f48:	4b12      	ldr	r3, [pc, #72]	; (8008f94 <_vfiprintf_r+0x22c>)
 8008f4a:	a904      	add	r1, sp, #16
 8008f4c:	4630      	mov	r0, r6
 8008f4e:	f7fb fe4d 	bl	8004bec <_printf_float>
 8008f52:	4607      	mov	r7, r0
 8008f54:	1c78      	adds	r0, r7, #1
 8008f56:	d1d6      	bne.n	8008f06 <_vfiprintf_r+0x19e>
 8008f58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f5a:	07d9      	lsls	r1, r3, #31
 8008f5c:	d405      	bmi.n	8008f6a <_vfiprintf_r+0x202>
 8008f5e:	89ab      	ldrh	r3, [r5, #12]
 8008f60:	059a      	lsls	r2, r3, #22
 8008f62:	d402      	bmi.n	8008f6a <_vfiprintf_r+0x202>
 8008f64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f66:	f7fc fdbb 	bl	8005ae0 <__retarget_lock_release_recursive>
 8008f6a:	89ab      	ldrh	r3, [r5, #12]
 8008f6c:	065b      	lsls	r3, r3, #25
 8008f6e:	f53f af1d 	bmi.w	8008dac <_vfiprintf_r+0x44>
 8008f72:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f74:	e71c      	b.n	8008db0 <_vfiprintf_r+0x48>
 8008f76:	ab03      	add	r3, sp, #12
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	462a      	mov	r2, r5
 8008f7c:	4b05      	ldr	r3, [pc, #20]	; (8008f94 <_vfiprintf_r+0x22c>)
 8008f7e:	a904      	add	r1, sp, #16
 8008f80:	4630      	mov	r0, r6
 8008f82:	f7fc f8d7 	bl	8005134 <_printf_i>
 8008f86:	e7e4      	b.n	8008f52 <_vfiprintf_r+0x1ea>
 8008f88:	08009619 	.word	0x08009619
 8008f8c:	08009623 	.word	0x08009623
 8008f90:	08004bed 	.word	0x08004bed
 8008f94:	08008d45 	.word	0x08008d45
 8008f98:	0800961f 	.word	0x0800961f

08008f9c <__swbuf_r>:
 8008f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9e:	460e      	mov	r6, r1
 8008fa0:	4614      	mov	r4, r2
 8008fa2:	4605      	mov	r5, r0
 8008fa4:	b118      	cbz	r0, 8008fae <__swbuf_r+0x12>
 8008fa6:	6a03      	ldr	r3, [r0, #32]
 8008fa8:	b90b      	cbnz	r3, 8008fae <__swbuf_r+0x12>
 8008faa:	f7fc fc81 	bl	80058b0 <__sinit>
 8008fae:	69a3      	ldr	r3, [r4, #24]
 8008fb0:	60a3      	str	r3, [r4, #8]
 8008fb2:	89a3      	ldrh	r3, [r4, #12]
 8008fb4:	071a      	lsls	r2, r3, #28
 8008fb6:	d525      	bpl.n	8009004 <__swbuf_r+0x68>
 8008fb8:	6923      	ldr	r3, [r4, #16]
 8008fba:	b31b      	cbz	r3, 8009004 <__swbuf_r+0x68>
 8008fbc:	6823      	ldr	r3, [r4, #0]
 8008fbe:	6922      	ldr	r2, [r4, #16]
 8008fc0:	1a98      	subs	r0, r3, r2
 8008fc2:	6963      	ldr	r3, [r4, #20]
 8008fc4:	b2f6      	uxtb	r6, r6
 8008fc6:	4283      	cmp	r3, r0
 8008fc8:	4637      	mov	r7, r6
 8008fca:	dc04      	bgt.n	8008fd6 <__swbuf_r+0x3a>
 8008fcc:	4621      	mov	r1, r4
 8008fce:	4628      	mov	r0, r5
 8008fd0:	f7ff fa2a 	bl	8008428 <_fflush_r>
 8008fd4:	b9e0      	cbnz	r0, 8009010 <__swbuf_r+0x74>
 8008fd6:	68a3      	ldr	r3, [r4, #8]
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	60a3      	str	r3, [r4, #8]
 8008fdc:	6823      	ldr	r3, [r4, #0]
 8008fde:	1c5a      	adds	r2, r3, #1
 8008fe0:	6022      	str	r2, [r4, #0]
 8008fe2:	701e      	strb	r6, [r3, #0]
 8008fe4:	6962      	ldr	r2, [r4, #20]
 8008fe6:	1c43      	adds	r3, r0, #1
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d004      	beq.n	8008ff6 <__swbuf_r+0x5a>
 8008fec:	89a3      	ldrh	r3, [r4, #12]
 8008fee:	07db      	lsls	r3, r3, #31
 8008ff0:	d506      	bpl.n	8009000 <__swbuf_r+0x64>
 8008ff2:	2e0a      	cmp	r6, #10
 8008ff4:	d104      	bne.n	8009000 <__swbuf_r+0x64>
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	f7ff fa15 	bl	8008428 <_fflush_r>
 8008ffe:	b938      	cbnz	r0, 8009010 <__swbuf_r+0x74>
 8009000:	4638      	mov	r0, r7
 8009002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009004:	4621      	mov	r1, r4
 8009006:	4628      	mov	r0, r5
 8009008:	f000 f806 	bl	8009018 <__swsetup_r>
 800900c:	2800      	cmp	r0, #0
 800900e:	d0d5      	beq.n	8008fbc <__swbuf_r+0x20>
 8009010:	f04f 37ff 	mov.w	r7, #4294967295
 8009014:	e7f4      	b.n	8009000 <__swbuf_r+0x64>
	...

08009018 <__swsetup_r>:
 8009018:	b538      	push	{r3, r4, r5, lr}
 800901a:	4b2a      	ldr	r3, [pc, #168]	; (80090c4 <__swsetup_r+0xac>)
 800901c:	4605      	mov	r5, r0
 800901e:	6818      	ldr	r0, [r3, #0]
 8009020:	460c      	mov	r4, r1
 8009022:	b118      	cbz	r0, 800902c <__swsetup_r+0x14>
 8009024:	6a03      	ldr	r3, [r0, #32]
 8009026:	b90b      	cbnz	r3, 800902c <__swsetup_r+0x14>
 8009028:	f7fc fc42 	bl	80058b0 <__sinit>
 800902c:	89a3      	ldrh	r3, [r4, #12]
 800902e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009032:	0718      	lsls	r0, r3, #28
 8009034:	d422      	bmi.n	800907c <__swsetup_r+0x64>
 8009036:	06d9      	lsls	r1, r3, #27
 8009038:	d407      	bmi.n	800904a <__swsetup_r+0x32>
 800903a:	2309      	movs	r3, #9
 800903c:	602b      	str	r3, [r5, #0]
 800903e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009042:	81a3      	strh	r3, [r4, #12]
 8009044:	f04f 30ff 	mov.w	r0, #4294967295
 8009048:	e034      	b.n	80090b4 <__swsetup_r+0x9c>
 800904a:	0758      	lsls	r0, r3, #29
 800904c:	d512      	bpl.n	8009074 <__swsetup_r+0x5c>
 800904e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009050:	b141      	cbz	r1, 8009064 <__swsetup_r+0x4c>
 8009052:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009056:	4299      	cmp	r1, r3
 8009058:	d002      	beq.n	8009060 <__swsetup_r+0x48>
 800905a:	4628      	mov	r0, r5
 800905c:	f7fd fbc2 	bl	80067e4 <_free_r>
 8009060:	2300      	movs	r3, #0
 8009062:	6363      	str	r3, [r4, #52]	; 0x34
 8009064:	89a3      	ldrh	r3, [r4, #12]
 8009066:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800906a:	81a3      	strh	r3, [r4, #12]
 800906c:	2300      	movs	r3, #0
 800906e:	6063      	str	r3, [r4, #4]
 8009070:	6923      	ldr	r3, [r4, #16]
 8009072:	6023      	str	r3, [r4, #0]
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	f043 0308 	orr.w	r3, r3, #8
 800907a:	81a3      	strh	r3, [r4, #12]
 800907c:	6923      	ldr	r3, [r4, #16]
 800907e:	b94b      	cbnz	r3, 8009094 <__swsetup_r+0x7c>
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009086:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800908a:	d003      	beq.n	8009094 <__swsetup_r+0x7c>
 800908c:	4621      	mov	r1, r4
 800908e:	4628      	mov	r0, r5
 8009090:	f000 f884 	bl	800919c <__smakebuf_r>
 8009094:	89a0      	ldrh	r0, [r4, #12]
 8009096:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800909a:	f010 0301 	ands.w	r3, r0, #1
 800909e:	d00a      	beq.n	80090b6 <__swsetup_r+0x9e>
 80090a0:	2300      	movs	r3, #0
 80090a2:	60a3      	str	r3, [r4, #8]
 80090a4:	6963      	ldr	r3, [r4, #20]
 80090a6:	425b      	negs	r3, r3
 80090a8:	61a3      	str	r3, [r4, #24]
 80090aa:	6923      	ldr	r3, [r4, #16]
 80090ac:	b943      	cbnz	r3, 80090c0 <__swsetup_r+0xa8>
 80090ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090b2:	d1c4      	bne.n	800903e <__swsetup_r+0x26>
 80090b4:	bd38      	pop	{r3, r4, r5, pc}
 80090b6:	0781      	lsls	r1, r0, #30
 80090b8:	bf58      	it	pl
 80090ba:	6963      	ldrpl	r3, [r4, #20]
 80090bc:	60a3      	str	r3, [r4, #8]
 80090be:	e7f4      	b.n	80090aa <__swsetup_r+0x92>
 80090c0:	2000      	movs	r0, #0
 80090c2:	e7f7      	b.n	80090b4 <__swsetup_r+0x9c>
 80090c4:	20000064 	.word	0x20000064

080090c8 <_raise_r>:
 80090c8:	291f      	cmp	r1, #31
 80090ca:	b538      	push	{r3, r4, r5, lr}
 80090cc:	4604      	mov	r4, r0
 80090ce:	460d      	mov	r5, r1
 80090d0:	d904      	bls.n	80090dc <_raise_r+0x14>
 80090d2:	2316      	movs	r3, #22
 80090d4:	6003      	str	r3, [r0, #0]
 80090d6:	f04f 30ff 	mov.w	r0, #4294967295
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80090de:	b112      	cbz	r2, 80090e6 <_raise_r+0x1e>
 80090e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090e4:	b94b      	cbnz	r3, 80090fa <_raise_r+0x32>
 80090e6:	4620      	mov	r0, r4
 80090e8:	f000 f830 	bl	800914c <_getpid_r>
 80090ec:	462a      	mov	r2, r5
 80090ee:	4601      	mov	r1, r0
 80090f0:	4620      	mov	r0, r4
 80090f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090f6:	f000 b817 	b.w	8009128 <_kill_r>
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d00a      	beq.n	8009114 <_raise_r+0x4c>
 80090fe:	1c59      	adds	r1, r3, #1
 8009100:	d103      	bne.n	800910a <_raise_r+0x42>
 8009102:	2316      	movs	r3, #22
 8009104:	6003      	str	r3, [r0, #0]
 8009106:	2001      	movs	r0, #1
 8009108:	e7e7      	b.n	80090da <_raise_r+0x12>
 800910a:	2400      	movs	r4, #0
 800910c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009110:	4628      	mov	r0, r5
 8009112:	4798      	blx	r3
 8009114:	2000      	movs	r0, #0
 8009116:	e7e0      	b.n	80090da <_raise_r+0x12>

08009118 <raise>:
 8009118:	4b02      	ldr	r3, [pc, #8]	; (8009124 <raise+0xc>)
 800911a:	4601      	mov	r1, r0
 800911c:	6818      	ldr	r0, [r3, #0]
 800911e:	f7ff bfd3 	b.w	80090c8 <_raise_r>
 8009122:	bf00      	nop
 8009124:	20000064 	.word	0x20000064

08009128 <_kill_r>:
 8009128:	b538      	push	{r3, r4, r5, lr}
 800912a:	4d07      	ldr	r5, [pc, #28]	; (8009148 <_kill_r+0x20>)
 800912c:	2300      	movs	r3, #0
 800912e:	4604      	mov	r4, r0
 8009130:	4608      	mov	r0, r1
 8009132:	4611      	mov	r1, r2
 8009134:	602b      	str	r3, [r5, #0]
 8009136:	f7f8 f941 	bl	80013bc <_kill>
 800913a:	1c43      	adds	r3, r0, #1
 800913c:	d102      	bne.n	8009144 <_kill_r+0x1c>
 800913e:	682b      	ldr	r3, [r5, #0]
 8009140:	b103      	cbz	r3, 8009144 <_kill_r+0x1c>
 8009142:	6023      	str	r3, [r4, #0]
 8009144:	bd38      	pop	{r3, r4, r5, pc}
 8009146:	bf00      	nop
 8009148:	20000458 	.word	0x20000458

0800914c <_getpid_r>:
 800914c:	f7f8 b92e 	b.w	80013ac <_getpid>

08009150 <__swhatbuf_r>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	460c      	mov	r4, r1
 8009154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009158:	2900      	cmp	r1, #0
 800915a:	b096      	sub	sp, #88	; 0x58
 800915c:	4615      	mov	r5, r2
 800915e:	461e      	mov	r6, r3
 8009160:	da0d      	bge.n	800917e <__swhatbuf_r+0x2e>
 8009162:	89a3      	ldrh	r3, [r4, #12]
 8009164:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009168:	f04f 0100 	mov.w	r1, #0
 800916c:	bf0c      	ite	eq
 800916e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009172:	2340      	movne	r3, #64	; 0x40
 8009174:	2000      	movs	r0, #0
 8009176:	6031      	str	r1, [r6, #0]
 8009178:	602b      	str	r3, [r5, #0]
 800917a:	b016      	add	sp, #88	; 0x58
 800917c:	bd70      	pop	{r4, r5, r6, pc}
 800917e:	466a      	mov	r2, sp
 8009180:	f000 f848 	bl	8009214 <_fstat_r>
 8009184:	2800      	cmp	r0, #0
 8009186:	dbec      	blt.n	8009162 <__swhatbuf_r+0x12>
 8009188:	9901      	ldr	r1, [sp, #4]
 800918a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800918e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009192:	4259      	negs	r1, r3
 8009194:	4159      	adcs	r1, r3
 8009196:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800919a:	e7eb      	b.n	8009174 <__swhatbuf_r+0x24>

0800919c <__smakebuf_r>:
 800919c:	898b      	ldrh	r3, [r1, #12]
 800919e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80091a0:	079d      	lsls	r5, r3, #30
 80091a2:	4606      	mov	r6, r0
 80091a4:	460c      	mov	r4, r1
 80091a6:	d507      	bpl.n	80091b8 <__smakebuf_r+0x1c>
 80091a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80091ac:	6023      	str	r3, [r4, #0]
 80091ae:	6123      	str	r3, [r4, #16]
 80091b0:	2301      	movs	r3, #1
 80091b2:	6163      	str	r3, [r4, #20]
 80091b4:	b002      	add	sp, #8
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	ab01      	add	r3, sp, #4
 80091ba:	466a      	mov	r2, sp
 80091bc:	f7ff ffc8 	bl	8009150 <__swhatbuf_r>
 80091c0:	9900      	ldr	r1, [sp, #0]
 80091c2:	4605      	mov	r5, r0
 80091c4:	4630      	mov	r0, r6
 80091c6:	f7fd fb81 	bl	80068cc <_malloc_r>
 80091ca:	b948      	cbnz	r0, 80091e0 <__smakebuf_r+0x44>
 80091cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091d0:	059a      	lsls	r2, r3, #22
 80091d2:	d4ef      	bmi.n	80091b4 <__smakebuf_r+0x18>
 80091d4:	f023 0303 	bic.w	r3, r3, #3
 80091d8:	f043 0302 	orr.w	r3, r3, #2
 80091dc:	81a3      	strh	r3, [r4, #12]
 80091de:	e7e3      	b.n	80091a8 <__smakebuf_r+0xc>
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	6020      	str	r0, [r4, #0]
 80091e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091e8:	81a3      	strh	r3, [r4, #12]
 80091ea:	9b00      	ldr	r3, [sp, #0]
 80091ec:	6163      	str	r3, [r4, #20]
 80091ee:	9b01      	ldr	r3, [sp, #4]
 80091f0:	6120      	str	r0, [r4, #16]
 80091f2:	b15b      	cbz	r3, 800920c <__smakebuf_r+0x70>
 80091f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091f8:	4630      	mov	r0, r6
 80091fa:	f000 f81d 	bl	8009238 <_isatty_r>
 80091fe:	b128      	cbz	r0, 800920c <__smakebuf_r+0x70>
 8009200:	89a3      	ldrh	r3, [r4, #12]
 8009202:	f023 0303 	bic.w	r3, r3, #3
 8009206:	f043 0301 	orr.w	r3, r3, #1
 800920a:	81a3      	strh	r3, [r4, #12]
 800920c:	89a3      	ldrh	r3, [r4, #12]
 800920e:	431d      	orrs	r5, r3
 8009210:	81a5      	strh	r5, [r4, #12]
 8009212:	e7cf      	b.n	80091b4 <__smakebuf_r+0x18>

08009214 <_fstat_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d07      	ldr	r5, [pc, #28]	; (8009234 <_fstat_r+0x20>)
 8009218:	2300      	movs	r3, #0
 800921a:	4604      	mov	r4, r0
 800921c:	4608      	mov	r0, r1
 800921e:	4611      	mov	r1, r2
 8009220:	602b      	str	r3, [r5, #0]
 8009222:	f7f8 f92a 	bl	800147a <_fstat>
 8009226:	1c43      	adds	r3, r0, #1
 8009228:	d102      	bne.n	8009230 <_fstat_r+0x1c>
 800922a:	682b      	ldr	r3, [r5, #0]
 800922c:	b103      	cbz	r3, 8009230 <_fstat_r+0x1c>
 800922e:	6023      	str	r3, [r4, #0]
 8009230:	bd38      	pop	{r3, r4, r5, pc}
 8009232:	bf00      	nop
 8009234:	20000458 	.word	0x20000458

08009238 <_isatty_r>:
 8009238:	b538      	push	{r3, r4, r5, lr}
 800923a:	4d06      	ldr	r5, [pc, #24]	; (8009254 <_isatty_r+0x1c>)
 800923c:	2300      	movs	r3, #0
 800923e:	4604      	mov	r4, r0
 8009240:	4608      	mov	r0, r1
 8009242:	602b      	str	r3, [r5, #0]
 8009244:	f7f8 f929 	bl	800149a <_isatty>
 8009248:	1c43      	adds	r3, r0, #1
 800924a:	d102      	bne.n	8009252 <_isatty_r+0x1a>
 800924c:	682b      	ldr	r3, [r5, #0]
 800924e:	b103      	cbz	r3, 8009252 <_isatty_r+0x1a>
 8009250:	6023      	str	r3, [r4, #0]
 8009252:	bd38      	pop	{r3, r4, r5, pc}
 8009254:	20000458 	.word	0x20000458

08009258 <_init>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	bf00      	nop
 800925c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800925e:	bc08      	pop	{r3}
 8009260:	469e      	mov	lr, r3
 8009262:	4770      	bx	lr

08009264 <_fini>:
 8009264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009266:	bf00      	nop
 8009268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800926a:	bc08      	pop	{r3}
 800926c:	469e      	mov	lr, r3
 800926e:	4770      	bx	lr
