Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 30 14:36:46 2024
| Host         : DESKTOP-QI9LVGJ running 64-bit major release  (build 9200)
| Command      : report_drc -file execute_drc_routed.rpt -pb execute_drc_routed.pb -rpx execute_drc_routed.rpx
| Design       : execute
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+------------------+------------------------+------------+
| Rule     | Severity         | Description            | Violations |
+----------+------------------+------------------------+------------+
| CFGBVS-2 | Critical Warning | CFGBVS Design Property | 1          |
+----------+------------------+------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-2#1 Critical Warning
CFGBVS Design Property  
The CFGBVS property is not set for current_design. To indicate how the configuration bank voltage select (CSGBVS) pin will be used, the CFGBVS property must be set to VCCO or GND.  This will determine the I/O voltage support for the pins in bank 0.  Refer to device configuration user guide for more information.
Related violations: <none>


