{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730239870021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730239870023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 19:11:09 2024 " "Processing started: Tue Oct 29 19:11:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730239870023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239870023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pbl_Cachorro -c Pbl_Cachorro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pbl_Cachorro -c Pbl_Cachorro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239870023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730239870695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730239870696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl_cachorro.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl_cachorro.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pbl_Cachorro " "Found entity 1: Pbl_Cachorro" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorfrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_T " "Found entity 1: Flip_Flop_T" {  } { { "Flip_Flop_T.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Flip_Flop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimento.v 1 1 " "Found 1 design units, including 1 entities, in source file movimento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Movimento " "Found entity 1: Movimento" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip_Flop_D " "Found entity 1: Flip_Flop_D" {  } { { "Flip_Flop_D.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Flip_Flop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo_movimento.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo_movimento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tempo_Movimento " "Found entity 1: Tempo_Movimento" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884099 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1730239884103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239884104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239884104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notFS Pbl_Cachorro.v(10) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(10): created implicit net for \"notFS\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FS Pbl_Cachorro.v(10) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(10): created implicit net for \"FS\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notLD Pbl_Cachorro.v(11) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(11): created implicit net for \"notLD\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notBotao Pbl_Cachorro.v(12) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(12): created implicit net for \"notBotao\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 Pbl_Cachorro.v(15) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(15): created implicit net for \"aux1\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux2 Pbl_Cachorro.v(16) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(16): created implicit net for \"aux2\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TA7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TA7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TB7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TB7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TC7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TC7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TD7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TD7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TE7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TE7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TF7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TF7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TG7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TG7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TP7 Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"TP7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tempo Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"Tempo\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Erro Pbl_Cachorro.v(23) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(23): created implicit net for \"Erro\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"reset\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "preset Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"preset\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"A7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"B7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"C7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"D7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"E7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"F7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"G7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P7 Pbl_Cachorro.v(25) " "Verilog HDL Implicit Net warning at Pbl_Cachorro.v(25): created implicit net for \"P7\"" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q DivisorFrequencia.v(6) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(6): created implicit net for \"Q\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q0 DivisorFrequencia.v(7) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(7): created implicit net for \"Q0\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 DivisorFrequencia.v(8) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(8): created implicit net for \"Q1\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 DivisorFrequencia.v(9) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(9): created implicit net for \"Q2\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 DivisorFrequencia.v(10) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(10): created implicit net for \"Q3\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 DivisorFrequencia.v(11) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(11): created implicit net for \"Q4\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 DivisorFrequencia.v(12) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(12): created implicit net for \"Q5\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 DivisorFrequencia.v(13) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(13): created implicit net for \"Q6\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 DivisorFrequencia.v(14) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(14): created implicit net for \"Q7\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 DivisorFrequencia.v(15) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(15): created implicit net for \"Q8\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 DivisorFrequencia.v(16) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(16): created implicit net for \"Q9\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 DivisorFrequencia.v(17) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(17): created implicit net for \"Q10\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q11 DivisorFrequencia.v(18) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(18): created implicit net for \"Q11\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 DivisorFrequencia.v(19) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(19): created implicit net for \"Q12\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 DivisorFrequencia.v(20) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(20): created implicit net for \"Q13\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 DivisorFrequencia.v(21) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(21): created implicit net for \"Q14\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 DivisorFrequencia.v(23) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(23): created implicit net for \"Q16\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q17 DivisorFrequencia.v(24) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(24): created implicit net for \"Q17\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 DivisorFrequencia.v(25) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(25): created implicit net for \"Q18\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 DivisorFrequencia.v(26) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(26): created implicit net for \"Q19\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 DivisorFrequencia.v(27) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(27): created implicit net for \"Q20\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q21 DivisorFrequencia.v(28) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(28): created implicit net for \"Q21\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q22 DivisorFrequencia.v(29) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(29): created implicit net for \"Q22\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 DivisorFrequencia.v(30) " "Verilog HDL Implicit Net warning at DivisorFrequencia.v(30): created implicit net for \"Q23\"" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M1 Movimento.v(7) " "Verilog HDL Implicit Net warning at Movimento.v(7): created implicit net for \"M1\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M2 Movimento.v(8) " "Verilog HDL Implicit Net warning at Movimento.v(8): created implicit net for \"M2\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M3 Movimento.v(9) " "Verilog HDL Implicit Net warning at Movimento.v(9): created implicit net for \"M3\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notM1 Movimento.v(12) " "Verilog HDL Implicit Net warning at Movimento.v(12): created implicit net for \"notM1\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notM2 Movimento.v(13) " "Verilog HDL Implicit Net warning at Movimento.v(13): created implicit net for \"notM2\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notM3 Movimento.v(14) " "Verilog HDL Implicit Net warning at Movimento.v(14): created implicit net for \"notM3\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ1 Movimento.v(15) " "Verilog HDL Implicit Net warning at Movimento.v(15): created implicit net for \"notQ1\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ2 Movimento.v(16) " "Verilog HDL Implicit Net warning at Movimento.v(16): created implicit net for \"notQ2\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notQ3 Movimento.v(17) " "Verilog HDL Implicit Net warning at Movimento.v(17): created implicit net for \"notQ3\"" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not2s Tempo_Movimento.v(7) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(7): created implicit net for \"not2s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not4s Tempo_Movimento.v(8) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(8): created implicit net for \"not4s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not8s Tempo_Movimento.v(9) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(9): created implicit net for \"not8s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1s Tempo_Movimento.v(15) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(15): created implicit net for \"F1s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F8s Tempo_Movimento.v(15) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(15): created implicit net for \"F8s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F4s Tempo_Movimento.v(15) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(15): created implicit net for \"F4s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2s Tempo_Movimento.v(15) " "Verilog HDL Implicit Net warning at Tempo_Movimento.v(15): created implicit net for \"F2s\"" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSeletor Mux.v(9) " "Verilog HDL Implicit Net warning at Mux.v(9): created implicit net for \"notSeletor\"" {  } { { "Mux.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Mux.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux0 Mux.v(12) " "Verilog HDL Implicit Net warning at Mux.v(12): created implicit net for \"aux0\"" {  } { { "Mux.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Mux.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aux1 Mux.v(13) " "Verilog HDL Implicit Net warning at Mux.v(13): created implicit net for \"aux1\"" {  } { { "Mux.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Mux.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884110 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(6) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(6): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(7) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(7): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(8) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(8): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(9) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(9): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(10) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(10): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(11) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(11): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(12) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(12): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(13) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(13): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(14) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(14): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(15) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(15): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(16) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(16): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(17) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(17): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(18) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(18): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(19) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(19): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884111 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(20) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(20): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(21) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(21): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(22) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(22): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(23) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(23): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(24) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(24): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(25) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(25): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(26) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(26): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(27) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(27): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(28) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(28): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(29) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(29): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(30) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(30): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(31) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(31): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(32) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(32): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(33) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(33): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DivisorFrequencia.v(34) " "Verilog HDL Instantiation warning at DivisorFrequencia.v(34): instance has no name" {  } { { "DivisorFrequencia.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Tempo_Movimento.v(15) " "Verilog HDL Instantiation warning at Tempo_Movimento.v(15): instance has no name" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(23) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(23): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Movimento.v(7) " "Verilog HDL Instantiation warning at Movimento.v(7): instance has no name" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Movimento.v(8) " "Verilog HDL Instantiation warning at Movimento.v(8): instance has no name" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Movimento.v(9) " "Verilog HDL Instantiation warning at Movimento.v(9): instance has no name" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(25) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(25): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(28) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(28): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(29) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(29): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(30) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(30): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(31) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(31): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(32) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(32): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884113 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(33) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(33): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884114 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(34) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(34): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884114 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pbl_Cachorro.v(35) " "Verilog HDL Instantiation warning at Pbl_Cachorro.v(35): instance has no name" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730239884114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pbl_Cachorro " "Elaborating entity \"Pbl_Cachorro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730239884171 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Pbl_Cachorro.v(8) " "Verilog HDL warning at Pbl_Cachorro.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730239884175 "|Pbl_Cachorro"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Pbl_Cachorro.v(9) " "Verilog HDL warning at Pbl_Cachorro.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730239884176 "|Pbl_Cachorro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tempo_Movimento Tempo_Movimento:comb_13 " "Elaborating entity \"Tempo_Movimento\" for hierarchy \"Tempo_Movimento:comb_13\"" {  } { { "../Pbl_Cachorro.v" "comb_13" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884207 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Tempo_Movimento.v(57) " "Verilog HDL warning at Tempo_Movimento.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730239884208 "|Pbl_Cachorro|Tempo_Movimento:comb_13"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Tempo_Movimento.v(60) " "Verilog HDL warning at Tempo_Movimento.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730239884208 "|Pbl_Cachorro|Tempo_Movimento:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Erro Tempo_Movimento.v(4) " "Output port \"Erro\" at Tempo_Movimento.v(4) has no driver" {  } { { "Tempo_Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730239884208 "|Pbl_Cachorro|Tempo_Movimento:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrequencia Tempo_Movimento:comb_13\|DivisorFrequencia:comb_6 " "Elaborating entity \"DivisorFrequencia\" for hierarchy \"Tempo_Movimento:comb_13\|DivisorFrequencia:comb_6\"" {  } { { "Tempo_Movimento.v" "comb_6" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Tempo_Movimento.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_T Tempo_Movimento:comb_13\|DivisorFrequencia:comb_6\|Flip_Flop_T:comb_3 " "Elaborating entity \"Flip_Flop_T\" for hierarchy \"Tempo_Movimento:comb_13\|DivisorFrequencia:comb_6\|Flip_Flop_T:comb_3\"" {  } { { "DivisorFrequencia.v" "comb_3" { Text "C:/Users/Walace/Documents/PBL-Cachorro/DivisorFrequencia.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Movimento Movimento:comb_14 " "Elaborating entity \"Movimento\" for hierarchy \"Movimento:comb_14\"" {  } { { "../Pbl_Cachorro.v" "comb_14" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884275 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Movimento.v(67) " "Verilog HDL warning at Movimento.v(67): actual bit length 32 differs from formal bit length 1" {  } { { "Movimento.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 67 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730239884278 "|Pbl_Cachorro|Movimento:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop_D Movimento:comb_14\|Flip_Flop_D:comb_3 " "Elaborating entity \"Flip_Flop_D\" for hierarchy \"Movimento:comb_14\|Flip_Flop_D:comb_3\"" {  } { { "Movimento.v" "comb_3" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Movimento.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:comb_15 " "Elaborating entity \"Mux\" for hierarchy \"Mux:comb_15\"" {  } { { "../Pbl_Cachorro.v" "comb_15" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239884301 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730239884681 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SP VCC " "Pin \"SP\" is stuck at VCC" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239884718 "|Pbl_Cachorro|SP"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2 VCC " "Pin \"Disp2\" is stuck at VCC" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239884718 "|Pbl_Cachorro|Disp2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3 VCC " "Pin \"Disp3\" is stuck at VCC" {  } { { "../Pbl_Cachorro.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Pbl_Cachorro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239884718 "|Pbl_Cachorro|Disp3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730239884718 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Flip_Flop_D.v" "" { Text "C:/Users/Walace/Documents/PBL-Cachorro/Flip_Flop_D.v" 3 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730239884726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730239884863 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730239884863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730239884863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730239884863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730239885024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 19:11:25 2024 " "Processing ended: Tue Oct 29 19:11:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730239885024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730239885024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730239885024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239885024 ""}
