
out/test.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000040000000 <start>:
    40000000:	580000c0 	ldr	x0, 40000018 <end+0x8>
    40000004:	9100001f 	mov	sp, x0
    40000008:	9400003e 	bl	40000100 <main>
    4000000c:	14000001 	b	40000010 <end>

0000000040000010 <end>:
    40000010:	aa0003e0 	mov	x0, x0
    40000014:	17ffffff 	b	40000010 <end>
    40000018:	400011fc 	.word	0x400011fc
    4000001c:	00000000 	.word	0x00000000

0000000040000020 <uart_print>:
    40000020:	d10043ff 	sub	sp, sp, #0x10
    40000024:	f90007e0 	str	x0, [sp, #8]
    40000028:	14000008 	b	40000048 <uart_print+0x28>
    4000002c:	f94007e0 	ldr	x0, [sp, #8]
    40000030:	39400001 	ldrb	w1, [x0]
    40000034:	d2a12000 	mov	x0, #0x9000000             	// #150994944
    40000038:	b9000001 	str	w1, [x0]
    4000003c:	f94007e0 	ldr	x0, [sp, #8]
    40000040:	91000400 	add	x0, x0, #0x1
    40000044:	f90007e0 	str	x0, [sp, #8]
    40000048:	f94007e0 	ldr	x0, [sp, #8]
    4000004c:	39400000 	ldrb	w0, [x0]
    40000050:	7100001f 	cmp	w0, #0x0
    40000054:	54fffec1 	b.ne	4000002c <uart_print+0xc>  // b.any
    40000058:	d503201f 	nop
    4000005c:	d503201f 	nop
    40000060:	910043ff 	add	sp, sp, #0x10
    40000064:	d65f03c0 	ret

0000000040000068 <sub>:
    40000068:	d10043ff 	sub	sp, sp, #0x10
    4000006c:	b9000fe0 	str	w0, [sp, #12]
    40000070:	b9000be1 	str	w1, [sp, #8]
    40000074:	b9400fe1 	ldr	w1, [sp, #12]
    40000078:	b9400be0 	ldr	w0, [sp, #8]
    4000007c:	0b000020 	add	w0, w1, w0
    40000080:	910043ff 	add	sp, sp, #0x10
    40000084:	d65f03c0 	ret

0000000040000088 <add>:
    40000088:	d100c3ff 	sub	sp, sp, #0x30
    4000008c:	b9001fe0 	str	w0, [sp, #28]
    40000090:	b9001be1 	str	w1, [sp, #24]
    40000094:	b90017e2 	str	w2, [sp, #20]
    40000098:	b90013e3 	str	w3, [sp, #16]
    4000009c:	b9000fe4 	str	w4, [sp, #12]
    400000a0:	b9000be5 	str	w5, [sp, #8]
    400000a4:	b90007e6 	str	w6, [sp, #4]
    400000a8:	b90003e7 	str	w7, [sp]
    400000ac:	b9401fe1 	ldr	w1, [sp, #28]
    400000b0:	b9401be0 	ldr	w0, [sp, #24]
    400000b4:	0b000021 	add	w1, w1, w0
    400000b8:	b94017e0 	ldr	w0, [sp, #20]
    400000bc:	0b000021 	add	w1, w1, w0
    400000c0:	b94013e0 	ldr	w0, [sp, #16]
    400000c4:	0b000021 	add	w1, w1, w0
    400000c8:	b9400fe0 	ldr	w0, [sp, #12]
    400000cc:	0b000021 	add	w1, w1, w0
    400000d0:	b9400be0 	ldr	w0, [sp, #8]
    400000d4:	0b000021 	add	w1, w1, w0
    400000d8:	b94007e0 	ldr	w0, [sp, #4]
    400000dc:	0b000021 	add	w1, w1, w0
    400000e0:	b94003e0 	ldr	w0, [sp]
    400000e4:	0b000020 	add	w0, w1, w0
    400000e8:	b94033e1 	ldr	w1, [sp, #48]
    400000ec:	0b000020 	add	w0, w1, w0
    400000f0:	b9002fe0 	str	w0, [sp, #44]
    400000f4:	b9402fe0 	ldr	w0, [sp, #44]
    400000f8:	9100c3ff 	add	sp, sp, #0x30
    400000fc:	d65f03c0 	ret

0000000040000100 <main>:
    40000100:	d100c3ff 	sub	sp, sp, #0x30
    40000104:	a9017bfd 	stp	x29, x30, [sp, #16]
    40000108:	910043fd 	add	x29, sp, #0x10
    4000010c:	52800160 	mov	w0, #0xb                   	// #11
    40000110:	b9002fe0 	str	w0, [sp, #44]
    40000114:	52800180 	mov	w0, #0xc                   	// #12
    40000118:	b9002be0 	str	w0, [sp, #40]
    4000011c:	52800120 	mov	w0, #0x9                   	// #9
    40000120:	b90003e0 	str	w0, [sp]
    40000124:	52800107 	mov	w7, #0x8                   	// #8
    40000128:	528000e6 	mov	w6, #0x7                   	// #7
    4000012c:	528000c5 	mov	w5, #0x6                   	// #6
    40000130:	528000a4 	mov	w4, #0x5                   	// #5
    40000134:	52800083 	mov	w3, #0x4                   	// #4
    40000138:	52800062 	mov	w2, #0x3                   	// #3
    4000013c:	52800041 	mov	w1, #0x2                   	// #2
    40000140:	52800020 	mov	w0, #0x1                   	// #1
    40000144:	97ffffd1 	bl	40000088 <add>
    40000148:	b90027e0 	str	w0, [sp, #36]
    4000014c:	90000000 	adrp	x0, 40000000 <start>
    40000150:	9105c000 	add	x0, x0, #0x170
    40000154:	97ffffb3 	bl	40000020 <uart_print>
    40000158:	52800000 	mov	w0, #0x0                   	// #0
    4000015c:	a9417bfd 	ldp	x29, x30, [sp, #16]
    40000160:	9100c3ff 	add	sp, sp, #0x30
    40000164:	d65f03c0 	ret
