

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_2'
================================================================
* Date:           Tue Mar  2 23:01:14 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13063|  33223|  13063|  33223|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     10|     10|         1|          -|          -|     10|    no    |
        |- ReuseLoop  |  13020|  33180|  31 ~ 79 |          -|          -|    420|    no    |
        | + MultLoop  |     26|     73|        26|          -|          -| 1 ~ 2 |    no    |
        |- Result     |     30|     30|         3|          -|          -|     10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond6)
	3  / (exitcond6)
3 --> 
	4  / (!exitcond)
	29  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_59)
	27  / (tmp_59)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (tmp_70) | (tmp_59)
	6  / (!tmp_59 & !tmp_70)
28 --> 
	3  / true
29 --> 
	30  / (!tmp_62)
30 --> 
	31  / true
31 --> 
	29  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_V = alloca [10 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 32 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%iacc = phi i4 [ %iacc_3, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 34 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.30ns)   --->   "%exitcond6 = icmp eq i4 %iacc, -6" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 35 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%iacc_3 = add i4 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 37 'add' 'iacc_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 39 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = zext i4 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 40 'zext' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 41 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 42 'store' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 43 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 44 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%w_index = phi i9 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 45 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 46 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%w_index_cast = zext i9 %w_index to i11" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 47 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %w_index, -92" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 48 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 420, i64 420, i64 420)"   --->   Operation 49 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.82ns)   --->   "%ir = add i9 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 50 'add' 'ir' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 52 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [420 x i3]* @outidx, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 53 'getelementptr' 'outidx_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 54 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 420> <ROM>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 55 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%out_index = load i3* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 56 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 420> <ROM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_61 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 57 'sext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [84 x i13]* %data_V, i64 0, i64 %tmp_61" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 58 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 59 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 61 'specregionbegin' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%out_index_cast = zext i3 %out_index to i4" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 62 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 63 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%extLd = zext i13 %data_V_load to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 64 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.50>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%im = phi i2 [ 0, %1 ], [ %im_3, %7 ]"   --->   Operation 66 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%out_index5 = phi i4 [ %out_index_cast, %1 ], [ %out_index_3, %7 ]" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 67 'phi' 'out_index5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%w_index5 = phi i11 [ %w_index_cast, %1 ], [ %w_index_3, %7 ]"   --->   Operation 68 'phi' 'w_index5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 69 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 70 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.56ns)   --->   "%im_3 = add i2 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 71 'add' 'im_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [15/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 73 'urem' 'tmp_21' <Predicate = (!tmp_59)> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.50>
ST_7 : Operation 74 [14/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 74 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 75 [13/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 75 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.50>
ST_9 : Operation 76 [12/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 76 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.50>
ST_10 : Operation 77 [11/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 77 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 78 [10/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 78 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.50>
ST_12 : Operation 79 [9/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.50>
ST_13 : Operation 80 [8/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.50>
ST_14 : Operation 81 [7/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.50>
ST_15 : Operation 82 [6/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.50>
ST_16 : Operation 83 [5/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.50>
ST_17 : Operation 84 [4/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.50>
ST_18 : Operation 85 [3/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.89>
ST_19 : Operation 86 [2/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%zext_cast = zext i11 %w_index5 to i24" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 88 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i24 %zext_cast, 2497" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.89>
ST_20 : Operation 89 [1/15] (3.50ns)   --->   "%tmp_21 = urem i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'urem' 'tmp_21' <Predicate = true> <Delay = 3.50> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 3.50> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 90 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i24 %zext_cast, 2497" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 91 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul = mul i24 %zext_cast, 2497" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'mul' 'mul' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_23 = zext i11 %tmp_21 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%w17_V_addr = getelementptr [420 x i25]* @w17_V, i64 0, i64 %tmp_23" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'getelementptr' 'w17_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 94 [2/2] (3.25ns)   --->   "%w17_V_load = load i25* %w17_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'load' 'w17_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 420> <ROM>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %mul, i32 20)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 96 [1/2] (3.25ns)   --->   "%w17_V_load = load i25* %w17_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 96 'load' 'w17_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 420> <ROM>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i24.i32.i32(i24 %mul, i32 20, i32 21)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_8, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_60, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 99 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_66 = zext i3 %p_shl8 to i5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 100 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (1.78ns)   --->   "%tmp_67 = sub i5 %tmp_65, %tmp_66" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 101 'sub' 'tmp_67' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.23>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%w17_V_load_cast = sext i25 %w17_V_load to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 102 'sext' 'w17_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_68 = zext i5 %tmp_67 to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 103 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (4.23ns)   --->   "%tmp_72 = lshr i28 %w17_V_load_cast, %tmp_68" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 104 'lshr' 'tmp_72' <Predicate = true> <Delay = 4.23> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i28 %tmp_72 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 105 'trunc' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 3.89>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_64 = zext i4 %out_index5 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 106 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [2/2] (3.89ns)   --->   "%p_Val2_17 = call fastcc i14 @product(i14 %extLd, i14 %tmp_73)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 107 'call' 'p_Val2_17' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%acc_V_addr_6 = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp_64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 108 'getelementptr' 'acc_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 109 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 110 [1/2] (3.65ns)   --->   "%p_Val2_17 = call fastcc i14 @product(i14 %extLd, i14 %tmp_73)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 110 'call' 'p_Val2_17' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 111 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 111 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 113 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_17 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 114 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 115 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 116 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (1.81ns)   --->   "%p_Val2_19 = add i14 %p_Val2_s, %p_Val2_17" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 117 'add' 'p_Val2_19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (2.32ns)   --->   "store i14 %p_Val2_19, i14* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_19, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 119 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_20 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 120 'xor' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_11, %tmp_20" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 121 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_69 = xor i1 %p_Result_11, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 122 'xor' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_69" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 123 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (0.97ns)   --->   "%brmerge8 = xor i1 %p_Result_s, %p_Result_11" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 124 'xor' 'brmerge8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %brmerge8, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 126 'br' <Predicate = (brmerge8)> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 127 'br' <Predicate = (brmerge8 & !overflow)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.51>
ST_27 : Operation 128 [1/1] (2.32ns)   --->   "store i14 -8192, i14* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 128 'store' <Predicate = (!tmp_59 & brmerge8 & !overflow & underflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 129 'br' <Predicate = (!tmp_59 & brmerge8 & !overflow & underflow)> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 130 'br' <Predicate = (!tmp_59 & brmerge8 & !overflow)> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (2.32ns)   --->   "store i14 8191, i14* %acc_V_addr_6, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 131 'store' <Predicate = (!tmp_59 & brmerge8 & overflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 132 'br' <Predicate = (!tmp_59 & brmerge8 & overflow)> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (1.63ns)   --->   "%w_index_3 = add i11 %w_index5, 420" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 133 'add' 'w_index_3' <Predicate = (!tmp_59)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 134 [1/1] (1.88ns)   --->   "%tmp_70 = icmp ugt i11 %w_index_3, 839" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 134 'icmp' 'tmp_70' <Predicate = (!tmp_59)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %tmp_70, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 135 'br' <Predicate = (!tmp_59)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (1.73ns)   --->   "%out_index_3 = add i4 %out_index5, 5" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 136 'add' 'out_index_3' <Predicate = (!tmp_59 & !tmp_70)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 137 'br' <Predicate = (!tmp_59 & !tmp_70)> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (2.55ns)   --->   "%in_index_3 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 138 'add' 'in_index_3' <Predicate = (tmp_70) | (tmp_59)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.17>
ST_28 : Operation 139 [1/1] (2.47ns)   --->   "%tmp_71 = icmp sgt i32 %in_index_3, 83" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 139 'icmp' 'tmp_71' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_71, i32 0, i32 %in_index_3" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 140 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_19)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 141 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 3> <Delay = 2.32>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_3, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 143 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (1.30ns)   --->   "%tmp_62 = icmp eq i4 %ires, -6" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 144 'icmp' 'tmp_62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 145 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (1.73ns)   --->   "%ires_3 = add i4 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 146 'add' 'ires_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_63 = zext i4 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 148 'zext' 'tmp_63' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%acc_V_addr_5 = getelementptr [10 x i14]* %acc_V, i64 0, i64 %tmp_63" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 149 'getelementptr' 'acc_V_addr_5' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_29 : Operation 150 [2/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 150 'load' 'acc_V_load' <Predicate = (!tmp_62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 151 'ret' <Predicate = (tmp_62)> <Delay = 0.00>

State 30 <SV = 4> <Delay = 2.32>
ST_30 : Operation 152 [1/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_5, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 152 'load' 'acc_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 31 <SV = 5> <Delay = 2.32>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [10 x i14]* %res_V, i64 0, i64 %tmp_63" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 154 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (2.32ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_large.h:130) [8]  (0 ns)
	'getelementptr' operation ('acc_V_addr', firmware/nnet_utils/nnet_dense_large.h:132) [16]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:132) of constant 0 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [17]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('ir') with incoming values : ('ir', firmware/nnet_utils/nnet_dense_large.h:151) [22]  (0 ns)
	'getelementptr' operation ('outidx_addr', firmware/nnet_utils/nnet_dense_large.h:155) [33]  (0 ns)
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx' [34]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_index', firmware/nnet_utils/nnet_dense_large.h:155) on array 'outidx' [34]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'data_V' [38]  (3.25 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	'phi' operation ('w_index') with incoming values : ('w_index_cast', firmware/nnet_utils/nnet_dense_large.h:151) ('w_index', firmware/nnet_utils/nnet_dense_large.h:162) [44]  (0 ns)
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	'urem' operation ('tmp_21', firmware/nnet_utils/nnet_dense_large.h:160) [52]  (3.5 ns)

 <State 19>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[54] ('mul', firmware/nnet_utils/nnet_dense_large.h:160) [54]  (3.89 ns)

 <State 20>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[54] ('mul', firmware/nnet_utils/nnet_dense_large.h:160) [54]  (3.89 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w17_V_addr', firmware/nnet_utils/nnet_dense_large.h:160) [56]  (0 ns)
	'load' operation ('w17_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w17_V' [57]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('w17_V_load', firmware/nnet_utils/nnet_dense_large.h:160) on array 'w17_V' [57]  (3.25 ns)

 <State 23>: 4.23ns
The critical path consists of the following:
	'lshr' operation ('tmp_72', firmware/nnet_utils/nnet_dense_large.h:160) [66]  (4.23 ns)

 <State 24>: 3.89ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [68]  (3.89 ns)

 <State 25>: 3.65ns
The critical path consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) to 'product' [68]  (3.65 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_dense_large.h:160) [75]  (1.81 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:160) of variable '__Val2__', firmware/nnet_utils/nnet_dense_large.h:160 on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [76]  (2.32 ns)

 <State 27>: 3.52ns
The critical path consists of the following:
	'add' operation ('w_index', firmware/nnet_utils/nnet_dense_large.h:162) [97]  (1.64 ns)
	'icmp' operation ('tmp_70', firmware/nnet_utils/nnet_dense_large.h:163) [98]  (1.88 ns)

 <State 28>: 3.17ns
The critical path consists of the following:
	'icmp' operation ('tmp_71', firmware/nnet_utils/nnet_dense_large.h:168) [105]  (2.47 ns)
	'select' operation ('p_s', firmware/nnet_utils/nnet_dense_large.h:168) [106]  (0.698 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_large.h:176) [112]  (0 ns)
	'getelementptr' operation ('acc_V_addr_5', firmware/nnet_utils/nnet_dense_large.h:178) [120]  (0 ns)
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [121]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'load' operation ('acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178) on array 'acc.V', firmware/nnet_utils/nnet_dense_large.h:126 [121]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('res_V_addr', firmware/nnet_utils/nnet_dense_large.h:178) [122]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_large.h:178) of variable 'acc_V_load', firmware/nnet_utils/nnet_dense_large.h:178 on array 'res_V' [123]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
