<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>fir_wrap</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>297</DSP>
            <FF>29758</FF>
            <LUT>10093</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir_wrap</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fir_wrap</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fir_wrap</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fir_wrap</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512</InstName>
                    <ModuleName>fir_wrap_Pipeline_VITIS_LOOP_41_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>512</ID>
                    <BindInstances>add_ln41_fu_475_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717</InstName>
                    <ModuleName>fir_wrap_Pipeline_VITIS_LOOP_47_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>717</ID>
                    <BindInstances>add_ln47_fu_901_p2 mul_32s_32s_32_2_1_U106 mul_32s_32s_32_2_1_U107 mul_32s_32s_32_2_1_U108 mul_32s_32s_32_2_1_U178 mul_32s_32s_32_2_1_U109 mul_32s_32s_32_2_1_U110 mul_32s_32s_32_2_1_U102 mul_32s_32s_32_2_1_U111 mul_32s_32s_32_2_1_U112 mul_32s_32s_32_2_1_U113 mul_32s_32s_32_2_1_U114 mul_32s_32s_32_2_1_U179 mul_32s_32s_32_2_1_U115 mul_32s_32s_32_2_1_U116 mul_32s_32s_32_2_1_U117 mul_32s_32s_32_2_1_U118 mul_32s_32s_32_2_1_U119 mul_32s_32s_32_2_1_U120 mul_32s_32s_32_2_1_U180 mul_32s_32s_32_2_1_U121 mul_32s_32s_32_2_1_U122 mul_32s_32s_32_2_1_U123 mul_32s_32s_32_2_1_U124 mul_32s_32s_32_2_1_U125 mul_32s_32s_32_2_1_U126 mul_32s_32s_32_2_1_U127 mul_32s_32s_32_2_1_U128 mul_32s_32s_32_2_1_U129 mul_32s_32s_32_2_1_U130 mul_32s_32s_32_2_1_U131 mul_32s_32s_32_2_1_U132 mul_32s_32s_32_2_1_U181 mul_32s_32s_32_2_1_U133 mul_32s_32s_32_2_1_U134 mul_32s_32s_32_2_1_U182 mul_32s_32s_32_2_1_U135 mul_32s_32s_32_2_1_U103 mul_32s_32s_32_2_1_U183 mul_32s_32s_32_2_1_U104 mul_32s_32s_32_2_1_U136 mul_32s_32s_32_2_1_U137 mul_32s_32s_32_2_1_U184 mul_32s_32s_32_2_1_U138 mul_32s_32s_32_2_1_U185 mul_32s_32s_32_2_1_U139 mul_32s_32s_32_2_1_U186 mul_32s_32s_32_2_1_U140 mul_32s_32s_32_2_1_U141 mul_32s_32s_32_2_1_U142 mul_32s_32s_32_2_1_U187 mul_32s_32s_32_2_1_U188 mul_32s_32s_32_2_1_U143 mul_32s_32s_32_2_1_U144 mul_32s_32s_32_2_1_U145 mul_32s_32s_32_2_1_U146 mul_32s_32s_32_2_1_U147 mul_32s_32s_32_2_1_U189 mul_32s_32s_32_2_1_U190 mul_32s_32s_32_2_1_U148 mul_32s_32s_32_2_1_U149 mul_32s_32s_32_2_1_U150 mul_32s_32s_32_2_1_U151 mul_32s_32s_32_2_1_U191 mul_32s_32s_32_2_1_U152 mul_32s_32s_32_2_1_U153 mul_32s_32s_32_2_1_U154 mul_32s_32s_32_2_1_U192 mul_32s_32s_32_2_1_U193 mul_32s_32s_32_2_1_U194 mul_32s_32s_32_2_1_U195 mul_32s_32s_32_2_1_U155 mul_32s_32s_32_2_1_U156 mul_32s_32s_32_2_1_U105 mul_32s_32s_32_2_1_U157 mul_32s_32s_32_2_1_U158 mul_32s_32s_32_2_1_U159 mul_32s_32s_32_2_1_U160 mul_32s_32s_32_2_1_U161 mul_32s_32s_32_2_1_U196 mul_32s_32s_32_2_1_U197 mul_32s_32s_32_2_1_U162 mul_32s_32s_32_2_1_U163 mul_32s_32s_32_2_1_U164 mul_32s_32s_32_2_1_U165 mul_32s_32s_32_2_1_U166 mul_32s_32s_32_2_1_U167 mul_32s_32s_32_2_1_U168 mul_32s_32s_32_2_1_U169 mul_32s_32s_32_2_1_U170 mul_32s_32s_32_2_1_U198 mul_32s_32s_32_2_1_U171 mul_32s_32s_32_2_1_U199 mul_32s_32s_32_2_1_U172 mul_32s_32s_32_2_1_U173 mul_32s_32s_32_2_1_U200 mul_32s_32s_32_2_1_U174 mul_32s_32s_32_2_1_U175 mul_32s_32s_32_2_1_U176 mul_32s_32s_32_2_1_U177 add_ln19_fu_2695_p2 add_ln19_5_fu_2708_p2 add_ln19_16_fu_2739_p2 add_ln19_23_fu_2508_p2 add_ln19_28_fu_2521_p2 add_ln19_39_fu_2552_p2 add_ln19_42_fu_2560_p2 add_ln19_53_fu_2588_p2 add_ln19_64_fu_2619_p2 add_ln19_67_fu_2627_p2 add_ln19_72_fu_2637_p2 add_ln19_77_fu_2650_p2 add_ln19_88_fu_2681_p2 add_ln19_91_fu_2376_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fir_wrap_Pipeline_VITIS_LOOP_41_1</Name>
            <Loops>
                <VITIS_LOOP_41_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101</Best-caseLatency>
                    <Average-caseLatency>101</Average-caseLatency>
                    <Worst-caseLatency>101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1>
                        <Name>VITIS_LOOP_41_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>99</TripCount>
                        <Latency>99</Latency>
                        <AbsoluteTimeLatency>0.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_475_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fir_wrap_Pipeline_VITIS_LOOP_47_2</Name>
            <Loops>
                <VITIS_LOOP_47_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_2>
                        <Name>VITIS_LOOP_47_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>297</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>135</UTIL_DSP>
                    <FF>25090</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>8387</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_901_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U106" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U107" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U108" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U178" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U109" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U110" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U102" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U111" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U112" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U113" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U114" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U179" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U115" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U116" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U117" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U118" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U119" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U120" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U180" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U121" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U122" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U123" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U124" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U125" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U126" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U127" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U128" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U129" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U130" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U131" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U132" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U181" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U133" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U134" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U182" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U135" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U103" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U183" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U104" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U136" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U137" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U184" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U138" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U185" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U139" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U186" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U140" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U141" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U142" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U187" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U188" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U143" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U144" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U145" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U146" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U147" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U189" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U190" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U148" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U149" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U150" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U151" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U191" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U152" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U153" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U154" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U192" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U193" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U194" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U195" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U155" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U156" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U105" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U157" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U158" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U159" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U160" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U161" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U196" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U197" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U162" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U163" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U164" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U165" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U166" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U167" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U168" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U169" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U170" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U198" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U171" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U199" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U172" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U173" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U200" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U174" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U175" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U176" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_47_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U177" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="mul_ln19_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_2695_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_5_fu_2708_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_2739_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_23_fu_2508_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_28_fu_2521_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_39_fu_2552_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_42_fu_2560_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_53_fu_2588_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_64_fu_2619_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_67_fu_2627_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_72_fu_2637_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_77_fu_2650_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_88_fu_2681_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_91_fu_2376_p2" SOURCE="../res/Lab1_FIR/src/fir.cpp:19" URAM="0" VARIABLE="add_ln19_91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fir_wrap</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>297</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>135</UTIL_DSP>
                    <FF>29758</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>27</UTIL_FF>
                    <LUT>10093</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="y" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="len" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="len" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="coef" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="coef_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="coef_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="len" access="W" description="Data signal of len" range="32">
                    <fields>
                        <field offset="0" width="32" name="len" access="W" description="Bit 31 to 0 of len"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="len"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x14" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x1c" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x20" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x28" name="coef_1" access="W" description="Data signal of coef" range="32">
                    <fields>
                        <field offset="0" width="32" name="coef" access="W" description="Bit 31 to 0 of coef"/>
                    </fields>
                </register>
                <register offset="0x2c" name="coef_2" access="W" description="Data signal of coef" range="32">
                    <fields>
                        <field offset="0" width="32" name="coef" access="W" description="Bit 63 to 32 of coef"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="coef"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="y"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="x"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="coef"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="coef"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 5, 16, 0</column>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">len, 0x10, 32, W, Data signal of len, </column>
                    <column name="s_axi_control">y_1, 0x10, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x14, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">x_1, 0x1c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x20, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">coef_1, 0x28, 32, W, Data signal of coef, </column>
                    <column name="s_axi_control">coef_2, 0x2c, 32, W, Data signal of coef, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">inout, int*</column>
                    <column name="x">inout, int*</column>
                    <column name="len">in, int</column>
                    <column name="coef">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="y">m_axi_gmem, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x10 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x14 range=32</column>
                    <column name="x">m_axi_gmem, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x1c range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x20 range=32</column>
                    <column name="len">s_axi_CTRL, register, , name=len offset=0x10 range=32</column>
                    <column name="coef">m_axi_gmem, interface, , </column>
                    <column name="coef">s_axi_control, register, offset, name=coef_1 offset=0x28 range=32</column>
                    <column name="coef">s_axi_control, register, offset, name=coef_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 99, 32, VITIS_LOOP_41_1, ../res/Lab1_FIR/src/fir.cpp:41:19</column>
                    <column name="m_axi_gmem">write, variable, 32, VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19</column>
                    <column name="m_axi_gmem">read, variable, 32, VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">coef, ../res/Lab1_FIR/src/fir.cpp:44:9, read, Widen Fail, , VITIS_LOOP_41_1, ../res/Lab1_FIR/src/fir.cpp:41:19, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">coef, ../res/Lab1_FIR/src/fir.cpp:44:9, read, Inferred, 99, VITIS_LOOP_41_1, ../res/Lab1_FIR/src/fir.cpp:41:19, , </column>
                    <column name="m_axi_gmem">x, ../res/Lab1_FIR/src/fir.cpp:50:11, read, Widen Fail, , VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">x, ../res/Lab1_FIR/src/fir.cpp:50:11, read, Inferred, variable, VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19, , </column>
                    <column name="m_axi_gmem">y, ../res/Lab1_FIR/src/fir.cpp:51:6, write, Widen Fail, , VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">y, ../res/Lab1_FIR/src/fir.cpp:51:6, write, Inferred, variable, VITIS_LOOP_47_2, ../res/Lab1_FIR/src/fir.cpp:47:19, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="../res/Lab1_FIR/src/fir.cpp:8" status="valid" parentFunction="fir" variable="c" isDirective="0" options="variable=c complete dim=0"/>
        <Pragma type="array_partition" location="../res/Lab1_FIR/src/fir.cpp:10" status="valid" parentFunction="fir" variable="shift_reg" isDirective="0" options="variable=shift_reg complete dim=0"/>
        <Pragma type="pipeline" location="../res/Lab1_FIR/src/fir.cpp:14" status="valid" parentFunction="fir" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../res/Lab1_FIR/src/fir.cpp:33" status="valid" parentFunction="fir_wrap" variable="coef" isDirective="0" options="m_axi port=coef offset=slave depth=99"/>
        <Pragma type="interface" location="../res/Lab1_FIR/src/fir.cpp:34" status="valid" parentFunction="fir_wrap" variable="x" isDirective="0" options="m_axi port=x offset=slave depth=100"/>
        <Pragma type="interface" location="../res/Lab1_FIR/src/fir.cpp:35" status="valid" parentFunction="fir_wrap" variable="y" isDirective="0" options="m_axi port=y offset=slave depth=100"/>
        <Pragma type="interface" location="../res/Lab1_FIR/src/fir.cpp:36" status="valid" parentFunction="fir_wrap" variable="len" isDirective="0" options="s_axilite port=len bundle=CTRL"/>
        <Pragma type="interface" location="../res/Lab1_FIR/src/fir.cpp:37" status="valid" parentFunction="fir_wrap" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="pipeline" location="../res/Lab1_FIR/src/fir.cpp:43" status="valid" parentFunction="fir_wrap" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../res/Lab1_FIR/src/fir.cpp:49" status="valid" parentFunction="fir_wrap" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

