<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MSP430GenInstrInfo.inc source code [llvm/build/lib/Target/MSP430/MSP430GenInstrInfo.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/MSP430/MSP430GenInstrInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>MSP430</a>/<a href='MSP430GenInstrInfo.inc.html'>MSP430GenInstrInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Instruction Enum Values and Descriptors                             *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h.html#56" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</a></u></td></tr>
<tr><th id="10">10</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h.html#56" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">MSP430</span> {</td></tr>
<tr><th id="14">14</th><td>  <b>enum</b> {</td></tr>
<tr><th id="15">15</th><td>    <dfn class="enum" id="llvm::MSP430::PHI" title='llvm::MSP430::PHI' data-ref="llvm::MSP430::PHI" data-ref-filename="llvm..MSP430..PHI">PHI</dfn>	= <var>0</var>,</td></tr>
<tr><th id="16">16</th><td>    <dfn class="enum" id="llvm::MSP430::INLINEASM" title='llvm::MSP430::INLINEASM' data-ref="llvm::MSP430::INLINEASM" data-ref-filename="llvm..MSP430..INLINEASM">INLINEASM</dfn>	= <var>1</var>,</td></tr>
<tr><th id="17">17</th><td>    <dfn class="enum" id="llvm::MSP430::INLINEASM_BR" title='llvm::MSP430::INLINEASM_BR' data-ref="llvm::MSP430::INLINEASM_BR" data-ref-filename="llvm..MSP430..INLINEASM_BR">INLINEASM_BR</dfn>	= <var>2</var>,</td></tr>
<tr><th id="18">18</th><td>    <dfn class="enum" id="llvm::MSP430::CFI_INSTRUCTION" title='llvm::MSP430::CFI_INSTRUCTION' data-ref="llvm::MSP430::CFI_INSTRUCTION" data-ref-filename="llvm..MSP430..CFI_INSTRUCTION">CFI_INSTRUCTION</dfn>	= <var>3</var>,</td></tr>
<tr><th id="19">19</th><td>    <dfn class="enum" id="llvm::MSP430::EH_LABEL" title='llvm::MSP430::EH_LABEL' data-ref="llvm::MSP430::EH_LABEL" data-ref-filename="llvm..MSP430..EH_LABEL">EH_LABEL</dfn>	= <var>4</var>,</td></tr>
<tr><th id="20">20</th><td>    <dfn class="enum" id="llvm::MSP430::GC_LABEL" title='llvm::MSP430::GC_LABEL' data-ref="llvm::MSP430::GC_LABEL" data-ref-filename="llvm..MSP430..GC_LABEL">GC_LABEL</dfn>	= <var>5</var>,</td></tr>
<tr><th id="21">21</th><td>    <dfn class="enum" id="llvm::MSP430::ANNOTATION_LABEL" title='llvm::MSP430::ANNOTATION_LABEL' data-ref="llvm::MSP430::ANNOTATION_LABEL" data-ref-filename="llvm..MSP430..ANNOTATION_LABEL">ANNOTATION_LABEL</dfn>	= <var>6</var>,</td></tr>
<tr><th id="22">22</th><td>    <dfn class="enum" id="llvm::MSP430::KILL" title='llvm::MSP430::KILL' data-ref="llvm::MSP430::KILL" data-ref-filename="llvm..MSP430..KILL">KILL</dfn>	= <var>7</var>,</td></tr>
<tr><th id="23">23</th><td>    <dfn class="enum" id="llvm::MSP430::EXTRACT_SUBREG" title='llvm::MSP430::EXTRACT_SUBREG' data-ref="llvm::MSP430::EXTRACT_SUBREG" data-ref-filename="llvm..MSP430..EXTRACT_SUBREG">EXTRACT_SUBREG</dfn>	= <var>8</var>,</td></tr>
<tr><th id="24">24</th><td>    <dfn class="enum" id="llvm::MSP430::INSERT_SUBREG" title='llvm::MSP430::INSERT_SUBREG' data-ref="llvm::MSP430::INSERT_SUBREG" data-ref-filename="llvm..MSP430..INSERT_SUBREG">INSERT_SUBREG</dfn>	= <var>9</var>,</td></tr>
<tr><th id="25">25</th><td>    <dfn class="enum" id="llvm::MSP430::IMPLICIT_DEF" title='llvm::MSP430::IMPLICIT_DEF' data-ref="llvm::MSP430::IMPLICIT_DEF" data-ref-filename="llvm..MSP430..IMPLICIT_DEF">IMPLICIT_DEF</dfn>	= <var>10</var>,</td></tr>
<tr><th id="26">26</th><td>    <dfn class="enum" id="llvm::MSP430::SUBREG_TO_REG" title='llvm::MSP430::SUBREG_TO_REG' data-ref="llvm::MSP430::SUBREG_TO_REG" data-ref-filename="llvm..MSP430..SUBREG_TO_REG">SUBREG_TO_REG</dfn>	= <var>11</var>,</td></tr>
<tr><th id="27">27</th><td>    <dfn class="enum" id="llvm::MSP430::COPY_TO_REGCLASS" title='llvm::MSP430::COPY_TO_REGCLASS' data-ref="llvm::MSP430::COPY_TO_REGCLASS" data-ref-filename="llvm..MSP430..COPY_TO_REGCLASS">COPY_TO_REGCLASS</dfn>	= <var>12</var>,</td></tr>
<tr><th id="28">28</th><td>    <dfn class="enum" id="llvm::MSP430::DBG_VALUE" title='llvm::MSP430::DBG_VALUE' data-ref="llvm::MSP430::DBG_VALUE" data-ref-filename="llvm..MSP430..DBG_VALUE">DBG_VALUE</dfn>	= <var>13</var>,</td></tr>
<tr><th id="29">29</th><td>    <dfn class="enum" id="llvm::MSP430::DBG_INSTR_REF" title='llvm::MSP430::DBG_INSTR_REF' data-ref="llvm::MSP430::DBG_INSTR_REF" data-ref-filename="llvm..MSP430..DBG_INSTR_REF">DBG_INSTR_REF</dfn>	= <var>14</var>,</td></tr>
<tr><th id="30">30</th><td>    <dfn class="enum" id="llvm::MSP430::DBG_LABEL" title='llvm::MSP430::DBG_LABEL' data-ref="llvm::MSP430::DBG_LABEL" data-ref-filename="llvm..MSP430..DBG_LABEL">DBG_LABEL</dfn>	= <var>15</var>,</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::MSP430::REG_SEQUENCE" title='llvm::MSP430::REG_SEQUENCE' data-ref="llvm::MSP430::REG_SEQUENCE" data-ref-filename="llvm..MSP430..REG_SEQUENCE">REG_SEQUENCE</dfn>	= <var>16</var>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::MSP430::COPY" title='llvm::MSP430::COPY' data-ref="llvm::MSP430::COPY" data-ref-filename="llvm..MSP430..COPY">COPY</dfn>	= <var>17</var>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::MSP430::BUNDLE" title='llvm::MSP430::BUNDLE' data-ref="llvm::MSP430::BUNDLE" data-ref-filename="llvm..MSP430..BUNDLE">BUNDLE</dfn>	= <var>18</var>,</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::MSP430::LIFETIME_START" title='llvm::MSP430::LIFETIME_START' data-ref="llvm::MSP430::LIFETIME_START" data-ref-filename="llvm..MSP430..LIFETIME_START">LIFETIME_START</dfn>	= <var>19</var>,</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::MSP430::LIFETIME_END" title='llvm::MSP430::LIFETIME_END' data-ref="llvm::MSP430::LIFETIME_END" data-ref-filename="llvm..MSP430..LIFETIME_END">LIFETIME_END</dfn>	= <var>20</var>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::MSP430::PSEUDO_PROBE" title='llvm::MSP430::PSEUDO_PROBE' data-ref="llvm::MSP430::PSEUDO_PROBE" data-ref-filename="llvm..MSP430..PSEUDO_PROBE">PSEUDO_PROBE</dfn>	= <var>21</var>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::MSP430::STACKMAP" title='llvm::MSP430::STACKMAP' data-ref="llvm::MSP430::STACKMAP" data-ref-filename="llvm..MSP430..STACKMAP">STACKMAP</dfn>	= <var>22</var>,</td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::MSP430::FENTRY_CALL" title='llvm::MSP430::FENTRY_CALL' data-ref="llvm::MSP430::FENTRY_CALL" data-ref-filename="llvm..MSP430..FENTRY_CALL">FENTRY_CALL</dfn>	= <var>23</var>,</td></tr>
<tr><th id="39">39</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHPOINT" title='llvm::MSP430::PATCHPOINT' data-ref="llvm::MSP430::PATCHPOINT" data-ref-filename="llvm..MSP430..PATCHPOINT">PATCHPOINT</dfn>	= <var>24</var>,</td></tr>
<tr><th id="40">40</th><td>    <dfn class="enum" id="llvm::MSP430::LOAD_STACK_GUARD" title='llvm::MSP430::LOAD_STACK_GUARD' data-ref="llvm::MSP430::LOAD_STACK_GUARD" data-ref-filename="llvm..MSP430..LOAD_STACK_GUARD">LOAD_STACK_GUARD</dfn>	= <var>25</var>,</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::MSP430::PREALLOCATED_SETUP" title='llvm::MSP430::PREALLOCATED_SETUP' data-ref="llvm::MSP430::PREALLOCATED_SETUP" data-ref-filename="llvm..MSP430..PREALLOCATED_SETUP">PREALLOCATED_SETUP</dfn>	= <var>26</var>,</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::MSP430::PREALLOCATED_ARG" title='llvm::MSP430::PREALLOCATED_ARG' data-ref="llvm::MSP430::PREALLOCATED_ARG" data-ref-filename="llvm..MSP430..PREALLOCATED_ARG">PREALLOCATED_ARG</dfn>	= <var>27</var>,</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="llvm::MSP430::STATEPOINT" title='llvm::MSP430::STATEPOINT' data-ref="llvm::MSP430::STATEPOINT" data-ref-filename="llvm..MSP430..STATEPOINT">STATEPOINT</dfn>	= <var>28</var>,</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::MSP430::LOCAL_ESCAPE" title='llvm::MSP430::LOCAL_ESCAPE' data-ref="llvm::MSP430::LOCAL_ESCAPE" data-ref-filename="llvm..MSP430..LOCAL_ESCAPE">LOCAL_ESCAPE</dfn>	= <var>29</var>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::MSP430::FAULTING_OP" title='llvm::MSP430::FAULTING_OP' data-ref="llvm::MSP430::FAULTING_OP" data-ref-filename="llvm..MSP430..FAULTING_OP">FAULTING_OP</dfn>	= <var>30</var>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_OP" title='llvm::MSP430::PATCHABLE_OP' data-ref="llvm::MSP430::PATCHABLE_OP" data-ref-filename="llvm..MSP430..PATCHABLE_OP">PATCHABLE_OP</dfn>	= <var>31</var>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_FUNCTION_ENTER" title='llvm::MSP430::PATCHABLE_FUNCTION_ENTER' data-ref="llvm::MSP430::PATCHABLE_FUNCTION_ENTER" data-ref-filename="llvm..MSP430..PATCHABLE_FUNCTION_ENTER">PATCHABLE_FUNCTION_ENTER</dfn>	= <var>32</var>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_RET" title='llvm::MSP430::PATCHABLE_RET' data-ref="llvm::MSP430::PATCHABLE_RET" data-ref-filename="llvm..MSP430..PATCHABLE_RET">PATCHABLE_RET</dfn>	= <var>33</var>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_FUNCTION_EXIT" title='llvm::MSP430::PATCHABLE_FUNCTION_EXIT' data-ref="llvm::MSP430::PATCHABLE_FUNCTION_EXIT" data-ref-filename="llvm..MSP430..PATCHABLE_FUNCTION_EXIT">PATCHABLE_FUNCTION_EXIT</dfn>	= <var>34</var>,</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_TAIL_CALL" title='llvm::MSP430::PATCHABLE_TAIL_CALL' data-ref="llvm::MSP430::PATCHABLE_TAIL_CALL" data-ref-filename="llvm..MSP430..PATCHABLE_TAIL_CALL">PATCHABLE_TAIL_CALL</dfn>	= <var>35</var>,</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_EVENT_CALL" title='llvm::MSP430::PATCHABLE_EVENT_CALL' data-ref="llvm::MSP430::PATCHABLE_EVENT_CALL" data-ref-filename="llvm..MSP430..PATCHABLE_EVENT_CALL">PATCHABLE_EVENT_CALL</dfn>	= <var>36</var>,</td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::MSP430::PATCHABLE_TYPED_EVENT_CALL" title='llvm::MSP430::PATCHABLE_TYPED_EVENT_CALL' data-ref="llvm::MSP430::PATCHABLE_TYPED_EVENT_CALL" data-ref-filename="llvm..MSP430..PATCHABLE_TYPED_EVENT_CALL">PATCHABLE_TYPED_EVENT_CALL</dfn>	= <var>37</var>,</td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::MSP430::ICALL_BRANCH_FUNNEL" title='llvm::MSP430::ICALL_BRANCH_FUNNEL' data-ref="llvm::MSP430::ICALL_BRANCH_FUNNEL" data-ref-filename="llvm..MSP430..ICALL_BRANCH_FUNNEL">ICALL_BRANCH_FUNNEL</dfn>	= <var>38</var>,</td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::MSP430::G_ADD" title='llvm::MSP430::G_ADD' data-ref="llvm::MSP430::G_ADD" data-ref-filename="llvm..MSP430..G_ADD">G_ADD</dfn>	= <var>39</var>,</td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::MSP430::G_SUB" title='llvm::MSP430::G_SUB' data-ref="llvm::MSP430::G_SUB" data-ref-filename="llvm..MSP430..G_SUB">G_SUB</dfn>	= <var>40</var>,</td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::MSP430::G_MUL" title='llvm::MSP430::G_MUL' data-ref="llvm::MSP430::G_MUL" data-ref-filename="llvm..MSP430..G_MUL">G_MUL</dfn>	= <var>41</var>,</td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::MSP430::G_SDIV" title='llvm::MSP430::G_SDIV' data-ref="llvm::MSP430::G_SDIV" data-ref-filename="llvm..MSP430..G_SDIV">G_SDIV</dfn>	= <var>42</var>,</td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::MSP430::G_UDIV" title='llvm::MSP430::G_UDIV' data-ref="llvm::MSP430::G_UDIV" data-ref-filename="llvm..MSP430..G_UDIV">G_UDIV</dfn>	= <var>43</var>,</td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::MSP430::G_SREM" title='llvm::MSP430::G_SREM' data-ref="llvm::MSP430::G_SREM" data-ref-filename="llvm..MSP430..G_SREM">G_SREM</dfn>	= <var>44</var>,</td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::MSP430::G_UREM" title='llvm::MSP430::G_UREM' data-ref="llvm::MSP430::G_UREM" data-ref-filename="llvm..MSP430..G_UREM">G_UREM</dfn>	= <var>45</var>,</td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::MSP430::G_AND" title='llvm::MSP430::G_AND' data-ref="llvm::MSP430::G_AND" data-ref-filename="llvm..MSP430..G_AND">G_AND</dfn>	= <var>46</var>,</td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::MSP430::G_OR" title='llvm::MSP430::G_OR' data-ref="llvm::MSP430::G_OR" data-ref-filename="llvm..MSP430..G_OR">G_OR</dfn>	= <var>47</var>,</td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::MSP430::G_XOR" title='llvm::MSP430::G_XOR' data-ref="llvm::MSP430::G_XOR" data-ref-filename="llvm..MSP430..G_XOR">G_XOR</dfn>	= <var>48</var>,</td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::MSP430::G_IMPLICIT_DEF" title='llvm::MSP430::G_IMPLICIT_DEF' data-ref="llvm::MSP430::G_IMPLICIT_DEF" data-ref-filename="llvm..MSP430..G_IMPLICIT_DEF">G_IMPLICIT_DEF</dfn>	= <var>49</var>,</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::MSP430::G_PHI" title='llvm::MSP430::G_PHI' data-ref="llvm::MSP430::G_PHI" data-ref-filename="llvm..MSP430..G_PHI">G_PHI</dfn>	= <var>50</var>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::MSP430::G_FRAME_INDEX" title='llvm::MSP430::G_FRAME_INDEX' data-ref="llvm::MSP430::G_FRAME_INDEX" data-ref-filename="llvm..MSP430..G_FRAME_INDEX">G_FRAME_INDEX</dfn>	= <var>51</var>,</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::MSP430::G_GLOBAL_VALUE" title='llvm::MSP430::G_GLOBAL_VALUE' data-ref="llvm::MSP430::G_GLOBAL_VALUE" data-ref-filename="llvm..MSP430..G_GLOBAL_VALUE">G_GLOBAL_VALUE</dfn>	= <var>52</var>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::MSP430::G_EXTRACT" title='llvm::MSP430::G_EXTRACT' data-ref="llvm::MSP430::G_EXTRACT" data-ref-filename="llvm..MSP430..G_EXTRACT">G_EXTRACT</dfn>	= <var>53</var>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::MSP430::G_UNMERGE_VALUES" title='llvm::MSP430::G_UNMERGE_VALUES' data-ref="llvm::MSP430::G_UNMERGE_VALUES" data-ref-filename="llvm..MSP430..G_UNMERGE_VALUES">G_UNMERGE_VALUES</dfn>	= <var>54</var>,</td></tr>
<tr><th id="70">70</th><td>    <dfn class="enum" id="llvm::MSP430::G_INSERT" title='llvm::MSP430::G_INSERT' data-ref="llvm::MSP430::G_INSERT" data-ref-filename="llvm..MSP430..G_INSERT">G_INSERT</dfn>	= <var>55</var>,</td></tr>
<tr><th id="71">71</th><td>    <dfn class="enum" id="llvm::MSP430::G_MERGE_VALUES" title='llvm::MSP430::G_MERGE_VALUES' data-ref="llvm::MSP430::G_MERGE_VALUES" data-ref-filename="llvm..MSP430..G_MERGE_VALUES">G_MERGE_VALUES</dfn>	= <var>56</var>,</td></tr>
<tr><th id="72">72</th><td>    <dfn class="enum" id="llvm::MSP430::G_BUILD_VECTOR" title='llvm::MSP430::G_BUILD_VECTOR' data-ref="llvm::MSP430::G_BUILD_VECTOR" data-ref-filename="llvm..MSP430..G_BUILD_VECTOR">G_BUILD_VECTOR</dfn>	= <var>57</var>,</td></tr>
<tr><th id="73">73</th><td>    <dfn class="enum" id="llvm::MSP430::G_BUILD_VECTOR_TRUNC" title='llvm::MSP430::G_BUILD_VECTOR_TRUNC' data-ref="llvm::MSP430::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..MSP430..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</dfn>	= <var>58</var>,</td></tr>
<tr><th id="74">74</th><td>    <dfn class="enum" id="llvm::MSP430::G_CONCAT_VECTORS" title='llvm::MSP430::G_CONCAT_VECTORS' data-ref="llvm::MSP430::G_CONCAT_VECTORS" data-ref-filename="llvm..MSP430..G_CONCAT_VECTORS">G_CONCAT_VECTORS</dfn>	= <var>59</var>,</td></tr>
<tr><th id="75">75</th><td>    <dfn class="enum" id="llvm::MSP430::G_PTRTOINT" title='llvm::MSP430::G_PTRTOINT' data-ref="llvm::MSP430::G_PTRTOINT" data-ref-filename="llvm..MSP430..G_PTRTOINT">G_PTRTOINT</dfn>	= <var>60</var>,</td></tr>
<tr><th id="76">76</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTTOPTR" title='llvm::MSP430::G_INTTOPTR' data-ref="llvm::MSP430::G_INTTOPTR" data-ref-filename="llvm..MSP430..G_INTTOPTR">G_INTTOPTR</dfn>	= <var>61</var>,</td></tr>
<tr><th id="77">77</th><td>    <dfn class="enum" id="llvm::MSP430::G_BITCAST" title='llvm::MSP430::G_BITCAST' data-ref="llvm::MSP430::G_BITCAST" data-ref-filename="llvm..MSP430..G_BITCAST">G_BITCAST</dfn>	= <var>62</var>,</td></tr>
<tr><th id="78">78</th><td>    <dfn class="enum" id="llvm::MSP430::G_FREEZE" title='llvm::MSP430::G_FREEZE' data-ref="llvm::MSP430::G_FREEZE" data-ref-filename="llvm..MSP430..G_FREEZE">G_FREEZE</dfn>	= <var>63</var>,</td></tr>
<tr><th id="79">79</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC_TRUNC" title='llvm::MSP430::G_INTRINSIC_TRUNC' data-ref="llvm::MSP430::G_INTRINSIC_TRUNC" data-ref-filename="llvm..MSP430..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</dfn>	= <var>64</var>,</td></tr>
<tr><th id="80">80</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC_ROUND" title='llvm::MSP430::G_INTRINSIC_ROUND' data-ref="llvm::MSP430::G_INTRINSIC_ROUND" data-ref-filename="llvm..MSP430..G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</dfn>	= <var>65</var>,</td></tr>
<tr><th id="81">81</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC_LRINT" title='llvm::MSP430::G_INTRINSIC_LRINT' data-ref="llvm::MSP430::G_INTRINSIC_LRINT" data-ref-filename="llvm..MSP430..G_INTRINSIC_LRINT">G_INTRINSIC_LRINT</dfn>	= <var>66</var>,</td></tr>
<tr><th id="82">82</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC_ROUNDEVEN" title='llvm::MSP430::G_INTRINSIC_ROUNDEVEN' data-ref="llvm::MSP430::G_INTRINSIC_ROUNDEVEN" data-ref-filename="llvm..MSP430..G_INTRINSIC_ROUNDEVEN">G_INTRINSIC_ROUNDEVEN</dfn>	= <var>67</var>,</td></tr>
<tr><th id="83">83</th><td>    <dfn class="enum" id="llvm::MSP430::G_READCYCLECOUNTER" title='llvm::MSP430::G_READCYCLECOUNTER' data-ref="llvm::MSP430::G_READCYCLECOUNTER" data-ref-filename="llvm..MSP430..G_READCYCLECOUNTER">G_READCYCLECOUNTER</dfn>	= <var>68</var>,</td></tr>
<tr><th id="84">84</th><td>    <dfn class="enum" id="llvm::MSP430::G_LOAD" title='llvm::MSP430::G_LOAD' data-ref="llvm::MSP430::G_LOAD" data-ref-filename="llvm..MSP430..G_LOAD">G_LOAD</dfn>	= <var>69</var>,</td></tr>
<tr><th id="85">85</th><td>    <dfn class="enum" id="llvm::MSP430::G_SEXTLOAD" title='llvm::MSP430::G_SEXTLOAD' data-ref="llvm::MSP430::G_SEXTLOAD" data-ref-filename="llvm..MSP430..G_SEXTLOAD">G_SEXTLOAD</dfn>	= <var>70</var>,</td></tr>
<tr><th id="86">86</th><td>    <dfn class="enum" id="llvm::MSP430::G_ZEXTLOAD" title='llvm::MSP430::G_ZEXTLOAD' data-ref="llvm::MSP430::G_ZEXTLOAD" data-ref-filename="llvm..MSP430..G_ZEXTLOAD">G_ZEXTLOAD</dfn>	= <var>71</var>,</td></tr>
<tr><th id="87">87</th><td>    <dfn class="enum" id="llvm::MSP430::G_INDEXED_LOAD" title='llvm::MSP430::G_INDEXED_LOAD' data-ref="llvm::MSP430::G_INDEXED_LOAD" data-ref-filename="llvm..MSP430..G_INDEXED_LOAD">G_INDEXED_LOAD</dfn>	= <var>72</var>,</td></tr>
<tr><th id="88">88</th><td>    <dfn class="enum" id="llvm::MSP430::G_INDEXED_SEXTLOAD" title='llvm::MSP430::G_INDEXED_SEXTLOAD' data-ref="llvm::MSP430::G_INDEXED_SEXTLOAD" data-ref-filename="llvm..MSP430..G_INDEXED_SEXTLOAD">G_INDEXED_SEXTLOAD</dfn>	= <var>73</var>,</td></tr>
<tr><th id="89">89</th><td>    <dfn class="enum" id="llvm::MSP430::G_INDEXED_ZEXTLOAD" title='llvm::MSP430::G_INDEXED_ZEXTLOAD' data-ref="llvm::MSP430::G_INDEXED_ZEXTLOAD" data-ref-filename="llvm..MSP430..G_INDEXED_ZEXTLOAD">G_INDEXED_ZEXTLOAD</dfn>	= <var>74</var>,</td></tr>
<tr><th id="90">90</th><td>    <dfn class="enum" id="llvm::MSP430::G_STORE" title='llvm::MSP430::G_STORE' data-ref="llvm::MSP430::G_STORE" data-ref-filename="llvm..MSP430..G_STORE">G_STORE</dfn>	= <var>75</var>,</td></tr>
<tr><th id="91">91</th><td>    <dfn class="enum" id="llvm::MSP430::G_INDEXED_STORE" title='llvm::MSP430::G_INDEXED_STORE' data-ref="llvm::MSP430::G_INDEXED_STORE" data-ref-filename="llvm..MSP430..G_INDEXED_STORE">G_INDEXED_STORE</dfn>	= <var>76</var>,</td></tr>
<tr><th id="92">92</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMIC_CMPXCHG_WITH_SUCCESS" title='llvm::MSP430::G_ATOMIC_CMPXCHG_WITH_SUCCESS' data-ref="llvm::MSP430::G_ATOMIC_CMPXCHG_WITH_SUCCESS" data-ref-filename="llvm..MSP430..G_ATOMIC_CMPXCHG_WITH_SUCCESS">G_ATOMIC_CMPXCHG_WITH_SUCCESS</dfn>	= <var>77</var>,</td></tr>
<tr><th id="93">93</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMIC_CMPXCHG" title='llvm::MSP430::G_ATOMIC_CMPXCHG' data-ref="llvm::MSP430::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..MSP430..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</dfn>	= <var>78</var>,</td></tr>
<tr><th id="94">94</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_XCHG" title='llvm::MSP430::G_ATOMICRMW_XCHG' data-ref="llvm::MSP430::G_ATOMICRMW_XCHG" data-ref-filename="llvm..MSP430..G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</dfn>	= <var>79</var>,</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_ADD" title='llvm::MSP430::G_ATOMICRMW_ADD' data-ref="llvm::MSP430::G_ATOMICRMW_ADD" data-ref-filename="llvm..MSP430..G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</dfn>	= <var>80</var>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_SUB" title='llvm::MSP430::G_ATOMICRMW_SUB' data-ref="llvm::MSP430::G_ATOMICRMW_SUB" data-ref-filename="llvm..MSP430..G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</dfn>	= <var>81</var>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_AND" title='llvm::MSP430::G_ATOMICRMW_AND' data-ref="llvm::MSP430::G_ATOMICRMW_AND" data-ref-filename="llvm..MSP430..G_ATOMICRMW_AND">G_ATOMICRMW_AND</dfn>	= <var>82</var>,</td></tr>
<tr><th id="98">98</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_NAND" title='llvm::MSP430::G_ATOMICRMW_NAND' data-ref="llvm::MSP430::G_ATOMICRMW_NAND" data-ref-filename="llvm..MSP430..G_ATOMICRMW_NAND">G_ATOMICRMW_NAND</dfn>	= <var>83</var>,</td></tr>
<tr><th id="99">99</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_OR" title='llvm::MSP430::G_ATOMICRMW_OR' data-ref="llvm::MSP430::G_ATOMICRMW_OR" data-ref-filename="llvm..MSP430..G_ATOMICRMW_OR">G_ATOMICRMW_OR</dfn>	= <var>84</var>,</td></tr>
<tr><th id="100">100</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_XOR" title='llvm::MSP430::G_ATOMICRMW_XOR' data-ref="llvm::MSP430::G_ATOMICRMW_XOR" data-ref-filename="llvm..MSP430..G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</dfn>	= <var>85</var>,</td></tr>
<tr><th id="101">101</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_MAX" title='llvm::MSP430::G_ATOMICRMW_MAX' data-ref="llvm::MSP430::G_ATOMICRMW_MAX" data-ref-filename="llvm..MSP430..G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</dfn>	= <var>86</var>,</td></tr>
<tr><th id="102">102</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_MIN" title='llvm::MSP430::G_ATOMICRMW_MIN' data-ref="llvm::MSP430::G_ATOMICRMW_MIN" data-ref-filename="llvm..MSP430..G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</dfn>	= <var>87</var>,</td></tr>
<tr><th id="103">103</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_UMAX" title='llvm::MSP430::G_ATOMICRMW_UMAX' data-ref="llvm::MSP430::G_ATOMICRMW_UMAX" data-ref-filename="llvm..MSP430..G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</dfn>	= <var>88</var>,</td></tr>
<tr><th id="104">104</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_UMIN" title='llvm::MSP430::G_ATOMICRMW_UMIN' data-ref="llvm::MSP430::G_ATOMICRMW_UMIN" data-ref-filename="llvm..MSP430..G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</dfn>	= <var>89</var>,</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_FADD" title='llvm::MSP430::G_ATOMICRMW_FADD' data-ref="llvm::MSP430::G_ATOMICRMW_FADD" data-ref-filename="llvm..MSP430..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</dfn>	= <var>90</var>,</td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="llvm::MSP430::G_ATOMICRMW_FSUB" title='llvm::MSP430::G_ATOMICRMW_FSUB' data-ref="llvm::MSP430::G_ATOMICRMW_FSUB" data-ref-filename="llvm..MSP430..G_ATOMICRMW_FSUB">G_ATOMICRMW_FSUB</dfn>	= <var>91</var>,</td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="llvm::MSP430::G_FENCE" title='llvm::MSP430::G_FENCE' data-ref="llvm::MSP430::G_FENCE" data-ref-filename="llvm..MSP430..G_FENCE">G_FENCE</dfn>	= <var>92</var>,</td></tr>
<tr><th id="108">108</th><td>    <dfn class="enum" id="llvm::MSP430::G_BRCOND" title='llvm::MSP430::G_BRCOND' data-ref="llvm::MSP430::G_BRCOND" data-ref-filename="llvm..MSP430..G_BRCOND">G_BRCOND</dfn>	= <var>93</var>,</td></tr>
<tr><th id="109">109</th><td>    <dfn class="enum" id="llvm::MSP430::G_BRINDIRECT" title='llvm::MSP430::G_BRINDIRECT' data-ref="llvm::MSP430::G_BRINDIRECT" data-ref-filename="llvm..MSP430..G_BRINDIRECT">G_BRINDIRECT</dfn>	= <var>94</var>,</td></tr>
<tr><th id="110">110</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC" title='llvm::MSP430::G_INTRINSIC' data-ref="llvm::MSP430::G_INTRINSIC" data-ref-filename="llvm..MSP430..G_INTRINSIC">G_INTRINSIC</dfn>	= <var>95</var>,</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="llvm::MSP430::G_INTRINSIC_W_SIDE_EFFECTS" title='llvm::MSP430::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::MSP430::G_INTRINSIC_W_SIDE_EFFECTS" data-ref-filename="llvm..MSP430..G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</dfn>	= <var>96</var>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="llvm::MSP430::G_ANYEXT" title='llvm::MSP430::G_ANYEXT' data-ref="llvm::MSP430::G_ANYEXT" data-ref-filename="llvm..MSP430..G_ANYEXT">G_ANYEXT</dfn>	= <var>97</var>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="llvm::MSP430::G_TRUNC" title='llvm::MSP430::G_TRUNC' data-ref="llvm::MSP430::G_TRUNC" data-ref-filename="llvm..MSP430..G_TRUNC">G_TRUNC</dfn>	= <var>98</var>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="llvm::MSP430::G_CONSTANT" title='llvm::MSP430::G_CONSTANT' data-ref="llvm::MSP430::G_CONSTANT" data-ref-filename="llvm..MSP430..G_CONSTANT">G_CONSTANT</dfn>	= <var>99</var>,</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCONSTANT" title='llvm::MSP430::G_FCONSTANT' data-ref="llvm::MSP430::G_FCONSTANT" data-ref-filename="llvm..MSP430..G_FCONSTANT">G_FCONSTANT</dfn>	= <var>100</var>,</td></tr>
<tr><th id="116">116</th><td>    <dfn class="enum" id="llvm::MSP430::G_VASTART" title='llvm::MSP430::G_VASTART' data-ref="llvm::MSP430::G_VASTART" data-ref-filename="llvm..MSP430..G_VASTART">G_VASTART</dfn>	= <var>101</var>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="enum" id="llvm::MSP430::G_VAARG" title='llvm::MSP430::G_VAARG' data-ref="llvm::MSP430::G_VAARG" data-ref-filename="llvm..MSP430..G_VAARG">G_VAARG</dfn>	= <var>102</var>,</td></tr>
<tr><th id="118">118</th><td>    <dfn class="enum" id="llvm::MSP430::G_SEXT" title='llvm::MSP430::G_SEXT' data-ref="llvm::MSP430::G_SEXT" data-ref-filename="llvm..MSP430..G_SEXT">G_SEXT</dfn>	= <var>103</var>,</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="llvm::MSP430::G_SEXT_INREG" title='llvm::MSP430::G_SEXT_INREG' data-ref="llvm::MSP430::G_SEXT_INREG" data-ref-filename="llvm..MSP430..G_SEXT_INREG">G_SEXT_INREG</dfn>	= <var>104</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="llvm::MSP430::G_ZEXT" title='llvm::MSP430::G_ZEXT' data-ref="llvm::MSP430::G_ZEXT" data-ref-filename="llvm..MSP430..G_ZEXT">G_ZEXT</dfn>	= <var>105</var>,</td></tr>
<tr><th id="121">121</th><td>    <dfn class="enum" id="llvm::MSP430::G_SHL" title='llvm::MSP430::G_SHL' data-ref="llvm::MSP430::G_SHL" data-ref-filename="llvm..MSP430..G_SHL">G_SHL</dfn>	= <var>106</var>,</td></tr>
<tr><th id="122">122</th><td>    <dfn class="enum" id="llvm::MSP430::G_LSHR" title='llvm::MSP430::G_LSHR' data-ref="llvm::MSP430::G_LSHR" data-ref-filename="llvm..MSP430..G_LSHR">G_LSHR</dfn>	= <var>107</var>,</td></tr>
<tr><th id="123">123</th><td>    <dfn class="enum" id="llvm::MSP430::G_ASHR" title='llvm::MSP430::G_ASHR' data-ref="llvm::MSP430::G_ASHR" data-ref-filename="llvm..MSP430..G_ASHR">G_ASHR</dfn>	= <var>108</var>,</td></tr>
<tr><th id="124">124</th><td>    <dfn class="enum" id="llvm::MSP430::G_FSHL" title='llvm::MSP430::G_FSHL' data-ref="llvm::MSP430::G_FSHL" data-ref-filename="llvm..MSP430..G_FSHL">G_FSHL</dfn>	= <var>109</var>,</td></tr>
<tr><th id="125">125</th><td>    <dfn class="enum" id="llvm::MSP430::G_FSHR" title='llvm::MSP430::G_FSHR' data-ref="llvm::MSP430::G_FSHR" data-ref-filename="llvm..MSP430..G_FSHR">G_FSHR</dfn>	= <var>110</var>,</td></tr>
<tr><th id="126">126</th><td>    <dfn class="enum" id="llvm::MSP430::G_ICMP" title='llvm::MSP430::G_ICMP' data-ref="llvm::MSP430::G_ICMP" data-ref-filename="llvm..MSP430..G_ICMP">G_ICMP</dfn>	= <var>111</var>,</td></tr>
<tr><th id="127">127</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCMP" title='llvm::MSP430::G_FCMP' data-ref="llvm::MSP430::G_FCMP" data-ref-filename="llvm..MSP430..G_FCMP">G_FCMP</dfn>	= <var>112</var>,</td></tr>
<tr><th id="128">128</th><td>    <dfn class="enum" id="llvm::MSP430::G_SELECT" title='llvm::MSP430::G_SELECT' data-ref="llvm::MSP430::G_SELECT" data-ref-filename="llvm..MSP430..G_SELECT">G_SELECT</dfn>	= <var>113</var>,</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="llvm::MSP430::G_UADDO" title='llvm::MSP430::G_UADDO' data-ref="llvm::MSP430::G_UADDO" data-ref-filename="llvm..MSP430..G_UADDO">G_UADDO</dfn>	= <var>114</var>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="llvm::MSP430::G_UADDE" title='llvm::MSP430::G_UADDE' data-ref="llvm::MSP430::G_UADDE" data-ref-filename="llvm..MSP430..G_UADDE">G_UADDE</dfn>	= <var>115</var>,</td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="llvm::MSP430::G_USUBO" title='llvm::MSP430::G_USUBO' data-ref="llvm::MSP430::G_USUBO" data-ref-filename="llvm..MSP430..G_USUBO">G_USUBO</dfn>	= <var>116</var>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="llvm::MSP430::G_USUBE" title='llvm::MSP430::G_USUBE' data-ref="llvm::MSP430::G_USUBE" data-ref-filename="llvm..MSP430..G_USUBE">G_USUBE</dfn>	= <var>117</var>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="llvm::MSP430::G_SADDO" title='llvm::MSP430::G_SADDO' data-ref="llvm::MSP430::G_SADDO" data-ref-filename="llvm..MSP430..G_SADDO">G_SADDO</dfn>	= <var>118</var>,</td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="llvm::MSP430::G_SADDE" title='llvm::MSP430::G_SADDE' data-ref="llvm::MSP430::G_SADDE" data-ref-filename="llvm..MSP430..G_SADDE">G_SADDE</dfn>	= <var>119</var>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="llvm::MSP430::G_SSUBO" title='llvm::MSP430::G_SSUBO' data-ref="llvm::MSP430::G_SSUBO" data-ref-filename="llvm..MSP430..G_SSUBO">G_SSUBO</dfn>	= <var>120</var>,</td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="llvm::MSP430::G_SSUBE" title='llvm::MSP430::G_SSUBE' data-ref="llvm::MSP430::G_SSUBE" data-ref-filename="llvm..MSP430..G_SSUBE">G_SSUBE</dfn>	= <var>121</var>,</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMULO" title='llvm::MSP430::G_UMULO' data-ref="llvm::MSP430::G_UMULO" data-ref-filename="llvm..MSP430..G_UMULO">G_UMULO</dfn>	= <var>122</var>,</td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMULO" title='llvm::MSP430::G_SMULO' data-ref="llvm::MSP430::G_SMULO" data-ref-filename="llvm..MSP430..G_SMULO">G_SMULO</dfn>	= <var>123</var>,</td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMULH" title='llvm::MSP430::G_UMULH' data-ref="llvm::MSP430::G_UMULH" data-ref-filename="llvm..MSP430..G_UMULH">G_UMULH</dfn>	= <var>124</var>,</td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMULH" title='llvm::MSP430::G_SMULH' data-ref="llvm::MSP430::G_SMULH" data-ref-filename="llvm..MSP430..G_SMULH">G_SMULH</dfn>	= <var>125</var>,</td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="llvm::MSP430::G_UADDSAT" title='llvm::MSP430::G_UADDSAT' data-ref="llvm::MSP430::G_UADDSAT" data-ref-filename="llvm..MSP430..G_UADDSAT">G_UADDSAT</dfn>	= <var>126</var>,</td></tr>
<tr><th id="142">142</th><td>    <dfn class="enum" id="llvm::MSP430::G_SADDSAT" title='llvm::MSP430::G_SADDSAT' data-ref="llvm::MSP430::G_SADDSAT" data-ref-filename="llvm..MSP430..G_SADDSAT">G_SADDSAT</dfn>	= <var>127</var>,</td></tr>
<tr><th id="143">143</th><td>    <dfn class="enum" id="llvm::MSP430::G_USUBSAT" title='llvm::MSP430::G_USUBSAT' data-ref="llvm::MSP430::G_USUBSAT" data-ref-filename="llvm..MSP430..G_USUBSAT">G_USUBSAT</dfn>	= <var>128</var>,</td></tr>
<tr><th id="144">144</th><td>    <dfn class="enum" id="llvm::MSP430::G_SSUBSAT" title='llvm::MSP430::G_SSUBSAT' data-ref="llvm::MSP430::G_SSUBSAT" data-ref-filename="llvm..MSP430..G_SSUBSAT">G_SSUBSAT</dfn>	= <var>129</var>,</td></tr>
<tr><th id="145">145</th><td>    <dfn class="enum" id="llvm::MSP430::G_USHLSAT" title='llvm::MSP430::G_USHLSAT' data-ref="llvm::MSP430::G_USHLSAT" data-ref-filename="llvm..MSP430..G_USHLSAT">G_USHLSAT</dfn>	= <var>130</var>,</td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="llvm::MSP430::G_SSHLSAT" title='llvm::MSP430::G_SSHLSAT' data-ref="llvm::MSP430::G_SSHLSAT" data-ref-filename="llvm..MSP430..G_SSHLSAT">G_SSHLSAT</dfn>	= <var>131</var>,</td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMULFIX" title='llvm::MSP430::G_SMULFIX' data-ref="llvm::MSP430::G_SMULFIX" data-ref-filename="llvm..MSP430..G_SMULFIX">G_SMULFIX</dfn>	= <var>132</var>,</td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMULFIX" title='llvm::MSP430::G_UMULFIX' data-ref="llvm::MSP430::G_UMULFIX" data-ref-filename="llvm..MSP430..G_UMULFIX">G_UMULFIX</dfn>	= <var>133</var>,</td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMULFIXSAT" title='llvm::MSP430::G_SMULFIXSAT' data-ref="llvm::MSP430::G_SMULFIXSAT" data-ref-filename="llvm..MSP430..G_SMULFIXSAT">G_SMULFIXSAT</dfn>	= <var>134</var>,</td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMULFIXSAT" title='llvm::MSP430::G_UMULFIXSAT' data-ref="llvm::MSP430::G_UMULFIXSAT" data-ref-filename="llvm..MSP430..G_UMULFIXSAT">G_UMULFIXSAT</dfn>	= <var>135</var>,</td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="llvm::MSP430::G_SDIVFIX" title='llvm::MSP430::G_SDIVFIX' data-ref="llvm::MSP430::G_SDIVFIX" data-ref-filename="llvm..MSP430..G_SDIVFIX">G_SDIVFIX</dfn>	= <var>136</var>,</td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="llvm::MSP430::G_UDIVFIX" title='llvm::MSP430::G_UDIVFIX' data-ref="llvm::MSP430::G_UDIVFIX" data-ref-filename="llvm..MSP430..G_UDIVFIX">G_UDIVFIX</dfn>	= <var>137</var>,</td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="llvm::MSP430::G_SDIVFIXSAT" title='llvm::MSP430::G_SDIVFIXSAT' data-ref="llvm::MSP430::G_SDIVFIXSAT" data-ref-filename="llvm..MSP430..G_SDIVFIXSAT">G_SDIVFIXSAT</dfn>	= <var>138</var>,</td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="llvm::MSP430::G_UDIVFIXSAT" title='llvm::MSP430::G_UDIVFIXSAT' data-ref="llvm::MSP430::G_UDIVFIXSAT" data-ref-filename="llvm..MSP430..G_UDIVFIXSAT">G_UDIVFIXSAT</dfn>	= <var>139</var>,</td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="llvm::MSP430::G_FADD" title='llvm::MSP430::G_FADD' data-ref="llvm::MSP430::G_FADD" data-ref-filename="llvm..MSP430..G_FADD">G_FADD</dfn>	= <var>140</var>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="llvm::MSP430::G_FSUB" title='llvm::MSP430::G_FSUB' data-ref="llvm::MSP430::G_FSUB" data-ref-filename="llvm..MSP430..G_FSUB">G_FSUB</dfn>	= <var>141</var>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMUL" title='llvm::MSP430::G_FMUL' data-ref="llvm::MSP430::G_FMUL" data-ref-filename="llvm..MSP430..G_FMUL">G_FMUL</dfn>	= <var>142</var>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMA" title='llvm::MSP430::G_FMA' data-ref="llvm::MSP430::G_FMA" data-ref-filename="llvm..MSP430..G_FMA">G_FMA</dfn>	= <var>143</var>,</td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMAD" title='llvm::MSP430::G_FMAD' data-ref="llvm::MSP430::G_FMAD" data-ref-filename="llvm..MSP430..G_FMAD">G_FMAD</dfn>	= <var>144</var>,</td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="llvm::MSP430::G_FDIV" title='llvm::MSP430::G_FDIV' data-ref="llvm::MSP430::G_FDIV" data-ref-filename="llvm..MSP430..G_FDIV">G_FDIV</dfn>	= <var>145</var>,</td></tr>
<tr><th id="161">161</th><td>    <dfn class="enum" id="llvm::MSP430::G_FREM" title='llvm::MSP430::G_FREM' data-ref="llvm::MSP430::G_FREM" data-ref-filename="llvm..MSP430..G_FREM">G_FREM</dfn>	= <var>146</var>,</td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPOW" title='llvm::MSP430::G_FPOW' data-ref="llvm::MSP430::G_FPOW" data-ref-filename="llvm..MSP430..G_FPOW">G_FPOW</dfn>	= <var>147</var>,</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPOWI" title='llvm::MSP430::G_FPOWI' data-ref="llvm::MSP430::G_FPOWI" data-ref-filename="llvm..MSP430..G_FPOWI">G_FPOWI</dfn>	= <var>148</var>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="llvm::MSP430::G_FEXP" title='llvm::MSP430::G_FEXP' data-ref="llvm::MSP430::G_FEXP" data-ref-filename="llvm..MSP430..G_FEXP">G_FEXP</dfn>	= <var>149</var>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="llvm::MSP430::G_FEXP2" title='llvm::MSP430::G_FEXP2' data-ref="llvm::MSP430::G_FEXP2" data-ref-filename="llvm..MSP430..G_FEXP2">G_FEXP2</dfn>	= <var>150</var>,</td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="llvm::MSP430::G_FLOG" title='llvm::MSP430::G_FLOG' data-ref="llvm::MSP430::G_FLOG" data-ref-filename="llvm..MSP430..G_FLOG">G_FLOG</dfn>	= <var>151</var>,</td></tr>
<tr><th id="167">167</th><td>    <dfn class="enum" id="llvm::MSP430::G_FLOG2" title='llvm::MSP430::G_FLOG2' data-ref="llvm::MSP430::G_FLOG2" data-ref-filename="llvm..MSP430..G_FLOG2">G_FLOG2</dfn>	= <var>152</var>,</td></tr>
<tr><th id="168">168</th><td>    <dfn class="enum" id="llvm::MSP430::G_FLOG10" title='llvm::MSP430::G_FLOG10' data-ref="llvm::MSP430::G_FLOG10" data-ref-filename="llvm..MSP430..G_FLOG10">G_FLOG10</dfn>	= <var>153</var>,</td></tr>
<tr><th id="169">169</th><td>    <dfn class="enum" id="llvm::MSP430::G_FNEG" title='llvm::MSP430::G_FNEG' data-ref="llvm::MSP430::G_FNEG" data-ref-filename="llvm..MSP430..G_FNEG">G_FNEG</dfn>	= <var>154</var>,</td></tr>
<tr><th id="170">170</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPEXT" title='llvm::MSP430::G_FPEXT' data-ref="llvm::MSP430::G_FPEXT" data-ref-filename="llvm..MSP430..G_FPEXT">G_FPEXT</dfn>	= <var>155</var>,</td></tr>
<tr><th id="171">171</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPTRUNC" title='llvm::MSP430::G_FPTRUNC' data-ref="llvm::MSP430::G_FPTRUNC" data-ref-filename="llvm..MSP430..G_FPTRUNC">G_FPTRUNC</dfn>	= <var>156</var>,</td></tr>
<tr><th id="172">172</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPTOSI" title='llvm::MSP430::G_FPTOSI' data-ref="llvm::MSP430::G_FPTOSI" data-ref-filename="llvm..MSP430..G_FPTOSI">G_FPTOSI</dfn>	= <var>157</var>,</td></tr>
<tr><th id="173">173</th><td>    <dfn class="enum" id="llvm::MSP430::G_FPTOUI" title='llvm::MSP430::G_FPTOUI' data-ref="llvm::MSP430::G_FPTOUI" data-ref-filename="llvm..MSP430..G_FPTOUI">G_FPTOUI</dfn>	= <var>158</var>,</td></tr>
<tr><th id="174">174</th><td>    <dfn class="enum" id="llvm::MSP430::G_SITOFP" title='llvm::MSP430::G_SITOFP' data-ref="llvm::MSP430::G_SITOFP" data-ref-filename="llvm..MSP430..G_SITOFP">G_SITOFP</dfn>	= <var>159</var>,</td></tr>
<tr><th id="175">175</th><td>    <dfn class="enum" id="llvm::MSP430::G_UITOFP" title='llvm::MSP430::G_UITOFP' data-ref="llvm::MSP430::G_UITOFP" data-ref-filename="llvm..MSP430..G_UITOFP">G_UITOFP</dfn>	= <var>160</var>,</td></tr>
<tr><th id="176">176</th><td>    <dfn class="enum" id="llvm::MSP430::G_FABS" title='llvm::MSP430::G_FABS' data-ref="llvm::MSP430::G_FABS" data-ref-filename="llvm..MSP430..G_FABS">G_FABS</dfn>	= <var>161</var>,</td></tr>
<tr><th id="177">177</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCOPYSIGN" title='llvm::MSP430::G_FCOPYSIGN' data-ref="llvm::MSP430::G_FCOPYSIGN" data-ref-filename="llvm..MSP430..G_FCOPYSIGN">G_FCOPYSIGN</dfn>	= <var>162</var>,</td></tr>
<tr><th id="178">178</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCANONICALIZE" title='llvm::MSP430::G_FCANONICALIZE' data-ref="llvm::MSP430::G_FCANONICALIZE" data-ref-filename="llvm..MSP430..G_FCANONICALIZE">G_FCANONICALIZE</dfn>	= <var>163</var>,</td></tr>
<tr><th id="179">179</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMINNUM" title='llvm::MSP430::G_FMINNUM' data-ref="llvm::MSP430::G_FMINNUM" data-ref-filename="llvm..MSP430..G_FMINNUM">G_FMINNUM</dfn>	= <var>164</var>,</td></tr>
<tr><th id="180">180</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMAXNUM" title='llvm::MSP430::G_FMAXNUM' data-ref="llvm::MSP430::G_FMAXNUM" data-ref-filename="llvm..MSP430..G_FMAXNUM">G_FMAXNUM</dfn>	= <var>165</var>,</td></tr>
<tr><th id="181">181</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMINNUM_IEEE" title='llvm::MSP430::G_FMINNUM_IEEE' data-ref="llvm::MSP430::G_FMINNUM_IEEE" data-ref-filename="llvm..MSP430..G_FMINNUM_IEEE">G_FMINNUM_IEEE</dfn>	= <var>166</var>,</td></tr>
<tr><th id="182">182</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMAXNUM_IEEE" title='llvm::MSP430::G_FMAXNUM_IEEE' data-ref="llvm::MSP430::G_FMAXNUM_IEEE" data-ref-filename="llvm..MSP430..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</dfn>	= <var>167</var>,</td></tr>
<tr><th id="183">183</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMINIMUM" title='llvm::MSP430::G_FMINIMUM' data-ref="llvm::MSP430::G_FMINIMUM" data-ref-filename="llvm..MSP430..G_FMINIMUM">G_FMINIMUM</dfn>	= <var>168</var>,</td></tr>
<tr><th id="184">184</th><td>    <dfn class="enum" id="llvm::MSP430::G_FMAXIMUM" title='llvm::MSP430::G_FMAXIMUM' data-ref="llvm::MSP430::G_FMAXIMUM" data-ref-filename="llvm..MSP430..G_FMAXIMUM">G_FMAXIMUM</dfn>	= <var>169</var>,</td></tr>
<tr><th id="185">185</th><td>    <dfn class="enum" id="llvm::MSP430::G_PTR_ADD" title='llvm::MSP430::G_PTR_ADD' data-ref="llvm::MSP430::G_PTR_ADD" data-ref-filename="llvm..MSP430..G_PTR_ADD">G_PTR_ADD</dfn>	= <var>170</var>,</td></tr>
<tr><th id="186">186</th><td>    <dfn class="enum" id="llvm::MSP430::G_PTRMASK" title='llvm::MSP430::G_PTRMASK' data-ref="llvm::MSP430::G_PTRMASK" data-ref-filename="llvm..MSP430..G_PTRMASK">G_PTRMASK</dfn>	= <var>171</var>,</td></tr>
<tr><th id="187">187</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMIN" title='llvm::MSP430::G_SMIN' data-ref="llvm::MSP430::G_SMIN" data-ref-filename="llvm..MSP430..G_SMIN">G_SMIN</dfn>	= <var>172</var>,</td></tr>
<tr><th id="188">188</th><td>    <dfn class="enum" id="llvm::MSP430::G_SMAX" title='llvm::MSP430::G_SMAX' data-ref="llvm::MSP430::G_SMAX" data-ref-filename="llvm..MSP430..G_SMAX">G_SMAX</dfn>	= <var>173</var>,</td></tr>
<tr><th id="189">189</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMIN" title='llvm::MSP430::G_UMIN' data-ref="llvm::MSP430::G_UMIN" data-ref-filename="llvm..MSP430..G_UMIN">G_UMIN</dfn>	= <var>174</var>,</td></tr>
<tr><th id="190">190</th><td>    <dfn class="enum" id="llvm::MSP430::G_UMAX" title='llvm::MSP430::G_UMAX' data-ref="llvm::MSP430::G_UMAX" data-ref-filename="llvm..MSP430..G_UMAX">G_UMAX</dfn>	= <var>175</var>,</td></tr>
<tr><th id="191">191</th><td>    <dfn class="enum" id="llvm::MSP430::G_ABS" title='llvm::MSP430::G_ABS' data-ref="llvm::MSP430::G_ABS" data-ref-filename="llvm..MSP430..G_ABS">G_ABS</dfn>	= <var>176</var>,</td></tr>
<tr><th id="192">192</th><td>    <dfn class="enum" id="llvm::MSP430::G_BR" title='llvm::MSP430::G_BR' data-ref="llvm::MSP430::G_BR" data-ref-filename="llvm..MSP430..G_BR">G_BR</dfn>	= <var>177</var>,</td></tr>
<tr><th id="193">193</th><td>    <dfn class="enum" id="llvm::MSP430::G_BRJT" title='llvm::MSP430::G_BRJT' data-ref="llvm::MSP430::G_BRJT" data-ref-filename="llvm..MSP430..G_BRJT">G_BRJT</dfn>	= <var>178</var>,</td></tr>
<tr><th id="194">194</th><td>    <dfn class="enum" id="llvm::MSP430::G_INSERT_VECTOR_ELT" title='llvm::MSP430::G_INSERT_VECTOR_ELT' data-ref="llvm::MSP430::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..MSP430..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</dfn>	= <var>179</var>,</td></tr>
<tr><th id="195">195</th><td>    <dfn class="enum" id="llvm::MSP430::G_EXTRACT_VECTOR_ELT" title='llvm::MSP430::G_EXTRACT_VECTOR_ELT' data-ref="llvm::MSP430::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..MSP430..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</dfn>	= <var>180</var>,</td></tr>
<tr><th id="196">196</th><td>    <dfn class="enum" id="llvm::MSP430::G_SHUFFLE_VECTOR" title='llvm::MSP430::G_SHUFFLE_VECTOR' data-ref="llvm::MSP430::G_SHUFFLE_VECTOR" data-ref-filename="llvm..MSP430..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</dfn>	= <var>181</var>,</td></tr>
<tr><th id="197">197</th><td>    <dfn class="enum" id="llvm::MSP430::G_CTTZ" title='llvm::MSP430::G_CTTZ' data-ref="llvm::MSP430::G_CTTZ" data-ref-filename="llvm..MSP430..G_CTTZ">G_CTTZ</dfn>	= <var>182</var>,</td></tr>
<tr><th id="198">198</th><td>    <dfn class="enum" id="llvm::MSP430::G_CTTZ_ZERO_UNDEF" title='llvm::MSP430::G_CTTZ_ZERO_UNDEF' data-ref="llvm::MSP430::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..MSP430..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</dfn>	= <var>183</var>,</td></tr>
<tr><th id="199">199</th><td>    <dfn class="enum" id="llvm::MSP430::G_CTLZ" title='llvm::MSP430::G_CTLZ' data-ref="llvm::MSP430::G_CTLZ" data-ref-filename="llvm..MSP430..G_CTLZ">G_CTLZ</dfn>	= <var>184</var>,</td></tr>
<tr><th id="200">200</th><td>    <dfn class="enum" id="llvm::MSP430::G_CTLZ_ZERO_UNDEF" title='llvm::MSP430::G_CTLZ_ZERO_UNDEF' data-ref="llvm::MSP430::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..MSP430..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</dfn>	= <var>185</var>,</td></tr>
<tr><th id="201">201</th><td>    <dfn class="enum" id="llvm::MSP430::G_CTPOP" title='llvm::MSP430::G_CTPOP' data-ref="llvm::MSP430::G_CTPOP" data-ref-filename="llvm..MSP430..G_CTPOP">G_CTPOP</dfn>	= <var>186</var>,</td></tr>
<tr><th id="202">202</th><td>    <dfn class="enum" id="llvm::MSP430::G_BSWAP" title='llvm::MSP430::G_BSWAP' data-ref="llvm::MSP430::G_BSWAP" data-ref-filename="llvm..MSP430..G_BSWAP">G_BSWAP</dfn>	= <var>187</var>,</td></tr>
<tr><th id="203">203</th><td>    <dfn class="enum" id="llvm::MSP430::G_BITREVERSE" title='llvm::MSP430::G_BITREVERSE' data-ref="llvm::MSP430::G_BITREVERSE" data-ref-filename="llvm..MSP430..G_BITREVERSE">G_BITREVERSE</dfn>	= <var>188</var>,</td></tr>
<tr><th id="204">204</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCEIL" title='llvm::MSP430::G_FCEIL' data-ref="llvm::MSP430::G_FCEIL" data-ref-filename="llvm..MSP430..G_FCEIL">G_FCEIL</dfn>	= <var>189</var>,</td></tr>
<tr><th id="205">205</th><td>    <dfn class="enum" id="llvm::MSP430::G_FCOS" title='llvm::MSP430::G_FCOS' data-ref="llvm::MSP430::G_FCOS" data-ref-filename="llvm..MSP430..G_FCOS">G_FCOS</dfn>	= <var>190</var>,</td></tr>
<tr><th id="206">206</th><td>    <dfn class="enum" id="llvm::MSP430::G_FSIN" title='llvm::MSP430::G_FSIN' data-ref="llvm::MSP430::G_FSIN" data-ref-filename="llvm..MSP430..G_FSIN">G_FSIN</dfn>	= <var>191</var>,</td></tr>
<tr><th id="207">207</th><td>    <dfn class="enum" id="llvm::MSP430::G_FSQRT" title='llvm::MSP430::G_FSQRT' data-ref="llvm::MSP430::G_FSQRT" data-ref-filename="llvm..MSP430..G_FSQRT">G_FSQRT</dfn>	= <var>192</var>,</td></tr>
<tr><th id="208">208</th><td>    <dfn class="enum" id="llvm::MSP430::G_FFLOOR" title='llvm::MSP430::G_FFLOOR' data-ref="llvm::MSP430::G_FFLOOR" data-ref-filename="llvm..MSP430..G_FFLOOR">G_FFLOOR</dfn>	= <var>193</var>,</td></tr>
<tr><th id="209">209</th><td>    <dfn class="enum" id="llvm::MSP430::G_FRINT" title='llvm::MSP430::G_FRINT' data-ref="llvm::MSP430::G_FRINT" data-ref-filename="llvm..MSP430..G_FRINT">G_FRINT</dfn>	= <var>194</var>,</td></tr>
<tr><th id="210">210</th><td>    <dfn class="enum" id="llvm::MSP430::G_FNEARBYINT" title='llvm::MSP430::G_FNEARBYINT' data-ref="llvm::MSP430::G_FNEARBYINT" data-ref-filename="llvm..MSP430..G_FNEARBYINT">G_FNEARBYINT</dfn>	= <var>195</var>,</td></tr>
<tr><th id="211">211</th><td>    <dfn class="enum" id="llvm::MSP430::G_ADDRSPACE_CAST" title='llvm::MSP430::G_ADDRSPACE_CAST' data-ref="llvm::MSP430::G_ADDRSPACE_CAST" data-ref-filename="llvm..MSP430..G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</dfn>	= <var>196</var>,</td></tr>
<tr><th id="212">212</th><td>    <dfn class="enum" id="llvm::MSP430::G_BLOCK_ADDR" title='llvm::MSP430::G_BLOCK_ADDR' data-ref="llvm::MSP430::G_BLOCK_ADDR" data-ref-filename="llvm..MSP430..G_BLOCK_ADDR">G_BLOCK_ADDR</dfn>	= <var>197</var>,</td></tr>
<tr><th id="213">213</th><td>    <dfn class="enum" id="llvm::MSP430::G_JUMP_TABLE" title='llvm::MSP430::G_JUMP_TABLE' data-ref="llvm::MSP430::G_JUMP_TABLE" data-ref-filename="llvm..MSP430..G_JUMP_TABLE">G_JUMP_TABLE</dfn>	= <var>198</var>,</td></tr>
<tr><th id="214">214</th><td>    <dfn class="enum" id="llvm::MSP430::G_DYN_STACKALLOC" title='llvm::MSP430::G_DYN_STACKALLOC' data-ref="llvm::MSP430::G_DYN_STACKALLOC" data-ref-filename="llvm..MSP430..G_DYN_STACKALLOC">G_DYN_STACKALLOC</dfn>	= <var>199</var>,</td></tr>
<tr><th id="215">215</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FADD" title='llvm::MSP430::G_STRICT_FADD' data-ref="llvm::MSP430::G_STRICT_FADD" data-ref-filename="llvm..MSP430..G_STRICT_FADD">G_STRICT_FADD</dfn>	= <var>200</var>,</td></tr>
<tr><th id="216">216</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FSUB" title='llvm::MSP430::G_STRICT_FSUB' data-ref="llvm::MSP430::G_STRICT_FSUB" data-ref-filename="llvm..MSP430..G_STRICT_FSUB">G_STRICT_FSUB</dfn>	= <var>201</var>,</td></tr>
<tr><th id="217">217</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FMUL" title='llvm::MSP430::G_STRICT_FMUL' data-ref="llvm::MSP430::G_STRICT_FMUL" data-ref-filename="llvm..MSP430..G_STRICT_FMUL">G_STRICT_FMUL</dfn>	= <var>202</var>,</td></tr>
<tr><th id="218">218</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FDIV" title='llvm::MSP430::G_STRICT_FDIV' data-ref="llvm::MSP430::G_STRICT_FDIV" data-ref-filename="llvm..MSP430..G_STRICT_FDIV">G_STRICT_FDIV</dfn>	= <var>203</var>,</td></tr>
<tr><th id="219">219</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FREM" title='llvm::MSP430::G_STRICT_FREM' data-ref="llvm::MSP430::G_STRICT_FREM" data-ref-filename="llvm..MSP430..G_STRICT_FREM">G_STRICT_FREM</dfn>	= <var>204</var>,</td></tr>
<tr><th id="220">220</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FMA" title='llvm::MSP430::G_STRICT_FMA' data-ref="llvm::MSP430::G_STRICT_FMA" data-ref-filename="llvm..MSP430..G_STRICT_FMA">G_STRICT_FMA</dfn>	= <var>205</var>,</td></tr>
<tr><th id="221">221</th><td>    <dfn class="enum" id="llvm::MSP430::G_STRICT_FSQRT" title='llvm::MSP430::G_STRICT_FSQRT' data-ref="llvm::MSP430::G_STRICT_FSQRT" data-ref-filename="llvm..MSP430..G_STRICT_FSQRT">G_STRICT_FSQRT</dfn>	= <var>206</var>,</td></tr>
<tr><th id="222">222</th><td>    <dfn class="enum" id="llvm::MSP430::G_READ_REGISTER" title='llvm::MSP430::G_READ_REGISTER' data-ref="llvm::MSP430::G_READ_REGISTER" data-ref-filename="llvm..MSP430..G_READ_REGISTER">G_READ_REGISTER</dfn>	= <var>207</var>,</td></tr>
<tr><th id="223">223</th><td>    <dfn class="enum" id="llvm::MSP430::G_WRITE_REGISTER" title='llvm::MSP430::G_WRITE_REGISTER' data-ref="llvm::MSP430::G_WRITE_REGISTER" data-ref-filename="llvm..MSP430..G_WRITE_REGISTER">G_WRITE_REGISTER</dfn>	= <var>208</var>,</td></tr>
<tr><th id="224">224</th><td>    <dfn class="enum" id="llvm::MSP430::G_MEMCPY" title='llvm::MSP430::G_MEMCPY' data-ref="llvm::MSP430::G_MEMCPY" data-ref-filename="llvm..MSP430..G_MEMCPY">G_MEMCPY</dfn>	= <var>209</var>,</td></tr>
<tr><th id="225">225</th><td>    <dfn class="enum" id="llvm::MSP430::G_MEMMOVE" title='llvm::MSP430::G_MEMMOVE' data-ref="llvm::MSP430::G_MEMMOVE" data-ref-filename="llvm..MSP430..G_MEMMOVE">G_MEMMOVE</dfn>	= <var>210</var>,</td></tr>
<tr><th id="226">226</th><td>    <dfn class="enum" id="llvm::MSP430::G_MEMSET" title='llvm::MSP430::G_MEMSET' data-ref="llvm::MSP430::G_MEMSET" data-ref-filename="llvm..MSP430..G_MEMSET">G_MEMSET</dfn>	= <var>211</var>,</td></tr>
<tr><th id="227">227</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_SEQ_FADD" title='llvm::MSP430::G_VECREDUCE_SEQ_FADD' data-ref="llvm::MSP430::G_VECREDUCE_SEQ_FADD" data-ref-filename="llvm..MSP430..G_VECREDUCE_SEQ_FADD">G_VECREDUCE_SEQ_FADD</dfn>	= <var>212</var>,</td></tr>
<tr><th id="228">228</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_SEQ_FMUL" title='llvm::MSP430::G_VECREDUCE_SEQ_FMUL' data-ref="llvm::MSP430::G_VECREDUCE_SEQ_FMUL" data-ref-filename="llvm..MSP430..G_VECREDUCE_SEQ_FMUL">G_VECREDUCE_SEQ_FMUL</dfn>	= <var>213</var>,</td></tr>
<tr><th id="229">229</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_FADD" title='llvm::MSP430::G_VECREDUCE_FADD' data-ref="llvm::MSP430::G_VECREDUCE_FADD" data-ref-filename="llvm..MSP430..G_VECREDUCE_FADD">G_VECREDUCE_FADD</dfn>	= <var>214</var>,</td></tr>
<tr><th id="230">230</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_FMUL" title='llvm::MSP430::G_VECREDUCE_FMUL' data-ref="llvm::MSP430::G_VECREDUCE_FMUL" data-ref-filename="llvm..MSP430..G_VECREDUCE_FMUL">G_VECREDUCE_FMUL</dfn>	= <var>215</var>,</td></tr>
<tr><th id="231">231</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_FMAX" title='llvm::MSP430::G_VECREDUCE_FMAX' data-ref="llvm::MSP430::G_VECREDUCE_FMAX" data-ref-filename="llvm..MSP430..G_VECREDUCE_FMAX">G_VECREDUCE_FMAX</dfn>	= <var>216</var>,</td></tr>
<tr><th id="232">232</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_FMIN" title='llvm::MSP430::G_VECREDUCE_FMIN' data-ref="llvm::MSP430::G_VECREDUCE_FMIN" data-ref-filename="llvm..MSP430..G_VECREDUCE_FMIN">G_VECREDUCE_FMIN</dfn>	= <var>217</var>,</td></tr>
<tr><th id="233">233</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_ADD" title='llvm::MSP430::G_VECREDUCE_ADD' data-ref="llvm::MSP430::G_VECREDUCE_ADD" data-ref-filename="llvm..MSP430..G_VECREDUCE_ADD">G_VECREDUCE_ADD</dfn>	= <var>218</var>,</td></tr>
<tr><th id="234">234</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_MUL" title='llvm::MSP430::G_VECREDUCE_MUL' data-ref="llvm::MSP430::G_VECREDUCE_MUL" data-ref-filename="llvm..MSP430..G_VECREDUCE_MUL">G_VECREDUCE_MUL</dfn>	= <var>219</var>,</td></tr>
<tr><th id="235">235</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_AND" title='llvm::MSP430::G_VECREDUCE_AND' data-ref="llvm::MSP430::G_VECREDUCE_AND" data-ref-filename="llvm..MSP430..G_VECREDUCE_AND">G_VECREDUCE_AND</dfn>	= <var>220</var>,</td></tr>
<tr><th id="236">236</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_OR" title='llvm::MSP430::G_VECREDUCE_OR' data-ref="llvm::MSP430::G_VECREDUCE_OR" data-ref-filename="llvm..MSP430..G_VECREDUCE_OR">G_VECREDUCE_OR</dfn>	= <var>221</var>,</td></tr>
<tr><th id="237">237</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_XOR" title='llvm::MSP430::G_VECREDUCE_XOR' data-ref="llvm::MSP430::G_VECREDUCE_XOR" data-ref-filename="llvm..MSP430..G_VECREDUCE_XOR">G_VECREDUCE_XOR</dfn>	= <var>222</var>,</td></tr>
<tr><th id="238">238</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_SMAX" title='llvm::MSP430::G_VECREDUCE_SMAX' data-ref="llvm::MSP430::G_VECREDUCE_SMAX" data-ref-filename="llvm..MSP430..G_VECREDUCE_SMAX">G_VECREDUCE_SMAX</dfn>	= <var>223</var>,</td></tr>
<tr><th id="239">239</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_SMIN" title='llvm::MSP430::G_VECREDUCE_SMIN' data-ref="llvm::MSP430::G_VECREDUCE_SMIN" data-ref-filename="llvm..MSP430..G_VECREDUCE_SMIN">G_VECREDUCE_SMIN</dfn>	= <var>224</var>,</td></tr>
<tr><th id="240">240</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_UMAX" title='llvm::MSP430::G_VECREDUCE_UMAX' data-ref="llvm::MSP430::G_VECREDUCE_UMAX" data-ref-filename="llvm..MSP430..G_VECREDUCE_UMAX">G_VECREDUCE_UMAX</dfn>	= <var>225</var>,</td></tr>
<tr><th id="241">241</th><td>    <dfn class="enum" id="llvm::MSP430::G_VECREDUCE_UMIN" title='llvm::MSP430::G_VECREDUCE_UMIN' data-ref="llvm::MSP430::G_VECREDUCE_UMIN" data-ref-filename="llvm..MSP430..G_VECREDUCE_UMIN">G_VECREDUCE_UMIN</dfn>	= <var>226</var>,</td></tr>
<tr><th id="242">242</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mc" title='llvm::MSP430::ADD16mc' data-ref="llvm::MSP430::ADD16mc" data-ref-filename="llvm..MSP430..ADD16mc">ADD16mc</dfn>	= <var>227</var>,</td></tr>
<tr><th id="243">243</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mi" title='llvm::MSP430::ADD16mi' data-ref="llvm::MSP430::ADD16mi" data-ref-filename="llvm..MSP430..ADD16mi">ADD16mi</dfn>	= <var>228</var>,</td></tr>
<tr><th id="244">244</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mm" title='llvm::MSP430::ADD16mm' data-ref="llvm::MSP430::ADD16mm" data-ref-filename="llvm..MSP430..ADD16mm">ADD16mm</dfn>	= <var>229</var>,</td></tr>
<tr><th id="245">245</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mn" title='llvm::MSP430::ADD16mn' data-ref="llvm::MSP430::ADD16mn" data-ref-filename="llvm..MSP430..ADD16mn">ADD16mn</dfn>	= <var>230</var>,</td></tr>
<tr><th id="246">246</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mp" title='llvm::MSP430::ADD16mp' data-ref="llvm::MSP430::ADD16mp" data-ref-filename="llvm..MSP430..ADD16mp">ADD16mp</dfn>	= <var>231</var>,</td></tr>
<tr><th id="247">247</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16mr" title='llvm::MSP430::ADD16mr' data-ref="llvm::MSP430::ADD16mr" data-ref-filename="llvm..MSP430..ADD16mr">ADD16mr</dfn>	= <var>232</var>,</td></tr>
<tr><th id="248">248</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16rc" title='llvm::MSP430::ADD16rc' data-ref="llvm::MSP430::ADD16rc" data-ref-filename="llvm..MSP430..ADD16rc">ADD16rc</dfn>	= <var>233</var>,</td></tr>
<tr><th id="249">249</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16ri" title='llvm::MSP430::ADD16ri' data-ref="llvm::MSP430::ADD16ri" data-ref-filename="llvm..MSP430..ADD16ri">ADD16ri</dfn>	= <var>234</var>,</td></tr>
<tr><th id="250">250</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16rm" title='llvm::MSP430::ADD16rm' data-ref="llvm::MSP430::ADD16rm" data-ref-filename="llvm..MSP430..ADD16rm">ADD16rm</dfn>	= <var>235</var>,</td></tr>
<tr><th id="251">251</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16rn" title='llvm::MSP430::ADD16rn' data-ref="llvm::MSP430::ADD16rn" data-ref-filename="llvm..MSP430..ADD16rn">ADD16rn</dfn>	= <var>236</var>,</td></tr>
<tr><th id="252">252</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16rp" title='llvm::MSP430::ADD16rp' data-ref="llvm::MSP430::ADD16rp" data-ref-filename="llvm..MSP430..ADD16rp">ADD16rp</dfn>	= <var>237</var>,</td></tr>
<tr><th id="253">253</th><td>    <dfn class="enum" id="llvm::MSP430::ADD16rr" title='llvm::MSP430::ADD16rr' data-ref="llvm::MSP430::ADD16rr" data-ref-filename="llvm..MSP430..ADD16rr">ADD16rr</dfn>	= <var>238</var>,</td></tr>
<tr><th id="254">254</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mc" title='llvm::MSP430::ADD8mc' data-ref="llvm::MSP430::ADD8mc" data-ref-filename="llvm..MSP430..ADD8mc">ADD8mc</dfn>	= <var>239</var>,</td></tr>
<tr><th id="255">255</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mi" title='llvm::MSP430::ADD8mi' data-ref="llvm::MSP430::ADD8mi" data-ref-filename="llvm..MSP430..ADD8mi">ADD8mi</dfn>	= <var>240</var>,</td></tr>
<tr><th id="256">256</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mm" title='llvm::MSP430::ADD8mm' data-ref="llvm::MSP430::ADD8mm" data-ref-filename="llvm..MSP430..ADD8mm">ADD8mm</dfn>	= <var>241</var>,</td></tr>
<tr><th id="257">257</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mn" title='llvm::MSP430::ADD8mn' data-ref="llvm::MSP430::ADD8mn" data-ref-filename="llvm..MSP430..ADD8mn">ADD8mn</dfn>	= <var>242</var>,</td></tr>
<tr><th id="258">258</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mp" title='llvm::MSP430::ADD8mp' data-ref="llvm::MSP430::ADD8mp" data-ref-filename="llvm..MSP430..ADD8mp">ADD8mp</dfn>	= <var>243</var>,</td></tr>
<tr><th id="259">259</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8mr" title='llvm::MSP430::ADD8mr' data-ref="llvm::MSP430::ADD8mr" data-ref-filename="llvm..MSP430..ADD8mr">ADD8mr</dfn>	= <var>244</var>,</td></tr>
<tr><th id="260">260</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8rc" title='llvm::MSP430::ADD8rc' data-ref="llvm::MSP430::ADD8rc" data-ref-filename="llvm..MSP430..ADD8rc">ADD8rc</dfn>	= <var>245</var>,</td></tr>
<tr><th id="261">261</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8ri" title='llvm::MSP430::ADD8ri' data-ref="llvm::MSP430::ADD8ri" data-ref-filename="llvm..MSP430..ADD8ri">ADD8ri</dfn>	= <var>246</var>,</td></tr>
<tr><th id="262">262</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8rm" title='llvm::MSP430::ADD8rm' data-ref="llvm::MSP430::ADD8rm" data-ref-filename="llvm..MSP430..ADD8rm">ADD8rm</dfn>	= <var>247</var>,</td></tr>
<tr><th id="263">263</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8rn" title='llvm::MSP430::ADD8rn' data-ref="llvm::MSP430::ADD8rn" data-ref-filename="llvm..MSP430..ADD8rn">ADD8rn</dfn>	= <var>248</var>,</td></tr>
<tr><th id="264">264</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8rp" title='llvm::MSP430::ADD8rp' data-ref="llvm::MSP430::ADD8rp" data-ref-filename="llvm..MSP430..ADD8rp">ADD8rp</dfn>	= <var>249</var>,</td></tr>
<tr><th id="265">265</th><td>    <dfn class="enum" id="llvm::MSP430::ADD8rr" title='llvm::MSP430::ADD8rr' data-ref="llvm::MSP430::ADD8rr" data-ref-filename="llvm..MSP430..ADD8rr">ADD8rr</dfn>	= <var>250</var>,</td></tr>
<tr><th id="266">266</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mc" title='llvm::MSP430::ADDC16mc' data-ref="llvm::MSP430::ADDC16mc" data-ref-filename="llvm..MSP430..ADDC16mc">ADDC16mc</dfn>	= <var>251</var>,</td></tr>
<tr><th id="267">267</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mi" title='llvm::MSP430::ADDC16mi' data-ref="llvm::MSP430::ADDC16mi" data-ref-filename="llvm..MSP430..ADDC16mi">ADDC16mi</dfn>	= <var>252</var>,</td></tr>
<tr><th id="268">268</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mm" title='llvm::MSP430::ADDC16mm' data-ref="llvm::MSP430::ADDC16mm" data-ref-filename="llvm..MSP430..ADDC16mm">ADDC16mm</dfn>	= <var>253</var>,</td></tr>
<tr><th id="269">269</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mn" title='llvm::MSP430::ADDC16mn' data-ref="llvm::MSP430::ADDC16mn" data-ref-filename="llvm..MSP430..ADDC16mn">ADDC16mn</dfn>	= <var>254</var>,</td></tr>
<tr><th id="270">270</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mp" title='llvm::MSP430::ADDC16mp' data-ref="llvm::MSP430::ADDC16mp" data-ref-filename="llvm..MSP430..ADDC16mp">ADDC16mp</dfn>	= <var>255</var>,</td></tr>
<tr><th id="271">271</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16mr" title='llvm::MSP430::ADDC16mr' data-ref="llvm::MSP430::ADDC16mr" data-ref-filename="llvm..MSP430..ADDC16mr">ADDC16mr</dfn>	= <var>256</var>,</td></tr>
<tr><th id="272">272</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16rc" title='llvm::MSP430::ADDC16rc' data-ref="llvm::MSP430::ADDC16rc" data-ref-filename="llvm..MSP430..ADDC16rc">ADDC16rc</dfn>	= <var>257</var>,</td></tr>
<tr><th id="273">273</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16ri" title='llvm::MSP430::ADDC16ri' data-ref="llvm::MSP430::ADDC16ri" data-ref-filename="llvm..MSP430..ADDC16ri">ADDC16ri</dfn>	= <var>258</var>,</td></tr>
<tr><th id="274">274</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16rm" title='llvm::MSP430::ADDC16rm' data-ref="llvm::MSP430::ADDC16rm" data-ref-filename="llvm..MSP430..ADDC16rm">ADDC16rm</dfn>	= <var>259</var>,</td></tr>
<tr><th id="275">275</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16rn" title='llvm::MSP430::ADDC16rn' data-ref="llvm::MSP430::ADDC16rn" data-ref-filename="llvm..MSP430..ADDC16rn">ADDC16rn</dfn>	= <var>260</var>,</td></tr>
<tr><th id="276">276</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16rp" title='llvm::MSP430::ADDC16rp' data-ref="llvm::MSP430::ADDC16rp" data-ref-filename="llvm..MSP430..ADDC16rp">ADDC16rp</dfn>	= <var>261</var>,</td></tr>
<tr><th id="277">277</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC16rr" title='llvm::MSP430::ADDC16rr' data-ref="llvm::MSP430::ADDC16rr" data-ref-filename="llvm..MSP430..ADDC16rr">ADDC16rr</dfn>	= <var>262</var>,</td></tr>
<tr><th id="278">278</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mc" title='llvm::MSP430::ADDC8mc' data-ref="llvm::MSP430::ADDC8mc" data-ref-filename="llvm..MSP430..ADDC8mc">ADDC8mc</dfn>	= <var>263</var>,</td></tr>
<tr><th id="279">279</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mi" title='llvm::MSP430::ADDC8mi' data-ref="llvm::MSP430::ADDC8mi" data-ref-filename="llvm..MSP430..ADDC8mi">ADDC8mi</dfn>	= <var>264</var>,</td></tr>
<tr><th id="280">280</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mm" title='llvm::MSP430::ADDC8mm' data-ref="llvm::MSP430::ADDC8mm" data-ref-filename="llvm..MSP430..ADDC8mm">ADDC8mm</dfn>	= <var>265</var>,</td></tr>
<tr><th id="281">281</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mn" title='llvm::MSP430::ADDC8mn' data-ref="llvm::MSP430::ADDC8mn" data-ref-filename="llvm..MSP430..ADDC8mn">ADDC8mn</dfn>	= <var>266</var>,</td></tr>
<tr><th id="282">282</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mp" title='llvm::MSP430::ADDC8mp' data-ref="llvm::MSP430::ADDC8mp" data-ref-filename="llvm..MSP430..ADDC8mp">ADDC8mp</dfn>	= <var>267</var>,</td></tr>
<tr><th id="283">283</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8mr" title='llvm::MSP430::ADDC8mr' data-ref="llvm::MSP430::ADDC8mr" data-ref-filename="llvm..MSP430..ADDC8mr">ADDC8mr</dfn>	= <var>268</var>,</td></tr>
<tr><th id="284">284</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8rc" title='llvm::MSP430::ADDC8rc' data-ref="llvm::MSP430::ADDC8rc" data-ref-filename="llvm..MSP430..ADDC8rc">ADDC8rc</dfn>	= <var>269</var>,</td></tr>
<tr><th id="285">285</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8ri" title='llvm::MSP430::ADDC8ri' data-ref="llvm::MSP430::ADDC8ri" data-ref-filename="llvm..MSP430..ADDC8ri">ADDC8ri</dfn>	= <var>270</var>,</td></tr>
<tr><th id="286">286</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8rm" title='llvm::MSP430::ADDC8rm' data-ref="llvm::MSP430::ADDC8rm" data-ref-filename="llvm..MSP430..ADDC8rm">ADDC8rm</dfn>	= <var>271</var>,</td></tr>
<tr><th id="287">287</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8rn" title='llvm::MSP430::ADDC8rn' data-ref="llvm::MSP430::ADDC8rn" data-ref-filename="llvm..MSP430..ADDC8rn">ADDC8rn</dfn>	= <var>272</var>,</td></tr>
<tr><th id="288">288</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8rp" title='llvm::MSP430::ADDC8rp' data-ref="llvm::MSP430::ADDC8rp" data-ref-filename="llvm..MSP430..ADDC8rp">ADDC8rp</dfn>	= <var>273</var>,</td></tr>
<tr><th id="289">289</th><td>    <dfn class="enum" id="llvm::MSP430::ADDC8rr" title='llvm::MSP430::ADDC8rr' data-ref="llvm::MSP430::ADDC8rr" data-ref-filename="llvm..MSP430..ADDC8rr">ADDC8rr</dfn>	= <var>274</var>,</td></tr>
<tr><th id="290">290</th><td>    <dfn class="enum" id="llvm::MSP430::ADDframe" title='llvm::MSP430::ADDframe' data-ref="llvm::MSP430::ADDframe" data-ref-filename="llvm..MSP430..ADDframe">ADDframe</dfn>	= <var>275</var>,</td></tr>
<tr><th id="291">291</th><td>    <dfn class="enum" id="llvm::MSP430::ADJCALLSTACKDOWN" title='llvm::MSP430::ADJCALLSTACKDOWN' data-ref="llvm::MSP430::ADJCALLSTACKDOWN" data-ref-filename="llvm..MSP430..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</dfn>	= <var>276</var>,</td></tr>
<tr><th id="292">292</th><td>    <dfn class="enum" id="llvm::MSP430::ADJCALLSTACKUP" title='llvm::MSP430::ADJCALLSTACKUP' data-ref="llvm::MSP430::ADJCALLSTACKUP" data-ref-filename="llvm..MSP430..ADJCALLSTACKUP">ADJCALLSTACKUP</dfn>	= <var>277</var>,</td></tr>
<tr><th id="293">293</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mc" title='llvm::MSP430::AND16mc' data-ref="llvm::MSP430::AND16mc" data-ref-filename="llvm..MSP430..AND16mc">AND16mc</dfn>	= <var>278</var>,</td></tr>
<tr><th id="294">294</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mi" title='llvm::MSP430::AND16mi' data-ref="llvm::MSP430::AND16mi" data-ref-filename="llvm..MSP430..AND16mi">AND16mi</dfn>	= <var>279</var>,</td></tr>
<tr><th id="295">295</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mm" title='llvm::MSP430::AND16mm' data-ref="llvm::MSP430::AND16mm" data-ref-filename="llvm..MSP430..AND16mm">AND16mm</dfn>	= <var>280</var>,</td></tr>
<tr><th id="296">296</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mn" title='llvm::MSP430::AND16mn' data-ref="llvm::MSP430::AND16mn" data-ref-filename="llvm..MSP430..AND16mn">AND16mn</dfn>	= <var>281</var>,</td></tr>
<tr><th id="297">297</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mp" title='llvm::MSP430::AND16mp' data-ref="llvm::MSP430::AND16mp" data-ref-filename="llvm..MSP430..AND16mp">AND16mp</dfn>	= <var>282</var>,</td></tr>
<tr><th id="298">298</th><td>    <dfn class="enum" id="llvm::MSP430::AND16mr" title='llvm::MSP430::AND16mr' data-ref="llvm::MSP430::AND16mr" data-ref-filename="llvm..MSP430..AND16mr">AND16mr</dfn>	= <var>283</var>,</td></tr>
<tr><th id="299">299</th><td>    <dfn class="enum" id="llvm::MSP430::AND16rc" title='llvm::MSP430::AND16rc' data-ref="llvm::MSP430::AND16rc" data-ref-filename="llvm..MSP430..AND16rc">AND16rc</dfn>	= <var>284</var>,</td></tr>
<tr><th id="300">300</th><td>    <dfn class="enum" id="llvm::MSP430::AND16ri" title='llvm::MSP430::AND16ri' data-ref="llvm::MSP430::AND16ri" data-ref-filename="llvm..MSP430..AND16ri">AND16ri</dfn>	= <var>285</var>,</td></tr>
<tr><th id="301">301</th><td>    <dfn class="enum" id="llvm::MSP430::AND16rm" title='llvm::MSP430::AND16rm' data-ref="llvm::MSP430::AND16rm" data-ref-filename="llvm..MSP430..AND16rm">AND16rm</dfn>	= <var>286</var>,</td></tr>
<tr><th id="302">302</th><td>    <dfn class="enum" id="llvm::MSP430::AND16rn" title='llvm::MSP430::AND16rn' data-ref="llvm::MSP430::AND16rn" data-ref-filename="llvm..MSP430..AND16rn">AND16rn</dfn>	= <var>287</var>,</td></tr>
<tr><th id="303">303</th><td>    <dfn class="enum" id="llvm::MSP430::AND16rp" title='llvm::MSP430::AND16rp' data-ref="llvm::MSP430::AND16rp" data-ref-filename="llvm..MSP430..AND16rp">AND16rp</dfn>	= <var>288</var>,</td></tr>
<tr><th id="304">304</th><td>    <dfn class="enum" id="llvm::MSP430::AND16rr" title='llvm::MSP430::AND16rr' data-ref="llvm::MSP430::AND16rr" data-ref-filename="llvm..MSP430..AND16rr">AND16rr</dfn>	= <var>289</var>,</td></tr>
<tr><th id="305">305</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mc" title='llvm::MSP430::AND8mc' data-ref="llvm::MSP430::AND8mc" data-ref-filename="llvm..MSP430..AND8mc">AND8mc</dfn>	= <var>290</var>,</td></tr>
<tr><th id="306">306</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mi" title='llvm::MSP430::AND8mi' data-ref="llvm::MSP430::AND8mi" data-ref-filename="llvm..MSP430..AND8mi">AND8mi</dfn>	= <var>291</var>,</td></tr>
<tr><th id="307">307</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mm" title='llvm::MSP430::AND8mm' data-ref="llvm::MSP430::AND8mm" data-ref-filename="llvm..MSP430..AND8mm">AND8mm</dfn>	= <var>292</var>,</td></tr>
<tr><th id="308">308</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mn" title='llvm::MSP430::AND8mn' data-ref="llvm::MSP430::AND8mn" data-ref-filename="llvm..MSP430..AND8mn">AND8mn</dfn>	= <var>293</var>,</td></tr>
<tr><th id="309">309</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mp" title='llvm::MSP430::AND8mp' data-ref="llvm::MSP430::AND8mp" data-ref-filename="llvm..MSP430..AND8mp">AND8mp</dfn>	= <var>294</var>,</td></tr>
<tr><th id="310">310</th><td>    <dfn class="enum" id="llvm::MSP430::AND8mr" title='llvm::MSP430::AND8mr' data-ref="llvm::MSP430::AND8mr" data-ref-filename="llvm..MSP430..AND8mr">AND8mr</dfn>	= <var>295</var>,</td></tr>
<tr><th id="311">311</th><td>    <dfn class="enum" id="llvm::MSP430::AND8rc" title='llvm::MSP430::AND8rc' data-ref="llvm::MSP430::AND8rc" data-ref-filename="llvm..MSP430..AND8rc">AND8rc</dfn>	= <var>296</var>,</td></tr>
<tr><th id="312">312</th><td>    <dfn class="enum" id="llvm::MSP430::AND8ri" title='llvm::MSP430::AND8ri' data-ref="llvm::MSP430::AND8ri" data-ref-filename="llvm..MSP430..AND8ri">AND8ri</dfn>	= <var>297</var>,</td></tr>
<tr><th id="313">313</th><td>    <dfn class="enum" id="llvm::MSP430::AND8rm" title='llvm::MSP430::AND8rm' data-ref="llvm::MSP430::AND8rm" data-ref-filename="llvm..MSP430..AND8rm">AND8rm</dfn>	= <var>298</var>,</td></tr>
<tr><th id="314">314</th><td>    <dfn class="enum" id="llvm::MSP430::AND8rn" title='llvm::MSP430::AND8rn' data-ref="llvm::MSP430::AND8rn" data-ref-filename="llvm..MSP430..AND8rn">AND8rn</dfn>	= <var>299</var>,</td></tr>
<tr><th id="315">315</th><td>    <dfn class="enum" id="llvm::MSP430::AND8rp" title='llvm::MSP430::AND8rp' data-ref="llvm::MSP430::AND8rp" data-ref-filename="llvm..MSP430..AND8rp">AND8rp</dfn>	= <var>300</var>,</td></tr>
<tr><th id="316">316</th><td>    <dfn class="enum" id="llvm::MSP430::AND8rr" title='llvm::MSP430::AND8rr' data-ref="llvm::MSP430::AND8rr" data-ref-filename="llvm..MSP430..AND8rr">AND8rr</dfn>	= <var>301</var>,</td></tr>
<tr><th id="317">317</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mc" title='llvm::MSP430::BIC16mc' data-ref="llvm::MSP430::BIC16mc" data-ref-filename="llvm..MSP430..BIC16mc">BIC16mc</dfn>	= <var>302</var>,</td></tr>
<tr><th id="318">318</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mi" title='llvm::MSP430::BIC16mi' data-ref="llvm::MSP430::BIC16mi" data-ref-filename="llvm..MSP430..BIC16mi">BIC16mi</dfn>	= <var>303</var>,</td></tr>
<tr><th id="319">319</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mm" title='llvm::MSP430::BIC16mm' data-ref="llvm::MSP430::BIC16mm" data-ref-filename="llvm..MSP430..BIC16mm">BIC16mm</dfn>	= <var>304</var>,</td></tr>
<tr><th id="320">320</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mn" title='llvm::MSP430::BIC16mn' data-ref="llvm::MSP430::BIC16mn" data-ref-filename="llvm..MSP430..BIC16mn">BIC16mn</dfn>	= <var>305</var>,</td></tr>
<tr><th id="321">321</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mp" title='llvm::MSP430::BIC16mp' data-ref="llvm::MSP430::BIC16mp" data-ref-filename="llvm..MSP430..BIC16mp">BIC16mp</dfn>	= <var>306</var>,</td></tr>
<tr><th id="322">322</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16mr" title='llvm::MSP430::BIC16mr' data-ref="llvm::MSP430::BIC16mr" data-ref-filename="llvm..MSP430..BIC16mr">BIC16mr</dfn>	= <var>307</var>,</td></tr>
<tr><th id="323">323</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16rc" title='llvm::MSP430::BIC16rc' data-ref="llvm::MSP430::BIC16rc" data-ref-filename="llvm..MSP430..BIC16rc">BIC16rc</dfn>	= <var>308</var>,</td></tr>
<tr><th id="324">324</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16ri" title='llvm::MSP430::BIC16ri' data-ref="llvm::MSP430::BIC16ri" data-ref-filename="llvm..MSP430..BIC16ri">BIC16ri</dfn>	= <var>309</var>,</td></tr>
<tr><th id="325">325</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16rm" title='llvm::MSP430::BIC16rm' data-ref="llvm::MSP430::BIC16rm" data-ref-filename="llvm..MSP430..BIC16rm">BIC16rm</dfn>	= <var>310</var>,</td></tr>
<tr><th id="326">326</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16rn" title='llvm::MSP430::BIC16rn' data-ref="llvm::MSP430::BIC16rn" data-ref-filename="llvm..MSP430..BIC16rn">BIC16rn</dfn>	= <var>311</var>,</td></tr>
<tr><th id="327">327</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16rp" title='llvm::MSP430::BIC16rp' data-ref="llvm::MSP430::BIC16rp" data-ref-filename="llvm..MSP430..BIC16rp">BIC16rp</dfn>	= <var>312</var>,</td></tr>
<tr><th id="328">328</th><td>    <dfn class="enum" id="llvm::MSP430::BIC16rr" title='llvm::MSP430::BIC16rr' data-ref="llvm::MSP430::BIC16rr" data-ref-filename="llvm..MSP430..BIC16rr">BIC16rr</dfn>	= <var>313</var>,</td></tr>
<tr><th id="329">329</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mc" title='llvm::MSP430::BIC8mc' data-ref="llvm::MSP430::BIC8mc" data-ref-filename="llvm..MSP430..BIC8mc">BIC8mc</dfn>	= <var>314</var>,</td></tr>
<tr><th id="330">330</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mi" title='llvm::MSP430::BIC8mi' data-ref="llvm::MSP430::BIC8mi" data-ref-filename="llvm..MSP430..BIC8mi">BIC8mi</dfn>	= <var>315</var>,</td></tr>
<tr><th id="331">331</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mm" title='llvm::MSP430::BIC8mm' data-ref="llvm::MSP430::BIC8mm" data-ref-filename="llvm..MSP430..BIC8mm">BIC8mm</dfn>	= <var>316</var>,</td></tr>
<tr><th id="332">332</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mn" title='llvm::MSP430::BIC8mn' data-ref="llvm::MSP430::BIC8mn" data-ref-filename="llvm..MSP430..BIC8mn">BIC8mn</dfn>	= <var>317</var>,</td></tr>
<tr><th id="333">333</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mp" title='llvm::MSP430::BIC8mp' data-ref="llvm::MSP430::BIC8mp" data-ref-filename="llvm..MSP430..BIC8mp">BIC8mp</dfn>	= <var>318</var>,</td></tr>
<tr><th id="334">334</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8mr" title='llvm::MSP430::BIC8mr' data-ref="llvm::MSP430::BIC8mr" data-ref-filename="llvm..MSP430..BIC8mr">BIC8mr</dfn>	= <var>319</var>,</td></tr>
<tr><th id="335">335</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8rc" title='llvm::MSP430::BIC8rc' data-ref="llvm::MSP430::BIC8rc" data-ref-filename="llvm..MSP430..BIC8rc">BIC8rc</dfn>	= <var>320</var>,</td></tr>
<tr><th id="336">336</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8ri" title='llvm::MSP430::BIC8ri' data-ref="llvm::MSP430::BIC8ri" data-ref-filename="llvm..MSP430..BIC8ri">BIC8ri</dfn>	= <var>321</var>,</td></tr>
<tr><th id="337">337</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8rm" title='llvm::MSP430::BIC8rm' data-ref="llvm::MSP430::BIC8rm" data-ref-filename="llvm..MSP430..BIC8rm">BIC8rm</dfn>	= <var>322</var>,</td></tr>
<tr><th id="338">338</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8rn" title='llvm::MSP430::BIC8rn' data-ref="llvm::MSP430::BIC8rn" data-ref-filename="llvm..MSP430..BIC8rn">BIC8rn</dfn>	= <var>323</var>,</td></tr>
<tr><th id="339">339</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8rp" title='llvm::MSP430::BIC8rp' data-ref="llvm::MSP430::BIC8rp" data-ref-filename="llvm..MSP430..BIC8rp">BIC8rp</dfn>	= <var>324</var>,</td></tr>
<tr><th id="340">340</th><td>    <dfn class="enum" id="llvm::MSP430::BIC8rr" title='llvm::MSP430::BIC8rr' data-ref="llvm::MSP430::BIC8rr" data-ref-filename="llvm..MSP430..BIC8rr">BIC8rr</dfn>	= <var>325</var>,</td></tr>
<tr><th id="341">341</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mc" title='llvm::MSP430::BIS16mc' data-ref="llvm::MSP430::BIS16mc" data-ref-filename="llvm..MSP430..BIS16mc">BIS16mc</dfn>	= <var>326</var>,</td></tr>
<tr><th id="342">342</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mi" title='llvm::MSP430::BIS16mi' data-ref="llvm::MSP430::BIS16mi" data-ref-filename="llvm..MSP430..BIS16mi">BIS16mi</dfn>	= <var>327</var>,</td></tr>
<tr><th id="343">343</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mm" title='llvm::MSP430::BIS16mm' data-ref="llvm::MSP430::BIS16mm" data-ref-filename="llvm..MSP430..BIS16mm">BIS16mm</dfn>	= <var>328</var>,</td></tr>
<tr><th id="344">344</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mn" title='llvm::MSP430::BIS16mn' data-ref="llvm::MSP430::BIS16mn" data-ref-filename="llvm..MSP430..BIS16mn">BIS16mn</dfn>	= <var>329</var>,</td></tr>
<tr><th id="345">345</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mp" title='llvm::MSP430::BIS16mp' data-ref="llvm::MSP430::BIS16mp" data-ref-filename="llvm..MSP430..BIS16mp">BIS16mp</dfn>	= <var>330</var>,</td></tr>
<tr><th id="346">346</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16mr" title='llvm::MSP430::BIS16mr' data-ref="llvm::MSP430::BIS16mr" data-ref-filename="llvm..MSP430..BIS16mr">BIS16mr</dfn>	= <var>331</var>,</td></tr>
<tr><th id="347">347</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16rc" title='llvm::MSP430::BIS16rc' data-ref="llvm::MSP430::BIS16rc" data-ref-filename="llvm..MSP430..BIS16rc">BIS16rc</dfn>	= <var>332</var>,</td></tr>
<tr><th id="348">348</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16ri" title='llvm::MSP430::BIS16ri' data-ref="llvm::MSP430::BIS16ri" data-ref-filename="llvm..MSP430..BIS16ri">BIS16ri</dfn>	= <var>333</var>,</td></tr>
<tr><th id="349">349</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16rm" title='llvm::MSP430::BIS16rm' data-ref="llvm::MSP430::BIS16rm" data-ref-filename="llvm..MSP430..BIS16rm">BIS16rm</dfn>	= <var>334</var>,</td></tr>
<tr><th id="350">350</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16rn" title='llvm::MSP430::BIS16rn' data-ref="llvm::MSP430::BIS16rn" data-ref-filename="llvm..MSP430..BIS16rn">BIS16rn</dfn>	= <var>335</var>,</td></tr>
<tr><th id="351">351</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16rp" title='llvm::MSP430::BIS16rp' data-ref="llvm::MSP430::BIS16rp" data-ref-filename="llvm..MSP430..BIS16rp">BIS16rp</dfn>	= <var>336</var>,</td></tr>
<tr><th id="352">352</th><td>    <dfn class="enum" id="llvm::MSP430::BIS16rr" title='llvm::MSP430::BIS16rr' data-ref="llvm::MSP430::BIS16rr" data-ref-filename="llvm..MSP430..BIS16rr">BIS16rr</dfn>	= <var>337</var>,</td></tr>
<tr><th id="353">353</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mc" title='llvm::MSP430::BIS8mc' data-ref="llvm::MSP430::BIS8mc" data-ref-filename="llvm..MSP430..BIS8mc">BIS8mc</dfn>	= <var>338</var>,</td></tr>
<tr><th id="354">354</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mi" title='llvm::MSP430::BIS8mi' data-ref="llvm::MSP430::BIS8mi" data-ref-filename="llvm..MSP430..BIS8mi">BIS8mi</dfn>	= <var>339</var>,</td></tr>
<tr><th id="355">355</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mm" title='llvm::MSP430::BIS8mm' data-ref="llvm::MSP430::BIS8mm" data-ref-filename="llvm..MSP430..BIS8mm">BIS8mm</dfn>	= <var>340</var>,</td></tr>
<tr><th id="356">356</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mn" title='llvm::MSP430::BIS8mn' data-ref="llvm::MSP430::BIS8mn" data-ref-filename="llvm..MSP430..BIS8mn">BIS8mn</dfn>	= <var>341</var>,</td></tr>
<tr><th id="357">357</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mp" title='llvm::MSP430::BIS8mp' data-ref="llvm::MSP430::BIS8mp" data-ref-filename="llvm..MSP430..BIS8mp">BIS8mp</dfn>	= <var>342</var>,</td></tr>
<tr><th id="358">358</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8mr" title='llvm::MSP430::BIS8mr' data-ref="llvm::MSP430::BIS8mr" data-ref-filename="llvm..MSP430..BIS8mr">BIS8mr</dfn>	= <var>343</var>,</td></tr>
<tr><th id="359">359</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8rc" title='llvm::MSP430::BIS8rc' data-ref="llvm::MSP430::BIS8rc" data-ref-filename="llvm..MSP430..BIS8rc">BIS8rc</dfn>	= <var>344</var>,</td></tr>
<tr><th id="360">360</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8ri" title='llvm::MSP430::BIS8ri' data-ref="llvm::MSP430::BIS8ri" data-ref-filename="llvm..MSP430..BIS8ri">BIS8ri</dfn>	= <var>345</var>,</td></tr>
<tr><th id="361">361</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8rm" title='llvm::MSP430::BIS8rm' data-ref="llvm::MSP430::BIS8rm" data-ref-filename="llvm..MSP430..BIS8rm">BIS8rm</dfn>	= <var>346</var>,</td></tr>
<tr><th id="362">362</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8rn" title='llvm::MSP430::BIS8rn' data-ref="llvm::MSP430::BIS8rn" data-ref-filename="llvm..MSP430..BIS8rn">BIS8rn</dfn>	= <var>347</var>,</td></tr>
<tr><th id="363">363</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8rp" title='llvm::MSP430::BIS8rp' data-ref="llvm::MSP430::BIS8rp" data-ref-filename="llvm..MSP430..BIS8rp">BIS8rp</dfn>	= <var>348</var>,</td></tr>
<tr><th id="364">364</th><td>    <dfn class="enum" id="llvm::MSP430::BIS8rr" title='llvm::MSP430::BIS8rr' data-ref="llvm::MSP430::BIS8rr" data-ref-filename="llvm..MSP430..BIS8rr">BIS8rr</dfn>	= <var>349</var>,</td></tr>
<tr><th id="365">365</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mc" title='llvm::MSP430::BIT16mc' data-ref="llvm::MSP430::BIT16mc" data-ref-filename="llvm..MSP430..BIT16mc">BIT16mc</dfn>	= <var>350</var>,</td></tr>
<tr><th id="366">366</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mi" title='llvm::MSP430::BIT16mi' data-ref="llvm::MSP430::BIT16mi" data-ref-filename="llvm..MSP430..BIT16mi">BIT16mi</dfn>	= <var>351</var>,</td></tr>
<tr><th id="367">367</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mm" title='llvm::MSP430::BIT16mm' data-ref="llvm::MSP430::BIT16mm" data-ref-filename="llvm..MSP430..BIT16mm">BIT16mm</dfn>	= <var>352</var>,</td></tr>
<tr><th id="368">368</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mn" title='llvm::MSP430::BIT16mn' data-ref="llvm::MSP430::BIT16mn" data-ref-filename="llvm..MSP430..BIT16mn">BIT16mn</dfn>	= <var>353</var>,</td></tr>
<tr><th id="369">369</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mp" title='llvm::MSP430::BIT16mp' data-ref="llvm::MSP430::BIT16mp" data-ref-filename="llvm..MSP430..BIT16mp">BIT16mp</dfn>	= <var>354</var>,</td></tr>
<tr><th id="370">370</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16mr" title='llvm::MSP430::BIT16mr' data-ref="llvm::MSP430::BIT16mr" data-ref-filename="llvm..MSP430..BIT16mr">BIT16mr</dfn>	= <var>355</var>,</td></tr>
<tr><th id="371">371</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16rc" title='llvm::MSP430::BIT16rc' data-ref="llvm::MSP430::BIT16rc" data-ref-filename="llvm..MSP430..BIT16rc">BIT16rc</dfn>	= <var>356</var>,</td></tr>
<tr><th id="372">372</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16ri" title='llvm::MSP430::BIT16ri' data-ref="llvm::MSP430::BIT16ri" data-ref-filename="llvm..MSP430..BIT16ri">BIT16ri</dfn>	= <var>357</var>,</td></tr>
<tr><th id="373">373</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16rm" title='llvm::MSP430::BIT16rm' data-ref="llvm::MSP430::BIT16rm" data-ref-filename="llvm..MSP430..BIT16rm">BIT16rm</dfn>	= <var>358</var>,</td></tr>
<tr><th id="374">374</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16rn" title='llvm::MSP430::BIT16rn' data-ref="llvm::MSP430::BIT16rn" data-ref-filename="llvm..MSP430..BIT16rn">BIT16rn</dfn>	= <var>359</var>,</td></tr>
<tr><th id="375">375</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16rp" title='llvm::MSP430::BIT16rp' data-ref="llvm::MSP430::BIT16rp" data-ref-filename="llvm..MSP430..BIT16rp">BIT16rp</dfn>	= <var>360</var>,</td></tr>
<tr><th id="376">376</th><td>    <dfn class="enum" id="llvm::MSP430::BIT16rr" title='llvm::MSP430::BIT16rr' data-ref="llvm::MSP430::BIT16rr" data-ref-filename="llvm..MSP430..BIT16rr">BIT16rr</dfn>	= <var>361</var>,</td></tr>
<tr><th id="377">377</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mc" title='llvm::MSP430::BIT8mc' data-ref="llvm::MSP430::BIT8mc" data-ref-filename="llvm..MSP430..BIT8mc">BIT8mc</dfn>	= <var>362</var>,</td></tr>
<tr><th id="378">378</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mi" title='llvm::MSP430::BIT8mi' data-ref="llvm::MSP430::BIT8mi" data-ref-filename="llvm..MSP430..BIT8mi">BIT8mi</dfn>	= <var>363</var>,</td></tr>
<tr><th id="379">379</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mm" title='llvm::MSP430::BIT8mm' data-ref="llvm::MSP430::BIT8mm" data-ref-filename="llvm..MSP430..BIT8mm">BIT8mm</dfn>	= <var>364</var>,</td></tr>
<tr><th id="380">380</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mn" title='llvm::MSP430::BIT8mn' data-ref="llvm::MSP430::BIT8mn" data-ref-filename="llvm..MSP430..BIT8mn">BIT8mn</dfn>	= <var>365</var>,</td></tr>
<tr><th id="381">381</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mp" title='llvm::MSP430::BIT8mp' data-ref="llvm::MSP430::BIT8mp" data-ref-filename="llvm..MSP430..BIT8mp">BIT8mp</dfn>	= <var>366</var>,</td></tr>
<tr><th id="382">382</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8mr" title='llvm::MSP430::BIT8mr' data-ref="llvm::MSP430::BIT8mr" data-ref-filename="llvm..MSP430..BIT8mr">BIT8mr</dfn>	= <var>367</var>,</td></tr>
<tr><th id="383">383</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8rc" title='llvm::MSP430::BIT8rc' data-ref="llvm::MSP430::BIT8rc" data-ref-filename="llvm..MSP430..BIT8rc">BIT8rc</dfn>	= <var>368</var>,</td></tr>
<tr><th id="384">384</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8ri" title='llvm::MSP430::BIT8ri' data-ref="llvm::MSP430::BIT8ri" data-ref-filename="llvm..MSP430..BIT8ri">BIT8ri</dfn>	= <var>369</var>,</td></tr>
<tr><th id="385">385</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8rm" title='llvm::MSP430::BIT8rm' data-ref="llvm::MSP430::BIT8rm" data-ref-filename="llvm..MSP430..BIT8rm">BIT8rm</dfn>	= <var>370</var>,</td></tr>
<tr><th id="386">386</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8rn" title='llvm::MSP430::BIT8rn' data-ref="llvm::MSP430::BIT8rn" data-ref-filename="llvm..MSP430..BIT8rn">BIT8rn</dfn>	= <var>371</var>,</td></tr>
<tr><th id="387">387</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8rp" title='llvm::MSP430::BIT8rp' data-ref="llvm::MSP430::BIT8rp" data-ref-filename="llvm..MSP430..BIT8rp">BIT8rp</dfn>	= <var>372</var>,</td></tr>
<tr><th id="388">388</th><td>    <dfn class="enum" id="llvm::MSP430::BIT8rr" title='llvm::MSP430::BIT8rr' data-ref="llvm::MSP430::BIT8rr" data-ref-filename="llvm..MSP430..BIT8rr">BIT8rr</dfn>	= <var>373</var>,</td></tr>
<tr><th id="389">389</th><td>    <dfn class="enum" id="llvm::MSP430::Bi" title='llvm::MSP430::Bi' data-ref="llvm::MSP430::Bi" data-ref-filename="llvm..MSP430..Bi">Bi</dfn>	= <var>374</var>,</td></tr>
<tr><th id="390">390</th><td>    <dfn class="enum" id="llvm::MSP430::Bm" title='llvm::MSP430::Bm' data-ref="llvm::MSP430::Bm" data-ref-filename="llvm..MSP430..Bm">Bm</dfn>	= <var>375</var>,</td></tr>
<tr><th id="391">391</th><td>    <dfn class="enum" id="llvm::MSP430::Br" title='llvm::MSP430::Br' data-ref="llvm::MSP430::Br" data-ref-filename="llvm..MSP430..Br">Br</dfn>	= <var>376</var>,</td></tr>
<tr><th id="392">392</th><td>    <dfn class="enum" id="llvm::MSP430::CALLi" title='llvm::MSP430::CALLi' data-ref="llvm::MSP430::CALLi" data-ref-filename="llvm..MSP430..CALLi">CALLi</dfn>	= <var>377</var>,</td></tr>
<tr><th id="393">393</th><td>    <dfn class="enum" id="llvm::MSP430::CALLm" title='llvm::MSP430::CALLm' data-ref="llvm::MSP430::CALLm" data-ref-filename="llvm..MSP430..CALLm">CALLm</dfn>	= <var>378</var>,</td></tr>
<tr><th id="394">394</th><td>    <dfn class="enum" id="llvm::MSP430::CALLn" title='llvm::MSP430::CALLn' data-ref="llvm::MSP430::CALLn" data-ref-filename="llvm..MSP430..CALLn">CALLn</dfn>	= <var>379</var>,</td></tr>
<tr><th id="395">395</th><td>    <dfn class="enum" id="llvm::MSP430::CALLp" title='llvm::MSP430::CALLp' data-ref="llvm::MSP430::CALLp" data-ref-filename="llvm..MSP430..CALLp">CALLp</dfn>	= <var>380</var>,</td></tr>
<tr><th id="396">396</th><td>    <dfn class="enum" id="llvm::MSP430::CALLr" title='llvm::MSP430::CALLr' data-ref="llvm::MSP430::CALLr" data-ref-filename="llvm..MSP430..CALLr">CALLr</dfn>	= <var>381</var>,</td></tr>
<tr><th id="397">397</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mc" title='llvm::MSP430::CMP16mc' data-ref="llvm::MSP430::CMP16mc" data-ref-filename="llvm..MSP430..CMP16mc">CMP16mc</dfn>	= <var>382</var>,</td></tr>
<tr><th id="398">398</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mi" title='llvm::MSP430::CMP16mi' data-ref="llvm::MSP430::CMP16mi" data-ref-filename="llvm..MSP430..CMP16mi">CMP16mi</dfn>	= <var>383</var>,</td></tr>
<tr><th id="399">399</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mm" title='llvm::MSP430::CMP16mm' data-ref="llvm::MSP430::CMP16mm" data-ref-filename="llvm..MSP430..CMP16mm">CMP16mm</dfn>	= <var>384</var>,</td></tr>
<tr><th id="400">400</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mn" title='llvm::MSP430::CMP16mn' data-ref="llvm::MSP430::CMP16mn" data-ref-filename="llvm..MSP430..CMP16mn">CMP16mn</dfn>	= <var>385</var>,</td></tr>
<tr><th id="401">401</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mp" title='llvm::MSP430::CMP16mp' data-ref="llvm::MSP430::CMP16mp" data-ref-filename="llvm..MSP430..CMP16mp">CMP16mp</dfn>	= <var>386</var>,</td></tr>
<tr><th id="402">402</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16mr" title='llvm::MSP430::CMP16mr' data-ref="llvm::MSP430::CMP16mr" data-ref-filename="llvm..MSP430..CMP16mr">CMP16mr</dfn>	= <var>387</var>,</td></tr>
<tr><th id="403">403</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16rc" title='llvm::MSP430::CMP16rc' data-ref="llvm::MSP430::CMP16rc" data-ref-filename="llvm..MSP430..CMP16rc">CMP16rc</dfn>	= <var>388</var>,</td></tr>
<tr><th id="404">404</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16ri" title='llvm::MSP430::CMP16ri' data-ref="llvm::MSP430::CMP16ri" data-ref-filename="llvm..MSP430..CMP16ri">CMP16ri</dfn>	= <var>389</var>,</td></tr>
<tr><th id="405">405</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16rm" title='llvm::MSP430::CMP16rm' data-ref="llvm::MSP430::CMP16rm" data-ref-filename="llvm..MSP430..CMP16rm">CMP16rm</dfn>	= <var>390</var>,</td></tr>
<tr><th id="406">406</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16rn" title='llvm::MSP430::CMP16rn' data-ref="llvm::MSP430::CMP16rn" data-ref-filename="llvm..MSP430..CMP16rn">CMP16rn</dfn>	= <var>391</var>,</td></tr>
<tr><th id="407">407</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16rp" title='llvm::MSP430::CMP16rp' data-ref="llvm::MSP430::CMP16rp" data-ref-filename="llvm..MSP430..CMP16rp">CMP16rp</dfn>	= <var>392</var>,</td></tr>
<tr><th id="408">408</th><td>    <dfn class="enum" id="llvm::MSP430::CMP16rr" title='llvm::MSP430::CMP16rr' data-ref="llvm::MSP430::CMP16rr" data-ref-filename="llvm..MSP430..CMP16rr">CMP16rr</dfn>	= <var>393</var>,</td></tr>
<tr><th id="409">409</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mc" title='llvm::MSP430::CMP8mc' data-ref="llvm::MSP430::CMP8mc" data-ref-filename="llvm..MSP430..CMP8mc">CMP8mc</dfn>	= <var>394</var>,</td></tr>
<tr><th id="410">410</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mi" title='llvm::MSP430::CMP8mi' data-ref="llvm::MSP430::CMP8mi" data-ref-filename="llvm..MSP430..CMP8mi">CMP8mi</dfn>	= <var>395</var>,</td></tr>
<tr><th id="411">411</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mm" title='llvm::MSP430::CMP8mm' data-ref="llvm::MSP430::CMP8mm" data-ref-filename="llvm..MSP430..CMP8mm">CMP8mm</dfn>	= <var>396</var>,</td></tr>
<tr><th id="412">412</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mn" title='llvm::MSP430::CMP8mn' data-ref="llvm::MSP430::CMP8mn" data-ref-filename="llvm..MSP430..CMP8mn">CMP8mn</dfn>	= <var>397</var>,</td></tr>
<tr><th id="413">413</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mp" title='llvm::MSP430::CMP8mp' data-ref="llvm::MSP430::CMP8mp" data-ref-filename="llvm..MSP430..CMP8mp">CMP8mp</dfn>	= <var>398</var>,</td></tr>
<tr><th id="414">414</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8mr" title='llvm::MSP430::CMP8mr' data-ref="llvm::MSP430::CMP8mr" data-ref-filename="llvm..MSP430..CMP8mr">CMP8mr</dfn>	= <var>399</var>,</td></tr>
<tr><th id="415">415</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8rc" title='llvm::MSP430::CMP8rc' data-ref="llvm::MSP430::CMP8rc" data-ref-filename="llvm..MSP430..CMP8rc">CMP8rc</dfn>	= <var>400</var>,</td></tr>
<tr><th id="416">416</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8ri" title='llvm::MSP430::CMP8ri' data-ref="llvm::MSP430::CMP8ri" data-ref-filename="llvm..MSP430..CMP8ri">CMP8ri</dfn>	= <var>401</var>,</td></tr>
<tr><th id="417">417</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8rm" title='llvm::MSP430::CMP8rm' data-ref="llvm::MSP430::CMP8rm" data-ref-filename="llvm..MSP430..CMP8rm">CMP8rm</dfn>	= <var>402</var>,</td></tr>
<tr><th id="418">418</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8rn" title='llvm::MSP430::CMP8rn' data-ref="llvm::MSP430::CMP8rn" data-ref-filename="llvm..MSP430..CMP8rn">CMP8rn</dfn>	= <var>403</var>,</td></tr>
<tr><th id="419">419</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8rp" title='llvm::MSP430::CMP8rp' data-ref="llvm::MSP430::CMP8rp" data-ref-filename="llvm..MSP430..CMP8rp">CMP8rp</dfn>	= <var>404</var>,</td></tr>
<tr><th id="420">420</th><td>    <dfn class="enum" id="llvm::MSP430::CMP8rr" title='llvm::MSP430::CMP8rr' data-ref="llvm::MSP430::CMP8rr" data-ref-filename="llvm..MSP430..CMP8rr">CMP8rr</dfn>	= <var>405</var>,</td></tr>
<tr><th id="421">421</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mc" title='llvm::MSP430::DADD16mc' data-ref="llvm::MSP430::DADD16mc" data-ref-filename="llvm..MSP430..DADD16mc">DADD16mc</dfn>	= <var>406</var>,</td></tr>
<tr><th id="422">422</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mi" title='llvm::MSP430::DADD16mi' data-ref="llvm::MSP430::DADD16mi" data-ref-filename="llvm..MSP430..DADD16mi">DADD16mi</dfn>	= <var>407</var>,</td></tr>
<tr><th id="423">423</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mm" title='llvm::MSP430::DADD16mm' data-ref="llvm::MSP430::DADD16mm" data-ref-filename="llvm..MSP430..DADD16mm">DADD16mm</dfn>	= <var>408</var>,</td></tr>
<tr><th id="424">424</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mn" title='llvm::MSP430::DADD16mn' data-ref="llvm::MSP430::DADD16mn" data-ref-filename="llvm..MSP430..DADD16mn">DADD16mn</dfn>	= <var>409</var>,</td></tr>
<tr><th id="425">425</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mp" title='llvm::MSP430::DADD16mp' data-ref="llvm::MSP430::DADD16mp" data-ref-filename="llvm..MSP430..DADD16mp">DADD16mp</dfn>	= <var>410</var>,</td></tr>
<tr><th id="426">426</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16mr" title='llvm::MSP430::DADD16mr' data-ref="llvm::MSP430::DADD16mr" data-ref-filename="llvm..MSP430..DADD16mr">DADD16mr</dfn>	= <var>411</var>,</td></tr>
<tr><th id="427">427</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16rc" title='llvm::MSP430::DADD16rc' data-ref="llvm::MSP430::DADD16rc" data-ref-filename="llvm..MSP430..DADD16rc">DADD16rc</dfn>	= <var>412</var>,</td></tr>
<tr><th id="428">428</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16ri" title='llvm::MSP430::DADD16ri' data-ref="llvm::MSP430::DADD16ri" data-ref-filename="llvm..MSP430..DADD16ri">DADD16ri</dfn>	= <var>413</var>,</td></tr>
<tr><th id="429">429</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16rm" title='llvm::MSP430::DADD16rm' data-ref="llvm::MSP430::DADD16rm" data-ref-filename="llvm..MSP430..DADD16rm">DADD16rm</dfn>	= <var>414</var>,</td></tr>
<tr><th id="430">430</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16rn" title='llvm::MSP430::DADD16rn' data-ref="llvm::MSP430::DADD16rn" data-ref-filename="llvm..MSP430..DADD16rn">DADD16rn</dfn>	= <var>415</var>,</td></tr>
<tr><th id="431">431</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16rp" title='llvm::MSP430::DADD16rp' data-ref="llvm::MSP430::DADD16rp" data-ref-filename="llvm..MSP430..DADD16rp">DADD16rp</dfn>	= <var>416</var>,</td></tr>
<tr><th id="432">432</th><td>    <dfn class="enum" id="llvm::MSP430::DADD16rr" title='llvm::MSP430::DADD16rr' data-ref="llvm::MSP430::DADD16rr" data-ref-filename="llvm..MSP430..DADD16rr">DADD16rr</dfn>	= <var>417</var>,</td></tr>
<tr><th id="433">433</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mc" title='llvm::MSP430::DADD8mc' data-ref="llvm::MSP430::DADD8mc" data-ref-filename="llvm..MSP430..DADD8mc">DADD8mc</dfn>	= <var>418</var>,</td></tr>
<tr><th id="434">434</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mi" title='llvm::MSP430::DADD8mi' data-ref="llvm::MSP430::DADD8mi" data-ref-filename="llvm..MSP430..DADD8mi">DADD8mi</dfn>	= <var>419</var>,</td></tr>
<tr><th id="435">435</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mm" title='llvm::MSP430::DADD8mm' data-ref="llvm::MSP430::DADD8mm" data-ref-filename="llvm..MSP430..DADD8mm">DADD8mm</dfn>	= <var>420</var>,</td></tr>
<tr><th id="436">436</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mn" title='llvm::MSP430::DADD8mn' data-ref="llvm::MSP430::DADD8mn" data-ref-filename="llvm..MSP430..DADD8mn">DADD8mn</dfn>	= <var>421</var>,</td></tr>
<tr><th id="437">437</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mp" title='llvm::MSP430::DADD8mp' data-ref="llvm::MSP430::DADD8mp" data-ref-filename="llvm..MSP430..DADD8mp">DADD8mp</dfn>	= <var>422</var>,</td></tr>
<tr><th id="438">438</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8mr" title='llvm::MSP430::DADD8mr' data-ref="llvm::MSP430::DADD8mr" data-ref-filename="llvm..MSP430..DADD8mr">DADD8mr</dfn>	= <var>423</var>,</td></tr>
<tr><th id="439">439</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8rc" title='llvm::MSP430::DADD8rc' data-ref="llvm::MSP430::DADD8rc" data-ref-filename="llvm..MSP430..DADD8rc">DADD8rc</dfn>	= <var>424</var>,</td></tr>
<tr><th id="440">440</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8ri" title='llvm::MSP430::DADD8ri' data-ref="llvm::MSP430::DADD8ri" data-ref-filename="llvm..MSP430..DADD8ri">DADD8ri</dfn>	= <var>425</var>,</td></tr>
<tr><th id="441">441</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8rm" title='llvm::MSP430::DADD8rm' data-ref="llvm::MSP430::DADD8rm" data-ref-filename="llvm..MSP430..DADD8rm">DADD8rm</dfn>	= <var>426</var>,</td></tr>
<tr><th id="442">442</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8rn" title='llvm::MSP430::DADD8rn' data-ref="llvm::MSP430::DADD8rn" data-ref-filename="llvm..MSP430..DADD8rn">DADD8rn</dfn>	= <var>427</var>,</td></tr>
<tr><th id="443">443</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8rp" title='llvm::MSP430::DADD8rp' data-ref="llvm::MSP430::DADD8rp" data-ref-filename="llvm..MSP430..DADD8rp">DADD8rp</dfn>	= <var>428</var>,</td></tr>
<tr><th id="444">444</th><td>    <dfn class="enum" id="llvm::MSP430::DADD8rr" title='llvm::MSP430::DADD8rr' data-ref="llvm::MSP430::DADD8rr" data-ref-filename="llvm..MSP430..DADD8rr">DADD8rr</dfn>	= <var>429</var>,</td></tr>
<tr><th id="445">445</th><td>    <dfn class="enum" id="llvm::MSP430::JCC" title='llvm::MSP430::JCC' data-ref="llvm::MSP430::JCC" data-ref-filename="llvm..MSP430..JCC">JCC</dfn>	= <var>430</var>,</td></tr>
<tr><th id="446">446</th><td>    <dfn class="enum" id="llvm::MSP430::JMP" title='llvm::MSP430::JMP' data-ref="llvm::MSP430::JMP" data-ref-filename="llvm..MSP430..JMP">JMP</dfn>	= <var>431</var>,</td></tr>
<tr><th id="447">447</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16mc" title='llvm::MSP430::MOV16mc' data-ref="llvm::MSP430::MOV16mc" data-ref-filename="llvm..MSP430..MOV16mc">MOV16mc</dfn>	= <var>432</var>,</td></tr>
<tr><th id="448">448</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16mi" title='llvm::MSP430::MOV16mi' data-ref="llvm::MSP430::MOV16mi" data-ref-filename="llvm..MSP430..MOV16mi">MOV16mi</dfn>	= <var>433</var>,</td></tr>
<tr><th id="449">449</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16mm" title='llvm::MSP430::MOV16mm' data-ref="llvm::MSP430::MOV16mm" data-ref-filename="llvm..MSP430..MOV16mm">MOV16mm</dfn>	= <var>434</var>,</td></tr>
<tr><th id="450">450</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16mn" title='llvm::MSP430::MOV16mn' data-ref="llvm::MSP430::MOV16mn" data-ref-filename="llvm..MSP430..MOV16mn">MOV16mn</dfn>	= <var>435</var>,</td></tr>
<tr><th id="451">451</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16mr" title='llvm::MSP430::MOV16mr' data-ref="llvm::MSP430::MOV16mr" data-ref-filename="llvm..MSP430..MOV16mr">MOV16mr</dfn>	= <var>436</var>,</td></tr>
<tr><th id="452">452</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16rc" title='llvm::MSP430::MOV16rc' data-ref="llvm::MSP430::MOV16rc" data-ref-filename="llvm..MSP430..MOV16rc">MOV16rc</dfn>	= <var>437</var>,</td></tr>
<tr><th id="453">453</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16ri" title='llvm::MSP430::MOV16ri' data-ref="llvm::MSP430::MOV16ri" data-ref-filename="llvm..MSP430..MOV16ri">MOV16ri</dfn>	= <var>438</var>,</td></tr>
<tr><th id="454">454</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16rm" title='llvm::MSP430::MOV16rm' data-ref="llvm::MSP430::MOV16rm" data-ref-filename="llvm..MSP430..MOV16rm">MOV16rm</dfn>	= <var>439</var>,</td></tr>
<tr><th id="455">455</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16rn" title='llvm::MSP430::MOV16rn' data-ref="llvm::MSP430::MOV16rn" data-ref-filename="llvm..MSP430..MOV16rn">MOV16rn</dfn>	= <var>440</var>,</td></tr>
<tr><th id="456">456</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16rp" title='llvm::MSP430::MOV16rp' data-ref="llvm::MSP430::MOV16rp" data-ref-filename="llvm..MSP430..MOV16rp">MOV16rp</dfn>	= <var>441</var>,</td></tr>
<tr><th id="457">457</th><td>    <dfn class="enum" id="llvm::MSP430::MOV16rr" title='llvm::MSP430::MOV16rr' data-ref="llvm::MSP430::MOV16rr" data-ref-filename="llvm..MSP430..MOV16rr">MOV16rr</dfn>	= <var>442</var>,</td></tr>
<tr><th id="458">458</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8mc" title='llvm::MSP430::MOV8mc' data-ref="llvm::MSP430::MOV8mc" data-ref-filename="llvm..MSP430..MOV8mc">MOV8mc</dfn>	= <var>443</var>,</td></tr>
<tr><th id="459">459</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8mi" title='llvm::MSP430::MOV8mi' data-ref="llvm::MSP430::MOV8mi" data-ref-filename="llvm..MSP430..MOV8mi">MOV8mi</dfn>	= <var>444</var>,</td></tr>
<tr><th id="460">460</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8mm" title='llvm::MSP430::MOV8mm' data-ref="llvm::MSP430::MOV8mm" data-ref-filename="llvm..MSP430..MOV8mm">MOV8mm</dfn>	= <var>445</var>,</td></tr>
<tr><th id="461">461</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8mn" title='llvm::MSP430::MOV8mn' data-ref="llvm::MSP430::MOV8mn" data-ref-filename="llvm..MSP430..MOV8mn">MOV8mn</dfn>	= <var>446</var>,</td></tr>
<tr><th id="462">462</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8mr" title='llvm::MSP430::MOV8mr' data-ref="llvm::MSP430::MOV8mr" data-ref-filename="llvm..MSP430..MOV8mr">MOV8mr</dfn>	= <var>447</var>,</td></tr>
<tr><th id="463">463</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8rc" title='llvm::MSP430::MOV8rc' data-ref="llvm::MSP430::MOV8rc" data-ref-filename="llvm..MSP430..MOV8rc">MOV8rc</dfn>	= <var>448</var>,</td></tr>
<tr><th id="464">464</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8ri" title='llvm::MSP430::MOV8ri' data-ref="llvm::MSP430::MOV8ri" data-ref-filename="llvm..MSP430..MOV8ri">MOV8ri</dfn>	= <var>449</var>,</td></tr>
<tr><th id="465">465</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8rm" title='llvm::MSP430::MOV8rm' data-ref="llvm::MSP430::MOV8rm" data-ref-filename="llvm..MSP430..MOV8rm">MOV8rm</dfn>	= <var>450</var>,</td></tr>
<tr><th id="466">466</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8rn" title='llvm::MSP430::MOV8rn' data-ref="llvm::MSP430::MOV8rn" data-ref-filename="llvm..MSP430..MOV8rn">MOV8rn</dfn>	= <var>451</var>,</td></tr>
<tr><th id="467">467</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8rp" title='llvm::MSP430::MOV8rp' data-ref="llvm::MSP430::MOV8rp" data-ref-filename="llvm..MSP430..MOV8rp">MOV8rp</dfn>	= <var>452</var>,</td></tr>
<tr><th id="468">468</th><td>    <dfn class="enum" id="llvm::MSP430::MOV8rr" title='llvm::MSP430::MOV8rr' data-ref="llvm::MSP430::MOV8rr" data-ref-filename="llvm..MSP430..MOV8rr">MOV8rr</dfn>	= <var>453</var>,</td></tr>
<tr><th id="469">469</th><td>    <dfn class="enum" id="llvm::MSP430::MOVZX16rm8" title='llvm::MSP430::MOVZX16rm8' data-ref="llvm::MSP430::MOVZX16rm8" data-ref-filename="llvm..MSP430..MOVZX16rm8">MOVZX16rm8</dfn>	= <var>454</var>,</td></tr>
<tr><th id="470">470</th><td>    <dfn class="enum" id="llvm::MSP430::MOVZX16rr8" title='llvm::MSP430::MOVZX16rr8' data-ref="llvm::MSP430::MOVZX16rr8" data-ref-filename="llvm..MSP430..MOVZX16rr8">MOVZX16rr8</dfn>	= <var>455</var>,</td></tr>
<tr><th id="471">471</th><td>    <dfn class="enum" id="llvm::MSP430::POP16r" title='llvm::MSP430::POP16r' data-ref="llvm::MSP430::POP16r" data-ref-filename="llvm..MSP430..POP16r">POP16r</dfn>	= <var>456</var>,</td></tr>
<tr><th id="472">472</th><td>    <dfn class="enum" id="llvm::MSP430::PUSH16c" title='llvm::MSP430::PUSH16c' data-ref="llvm::MSP430::PUSH16c" data-ref-filename="llvm..MSP430..PUSH16c">PUSH16c</dfn>	= <var>457</var>,</td></tr>
<tr><th id="473">473</th><td>    <dfn class="enum" id="llvm::MSP430::PUSH16i" title='llvm::MSP430::PUSH16i' data-ref="llvm::MSP430::PUSH16i" data-ref-filename="llvm..MSP430..PUSH16i">PUSH16i</dfn>	= <var>458</var>,</td></tr>
<tr><th id="474">474</th><td>    <dfn class="enum" id="llvm::MSP430::PUSH16r" title='llvm::MSP430::PUSH16r' data-ref="llvm::MSP430::PUSH16r" data-ref-filename="llvm..MSP430..PUSH16r">PUSH16r</dfn>	= <var>459</var>,</td></tr>
<tr><th id="475">475</th><td>    <dfn class="enum" id="llvm::MSP430::PUSH8r" title='llvm::MSP430::PUSH8r' data-ref="llvm::MSP430::PUSH8r" data-ref-filename="llvm..MSP430..PUSH8r">PUSH8r</dfn>	= <var>460</var>,</td></tr>
<tr><th id="476">476</th><td>    <dfn class="enum" id="llvm::MSP430::RET" title='llvm::MSP430::RET' data-ref="llvm::MSP430::RET" data-ref-filename="llvm..MSP430..RET">RET</dfn>	= <var>461</var>,</td></tr>
<tr><th id="477">477</th><td>    <dfn class="enum" id="llvm::MSP430::RETI" title='llvm::MSP430::RETI' data-ref="llvm::MSP430::RETI" data-ref-filename="llvm..MSP430..RETI">RETI</dfn>	= <var>462</var>,</td></tr>
<tr><th id="478">478</th><td>    <dfn class="enum" id="llvm::MSP430::RRA16m" title='llvm::MSP430::RRA16m' data-ref="llvm::MSP430::RRA16m" data-ref-filename="llvm..MSP430..RRA16m">RRA16m</dfn>	= <var>463</var>,</td></tr>
<tr><th id="479">479</th><td>    <dfn class="enum" id="llvm::MSP430::RRA16n" title='llvm::MSP430::RRA16n' data-ref="llvm::MSP430::RRA16n" data-ref-filename="llvm..MSP430..RRA16n">RRA16n</dfn>	= <var>464</var>,</td></tr>
<tr><th id="480">480</th><td>    <dfn class="enum" id="llvm::MSP430::RRA16p" title='llvm::MSP430::RRA16p' data-ref="llvm::MSP430::RRA16p" data-ref-filename="llvm..MSP430..RRA16p">RRA16p</dfn>	= <var>465</var>,</td></tr>
<tr><th id="481">481</th><td>    <dfn class="enum" id="llvm::MSP430::RRA16r" title='llvm::MSP430::RRA16r' data-ref="llvm::MSP430::RRA16r" data-ref-filename="llvm..MSP430..RRA16r">RRA16r</dfn>	= <var>466</var>,</td></tr>
<tr><th id="482">482</th><td>    <dfn class="enum" id="llvm::MSP430::RRA8m" title='llvm::MSP430::RRA8m' data-ref="llvm::MSP430::RRA8m" data-ref-filename="llvm..MSP430..RRA8m">RRA8m</dfn>	= <var>467</var>,</td></tr>
<tr><th id="483">483</th><td>    <dfn class="enum" id="llvm::MSP430::RRA8n" title='llvm::MSP430::RRA8n' data-ref="llvm::MSP430::RRA8n" data-ref-filename="llvm..MSP430..RRA8n">RRA8n</dfn>	= <var>468</var>,</td></tr>
<tr><th id="484">484</th><td>    <dfn class="enum" id="llvm::MSP430::RRA8p" title='llvm::MSP430::RRA8p' data-ref="llvm::MSP430::RRA8p" data-ref-filename="llvm..MSP430..RRA8p">RRA8p</dfn>	= <var>469</var>,</td></tr>
<tr><th id="485">485</th><td>    <dfn class="enum" id="llvm::MSP430::RRA8r" title='llvm::MSP430::RRA8r' data-ref="llvm::MSP430::RRA8r" data-ref-filename="llvm..MSP430..RRA8r">RRA8r</dfn>	= <var>470</var>,</td></tr>
<tr><th id="486">486</th><td>    <dfn class="enum" id="llvm::MSP430::RRC16m" title='llvm::MSP430::RRC16m' data-ref="llvm::MSP430::RRC16m" data-ref-filename="llvm..MSP430..RRC16m">RRC16m</dfn>	= <var>471</var>,</td></tr>
<tr><th id="487">487</th><td>    <dfn class="enum" id="llvm::MSP430::RRC16n" title='llvm::MSP430::RRC16n' data-ref="llvm::MSP430::RRC16n" data-ref-filename="llvm..MSP430..RRC16n">RRC16n</dfn>	= <var>472</var>,</td></tr>
<tr><th id="488">488</th><td>    <dfn class="enum" id="llvm::MSP430::RRC16p" title='llvm::MSP430::RRC16p' data-ref="llvm::MSP430::RRC16p" data-ref-filename="llvm..MSP430..RRC16p">RRC16p</dfn>	= <var>473</var>,</td></tr>
<tr><th id="489">489</th><td>    <dfn class="enum" id="llvm::MSP430::RRC16r" title='llvm::MSP430::RRC16r' data-ref="llvm::MSP430::RRC16r" data-ref-filename="llvm..MSP430..RRC16r">RRC16r</dfn>	= <var>474</var>,</td></tr>
<tr><th id="490">490</th><td>    <dfn class="enum" id="llvm::MSP430::RRC8m" title='llvm::MSP430::RRC8m' data-ref="llvm::MSP430::RRC8m" data-ref-filename="llvm..MSP430..RRC8m">RRC8m</dfn>	= <var>475</var>,</td></tr>
<tr><th id="491">491</th><td>    <dfn class="enum" id="llvm::MSP430::RRC8n" title='llvm::MSP430::RRC8n' data-ref="llvm::MSP430::RRC8n" data-ref-filename="llvm..MSP430..RRC8n">RRC8n</dfn>	= <var>476</var>,</td></tr>
<tr><th id="492">492</th><td>    <dfn class="enum" id="llvm::MSP430::RRC8p" title='llvm::MSP430::RRC8p' data-ref="llvm::MSP430::RRC8p" data-ref-filename="llvm..MSP430..RRC8p">RRC8p</dfn>	= <var>477</var>,</td></tr>
<tr><th id="493">493</th><td>    <dfn class="enum" id="llvm::MSP430::RRC8r" title='llvm::MSP430::RRC8r' data-ref="llvm::MSP430::RRC8r" data-ref-filename="llvm..MSP430..RRC8r">RRC8r</dfn>	= <var>478</var>,</td></tr>
<tr><th id="494">494</th><td>    <dfn class="enum" id="llvm::MSP430::Rrcl16" title='llvm::MSP430::Rrcl16' data-ref="llvm::MSP430::Rrcl16" data-ref-filename="llvm..MSP430..Rrcl16">Rrcl16</dfn>	= <var>479</var>,</td></tr>
<tr><th id="495">495</th><td>    <dfn class="enum" id="llvm::MSP430::Rrcl8" title='llvm::MSP430::Rrcl8' data-ref="llvm::MSP430::Rrcl8" data-ref-filename="llvm..MSP430..Rrcl8">Rrcl8</dfn>	= <var>480</var>,</td></tr>
<tr><th id="496">496</th><td>    <dfn class="enum" id="llvm::MSP430::SEXT16m" title='llvm::MSP430::SEXT16m' data-ref="llvm::MSP430::SEXT16m" data-ref-filename="llvm..MSP430..SEXT16m">SEXT16m</dfn>	= <var>481</var>,</td></tr>
<tr><th id="497">497</th><td>    <dfn class="enum" id="llvm::MSP430::SEXT16n" title='llvm::MSP430::SEXT16n' data-ref="llvm::MSP430::SEXT16n" data-ref-filename="llvm..MSP430..SEXT16n">SEXT16n</dfn>	= <var>482</var>,</td></tr>
<tr><th id="498">498</th><td>    <dfn class="enum" id="llvm::MSP430::SEXT16p" title='llvm::MSP430::SEXT16p' data-ref="llvm::MSP430::SEXT16p" data-ref-filename="llvm..MSP430..SEXT16p">SEXT16p</dfn>	= <var>483</var>,</td></tr>
<tr><th id="499">499</th><td>    <dfn class="enum" id="llvm::MSP430::SEXT16r" title='llvm::MSP430::SEXT16r' data-ref="llvm::MSP430::SEXT16r" data-ref-filename="llvm..MSP430..SEXT16r">SEXT16r</dfn>	= <var>484</var>,</td></tr>
<tr><th id="500">500</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mc" title='llvm::MSP430::SUB16mc' data-ref="llvm::MSP430::SUB16mc" data-ref-filename="llvm..MSP430..SUB16mc">SUB16mc</dfn>	= <var>485</var>,</td></tr>
<tr><th id="501">501</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mi" title='llvm::MSP430::SUB16mi' data-ref="llvm::MSP430::SUB16mi" data-ref-filename="llvm..MSP430..SUB16mi">SUB16mi</dfn>	= <var>486</var>,</td></tr>
<tr><th id="502">502</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mm" title='llvm::MSP430::SUB16mm' data-ref="llvm::MSP430::SUB16mm" data-ref-filename="llvm..MSP430..SUB16mm">SUB16mm</dfn>	= <var>487</var>,</td></tr>
<tr><th id="503">503</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mn" title='llvm::MSP430::SUB16mn' data-ref="llvm::MSP430::SUB16mn" data-ref-filename="llvm..MSP430..SUB16mn">SUB16mn</dfn>	= <var>488</var>,</td></tr>
<tr><th id="504">504</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mp" title='llvm::MSP430::SUB16mp' data-ref="llvm::MSP430::SUB16mp" data-ref-filename="llvm..MSP430..SUB16mp">SUB16mp</dfn>	= <var>489</var>,</td></tr>
<tr><th id="505">505</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16mr" title='llvm::MSP430::SUB16mr' data-ref="llvm::MSP430::SUB16mr" data-ref-filename="llvm..MSP430..SUB16mr">SUB16mr</dfn>	= <var>490</var>,</td></tr>
<tr><th id="506">506</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16rc" title='llvm::MSP430::SUB16rc' data-ref="llvm::MSP430::SUB16rc" data-ref-filename="llvm..MSP430..SUB16rc">SUB16rc</dfn>	= <var>491</var>,</td></tr>
<tr><th id="507">507</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16ri" title='llvm::MSP430::SUB16ri' data-ref="llvm::MSP430::SUB16ri" data-ref-filename="llvm..MSP430..SUB16ri">SUB16ri</dfn>	= <var>492</var>,</td></tr>
<tr><th id="508">508</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16rm" title='llvm::MSP430::SUB16rm' data-ref="llvm::MSP430::SUB16rm" data-ref-filename="llvm..MSP430..SUB16rm">SUB16rm</dfn>	= <var>493</var>,</td></tr>
<tr><th id="509">509</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16rn" title='llvm::MSP430::SUB16rn' data-ref="llvm::MSP430::SUB16rn" data-ref-filename="llvm..MSP430..SUB16rn">SUB16rn</dfn>	= <var>494</var>,</td></tr>
<tr><th id="510">510</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16rp" title='llvm::MSP430::SUB16rp' data-ref="llvm::MSP430::SUB16rp" data-ref-filename="llvm..MSP430..SUB16rp">SUB16rp</dfn>	= <var>495</var>,</td></tr>
<tr><th id="511">511</th><td>    <dfn class="enum" id="llvm::MSP430::SUB16rr" title='llvm::MSP430::SUB16rr' data-ref="llvm::MSP430::SUB16rr" data-ref-filename="llvm..MSP430..SUB16rr">SUB16rr</dfn>	= <var>496</var>,</td></tr>
<tr><th id="512">512</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mc" title='llvm::MSP430::SUB8mc' data-ref="llvm::MSP430::SUB8mc" data-ref-filename="llvm..MSP430..SUB8mc">SUB8mc</dfn>	= <var>497</var>,</td></tr>
<tr><th id="513">513</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mi" title='llvm::MSP430::SUB8mi' data-ref="llvm::MSP430::SUB8mi" data-ref-filename="llvm..MSP430..SUB8mi">SUB8mi</dfn>	= <var>498</var>,</td></tr>
<tr><th id="514">514</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mm" title='llvm::MSP430::SUB8mm' data-ref="llvm::MSP430::SUB8mm" data-ref-filename="llvm..MSP430..SUB8mm">SUB8mm</dfn>	= <var>499</var>,</td></tr>
<tr><th id="515">515</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mn" title='llvm::MSP430::SUB8mn' data-ref="llvm::MSP430::SUB8mn" data-ref-filename="llvm..MSP430..SUB8mn">SUB8mn</dfn>	= <var>500</var>,</td></tr>
<tr><th id="516">516</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mp" title='llvm::MSP430::SUB8mp' data-ref="llvm::MSP430::SUB8mp" data-ref-filename="llvm..MSP430..SUB8mp">SUB8mp</dfn>	= <var>501</var>,</td></tr>
<tr><th id="517">517</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8mr" title='llvm::MSP430::SUB8mr' data-ref="llvm::MSP430::SUB8mr" data-ref-filename="llvm..MSP430..SUB8mr">SUB8mr</dfn>	= <var>502</var>,</td></tr>
<tr><th id="518">518</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8rc" title='llvm::MSP430::SUB8rc' data-ref="llvm::MSP430::SUB8rc" data-ref-filename="llvm..MSP430..SUB8rc">SUB8rc</dfn>	= <var>503</var>,</td></tr>
<tr><th id="519">519</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8ri" title='llvm::MSP430::SUB8ri' data-ref="llvm::MSP430::SUB8ri" data-ref-filename="llvm..MSP430..SUB8ri">SUB8ri</dfn>	= <var>504</var>,</td></tr>
<tr><th id="520">520</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8rm" title='llvm::MSP430::SUB8rm' data-ref="llvm::MSP430::SUB8rm" data-ref-filename="llvm..MSP430..SUB8rm">SUB8rm</dfn>	= <var>505</var>,</td></tr>
<tr><th id="521">521</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8rn" title='llvm::MSP430::SUB8rn' data-ref="llvm::MSP430::SUB8rn" data-ref-filename="llvm..MSP430..SUB8rn">SUB8rn</dfn>	= <var>506</var>,</td></tr>
<tr><th id="522">522</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8rp" title='llvm::MSP430::SUB8rp' data-ref="llvm::MSP430::SUB8rp" data-ref-filename="llvm..MSP430..SUB8rp">SUB8rp</dfn>	= <var>507</var>,</td></tr>
<tr><th id="523">523</th><td>    <dfn class="enum" id="llvm::MSP430::SUB8rr" title='llvm::MSP430::SUB8rr' data-ref="llvm::MSP430::SUB8rr" data-ref-filename="llvm..MSP430..SUB8rr">SUB8rr</dfn>	= <var>508</var>,</td></tr>
<tr><th id="524">524</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mc" title='llvm::MSP430::SUBC16mc' data-ref="llvm::MSP430::SUBC16mc" data-ref-filename="llvm..MSP430..SUBC16mc">SUBC16mc</dfn>	= <var>509</var>,</td></tr>
<tr><th id="525">525</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mi" title='llvm::MSP430::SUBC16mi' data-ref="llvm::MSP430::SUBC16mi" data-ref-filename="llvm..MSP430..SUBC16mi">SUBC16mi</dfn>	= <var>510</var>,</td></tr>
<tr><th id="526">526</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mm" title='llvm::MSP430::SUBC16mm' data-ref="llvm::MSP430::SUBC16mm" data-ref-filename="llvm..MSP430..SUBC16mm">SUBC16mm</dfn>	= <var>511</var>,</td></tr>
<tr><th id="527">527</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mn" title='llvm::MSP430::SUBC16mn' data-ref="llvm::MSP430::SUBC16mn" data-ref-filename="llvm..MSP430..SUBC16mn">SUBC16mn</dfn>	= <var>512</var>,</td></tr>
<tr><th id="528">528</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mp" title='llvm::MSP430::SUBC16mp' data-ref="llvm::MSP430::SUBC16mp" data-ref-filename="llvm..MSP430..SUBC16mp">SUBC16mp</dfn>	= <var>513</var>,</td></tr>
<tr><th id="529">529</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16mr" title='llvm::MSP430::SUBC16mr' data-ref="llvm::MSP430::SUBC16mr" data-ref-filename="llvm..MSP430..SUBC16mr">SUBC16mr</dfn>	= <var>514</var>,</td></tr>
<tr><th id="530">530</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16rc" title='llvm::MSP430::SUBC16rc' data-ref="llvm::MSP430::SUBC16rc" data-ref-filename="llvm..MSP430..SUBC16rc">SUBC16rc</dfn>	= <var>515</var>,</td></tr>
<tr><th id="531">531</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16ri" title='llvm::MSP430::SUBC16ri' data-ref="llvm::MSP430::SUBC16ri" data-ref-filename="llvm..MSP430..SUBC16ri">SUBC16ri</dfn>	= <var>516</var>,</td></tr>
<tr><th id="532">532</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16rm" title='llvm::MSP430::SUBC16rm' data-ref="llvm::MSP430::SUBC16rm" data-ref-filename="llvm..MSP430..SUBC16rm">SUBC16rm</dfn>	= <var>517</var>,</td></tr>
<tr><th id="533">533</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16rn" title='llvm::MSP430::SUBC16rn' data-ref="llvm::MSP430::SUBC16rn" data-ref-filename="llvm..MSP430..SUBC16rn">SUBC16rn</dfn>	= <var>518</var>,</td></tr>
<tr><th id="534">534</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16rp" title='llvm::MSP430::SUBC16rp' data-ref="llvm::MSP430::SUBC16rp" data-ref-filename="llvm..MSP430..SUBC16rp">SUBC16rp</dfn>	= <var>519</var>,</td></tr>
<tr><th id="535">535</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC16rr" title='llvm::MSP430::SUBC16rr' data-ref="llvm::MSP430::SUBC16rr" data-ref-filename="llvm..MSP430..SUBC16rr">SUBC16rr</dfn>	= <var>520</var>,</td></tr>
<tr><th id="536">536</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mc" title='llvm::MSP430::SUBC8mc' data-ref="llvm::MSP430::SUBC8mc" data-ref-filename="llvm..MSP430..SUBC8mc">SUBC8mc</dfn>	= <var>521</var>,</td></tr>
<tr><th id="537">537</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mi" title='llvm::MSP430::SUBC8mi' data-ref="llvm::MSP430::SUBC8mi" data-ref-filename="llvm..MSP430..SUBC8mi">SUBC8mi</dfn>	= <var>522</var>,</td></tr>
<tr><th id="538">538</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mm" title='llvm::MSP430::SUBC8mm' data-ref="llvm::MSP430::SUBC8mm" data-ref-filename="llvm..MSP430..SUBC8mm">SUBC8mm</dfn>	= <var>523</var>,</td></tr>
<tr><th id="539">539</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mn" title='llvm::MSP430::SUBC8mn' data-ref="llvm::MSP430::SUBC8mn" data-ref-filename="llvm..MSP430..SUBC8mn">SUBC8mn</dfn>	= <var>524</var>,</td></tr>
<tr><th id="540">540</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mp" title='llvm::MSP430::SUBC8mp' data-ref="llvm::MSP430::SUBC8mp" data-ref-filename="llvm..MSP430..SUBC8mp">SUBC8mp</dfn>	= <var>525</var>,</td></tr>
<tr><th id="541">541</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8mr" title='llvm::MSP430::SUBC8mr' data-ref="llvm::MSP430::SUBC8mr" data-ref-filename="llvm..MSP430..SUBC8mr">SUBC8mr</dfn>	= <var>526</var>,</td></tr>
<tr><th id="542">542</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8rc" title='llvm::MSP430::SUBC8rc' data-ref="llvm::MSP430::SUBC8rc" data-ref-filename="llvm..MSP430..SUBC8rc">SUBC8rc</dfn>	= <var>527</var>,</td></tr>
<tr><th id="543">543</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8ri" title='llvm::MSP430::SUBC8ri' data-ref="llvm::MSP430::SUBC8ri" data-ref-filename="llvm..MSP430..SUBC8ri">SUBC8ri</dfn>	= <var>528</var>,</td></tr>
<tr><th id="544">544</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8rm" title='llvm::MSP430::SUBC8rm' data-ref="llvm::MSP430::SUBC8rm" data-ref-filename="llvm..MSP430..SUBC8rm">SUBC8rm</dfn>	= <var>529</var>,</td></tr>
<tr><th id="545">545</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8rn" title='llvm::MSP430::SUBC8rn' data-ref="llvm::MSP430::SUBC8rn" data-ref-filename="llvm..MSP430..SUBC8rn">SUBC8rn</dfn>	= <var>530</var>,</td></tr>
<tr><th id="546">546</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8rp" title='llvm::MSP430::SUBC8rp' data-ref="llvm::MSP430::SUBC8rp" data-ref-filename="llvm..MSP430..SUBC8rp">SUBC8rp</dfn>	= <var>531</var>,</td></tr>
<tr><th id="547">547</th><td>    <dfn class="enum" id="llvm::MSP430::SUBC8rr" title='llvm::MSP430::SUBC8rr' data-ref="llvm::MSP430::SUBC8rr" data-ref-filename="llvm..MSP430..SUBC8rr">SUBC8rr</dfn>	= <var>532</var>,</td></tr>
<tr><th id="548">548</th><td>    <dfn class="enum" id="llvm::MSP430::SWPB16m" title='llvm::MSP430::SWPB16m' data-ref="llvm::MSP430::SWPB16m" data-ref-filename="llvm..MSP430..SWPB16m">SWPB16m</dfn>	= <var>533</var>,</td></tr>
<tr><th id="549">549</th><td>    <dfn class="enum" id="llvm::MSP430::SWPB16n" title='llvm::MSP430::SWPB16n' data-ref="llvm::MSP430::SWPB16n" data-ref-filename="llvm..MSP430..SWPB16n">SWPB16n</dfn>	= <var>534</var>,</td></tr>
<tr><th id="550">550</th><td>    <dfn class="enum" id="llvm::MSP430::SWPB16p" title='llvm::MSP430::SWPB16p' data-ref="llvm::MSP430::SWPB16p" data-ref-filename="llvm..MSP430..SWPB16p">SWPB16p</dfn>	= <var>535</var>,</td></tr>
<tr><th id="551">551</th><td>    <dfn class="enum" id="llvm::MSP430::SWPB16r" title='llvm::MSP430::SWPB16r' data-ref="llvm::MSP430::SWPB16r" data-ref-filename="llvm..MSP430..SWPB16r">SWPB16r</dfn>	= <var>536</var>,</td></tr>
<tr><th id="552">552</th><td>    <dfn class="enum" id="llvm::MSP430::Select16" title='llvm::MSP430::Select16' data-ref="llvm::MSP430::Select16" data-ref-filename="llvm..MSP430..Select16">Select16</dfn>	= <var>537</var>,</td></tr>
<tr><th id="553">553</th><td>    <dfn class="enum" id="llvm::MSP430::Select8" title='llvm::MSP430::Select8' data-ref="llvm::MSP430::Select8" data-ref-filename="llvm..MSP430..Select8">Select8</dfn>	= <var>538</var>,</td></tr>
<tr><th id="554">554</th><td>    <dfn class="enum" id="llvm::MSP430::Shl16" title='llvm::MSP430::Shl16' data-ref="llvm::MSP430::Shl16" data-ref-filename="llvm..MSP430..Shl16">Shl16</dfn>	= <var>539</var>,</td></tr>
<tr><th id="555">555</th><td>    <dfn class="enum" id="llvm::MSP430::Shl8" title='llvm::MSP430::Shl8' data-ref="llvm::MSP430::Shl8" data-ref-filename="llvm..MSP430..Shl8">Shl8</dfn>	= <var>540</var>,</td></tr>
<tr><th id="556">556</th><td>    <dfn class="enum" id="llvm::MSP430::Sra16" title='llvm::MSP430::Sra16' data-ref="llvm::MSP430::Sra16" data-ref-filename="llvm..MSP430..Sra16">Sra16</dfn>	= <var>541</var>,</td></tr>
<tr><th id="557">557</th><td>    <dfn class="enum" id="llvm::MSP430::Sra8" title='llvm::MSP430::Sra8' data-ref="llvm::MSP430::Sra8" data-ref-filename="llvm..MSP430..Sra8">Sra8</dfn>	= <var>542</var>,</td></tr>
<tr><th id="558">558</th><td>    <dfn class="enum" id="llvm::MSP430::Srl16" title='llvm::MSP430::Srl16' data-ref="llvm::MSP430::Srl16" data-ref-filename="llvm..MSP430..Srl16">Srl16</dfn>	= <var>543</var>,</td></tr>
<tr><th id="559">559</th><td>    <dfn class="enum" id="llvm::MSP430::Srl8" title='llvm::MSP430::Srl8' data-ref="llvm::MSP430::Srl8" data-ref-filename="llvm..MSP430..Srl8">Srl8</dfn>	= <var>544</var>,</td></tr>
<tr><th id="560">560</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mc" title='llvm::MSP430::XOR16mc' data-ref="llvm::MSP430::XOR16mc" data-ref-filename="llvm..MSP430..XOR16mc">XOR16mc</dfn>	= <var>545</var>,</td></tr>
<tr><th id="561">561</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mi" title='llvm::MSP430::XOR16mi' data-ref="llvm::MSP430::XOR16mi" data-ref-filename="llvm..MSP430..XOR16mi">XOR16mi</dfn>	= <var>546</var>,</td></tr>
<tr><th id="562">562</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mm" title='llvm::MSP430::XOR16mm' data-ref="llvm::MSP430::XOR16mm" data-ref-filename="llvm..MSP430..XOR16mm">XOR16mm</dfn>	= <var>547</var>,</td></tr>
<tr><th id="563">563</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mn" title='llvm::MSP430::XOR16mn' data-ref="llvm::MSP430::XOR16mn" data-ref-filename="llvm..MSP430..XOR16mn">XOR16mn</dfn>	= <var>548</var>,</td></tr>
<tr><th id="564">564</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mp" title='llvm::MSP430::XOR16mp' data-ref="llvm::MSP430::XOR16mp" data-ref-filename="llvm..MSP430..XOR16mp">XOR16mp</dfn>	= <var>549</var>,</td></tr>
<tr><th id="565">565</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16mr" title='llvm::MSP430::XOR16mr' data-ref="llvm::MSP430::XOR16mr" data-ref-filename="llvm..MSP430..XOR16mr">XOR16mr</dfn>	= <var>550</var>,</td></tr>
<tr><th id="566">566</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16rc" title='llvm::MSP430::XOR16rc' data-ref="llvm::MSP430::XOR16rc" data-ref-filename="llvm..MSP430..XOR16rc">XOR16rc</dfn>	= <var>551</var>,</td></tr>
<tr><th id="567">567</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16ri" title='llvm::MSP430::XOR16ri' data-ref="llvm::MSP430::XOR16ri" data-ref-filename="llvm..MSP430..XOR16ri">XOR16ri</dfn>	= <var>552</var>,</td></tr>
<tr><th id="568">568</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16rm" title='llvm::MSP430::XOR16rm' data-ref="llvm::MSP430::XOR16rm" data-ref-filename="llvm..MSP430..XOR16rm">XOR16rm</dfn>	= <var>553</var>,</td></tr>
<tr><th id="569">569</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16rn" title='llvm::MSP430::XOR16rn' data-ref="llvm::MSP430::XOR16rn" data-ref-filename="llvm..MSP430..XOR16rn">XOR16rn</dfn>	= <var>554</var>,</td></tr>
<tr><th id="570">570</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16rp" title='llvm::MSP430::XOR16rp' data-ref="llvm::MSP430::XOR16rp" data-ref-filename="llvm..MSP430..XOR16rp">XOR16rp</dfn>	= <var>555</var>,</td></tr>
<tr><th id="571">571</th><td>    <dfn class="enum" id="llvm::MSP430::XOR16rr" title='llvm::MSP430::XOR16rr' data-ref="llvm::MSP430::XOR16rr" data-ref-filename="llvm..MSP430..XOR16rr">XOR16rr</dfn>	= <var>556</var>,</td></tr>
<tr><th id="572">572</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mc" title='llvm::MSP430::XOR8mc' data-ref="llvm::MSP430::XOR8mc" data-ref-filename="llvm..MSP430..XOR8mc">XOR8mc</dfn>	= <var>557</var>,</td></tr>
<tr><th id="573">573</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mi" title='llvm::MSP430::XOR8mi' data-ref="llvm::MSP430::XOR8mi" data-ref-filename="llvm..MSP430..XOR8mi">XOR8mi</dfn>	= <var>558</var>,</td></tr>
<tr><th id="574">574</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mm" title='llvm::MSP430::XOR8mm' data-ref="llvm::MSP430::XOR8mm" data-ref-filename="llvm..MSP430..XOR8mm">XOR8mm</dfn>	= <var>559</var>,</td></tr>
<tr><th id="575">575</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mn" title='llvm::MSP430::XOR8mn' data-ref="llvm::MSP430::XOR8mn" data-ref-filename="llvm..MSP430..XOR8mn">XOR8mn</dfn>	= <var>560</var>,</td></tr>
<tr><th id="576">576</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mp" title='llvm::MSP430::XOR8mp' data-ref="llvm::MSP430::XOR8mp" data-ref-filename="llvm..MSP430..XOR8mp">XOR8mp</dfn>	= <var>561</var>,</td></tr>
<tr><th id="577">577</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8mr" title='llvm::MSP430::XOR8mr' data-ref="llvm::MSP430::XOR8mr" data-ref-filename="llvm..MSP430..XOR8mr">XOR8mr</dfn>	= <var>562</var>,</td></tr>
<tr><th id="578">578</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8rc" title='llvm::MSP430::XOR8rc' data-ref="llvm::MSP430::XOR8rc" data-ref-filename="llvm..MSP430..XOR8rc">XOR8rc</dfn>	= <var>563</var>,</td></tr>
<tr><th id="579">579</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8ri" title='llvm::MSP430::XOR8ri' data-ref="llvm::MSP430::XOR8ri" data-ref-filename="llvm..MSP430..XOR8ri">XOR8ri</dfn>	= <var>564</var>,</td></tr>
<tr><th id="580">580</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8rm" title='llvm::MSP430::XOR8rm' data-ref="llvm::MSP430::XOR8rm" data-ref-filename="llvm..MSP430..XOR8rm">XOR8rm</dfn>	= <var>565</var>,</td></tr>
<tr><th id="581">581</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8rn" title='llvm::MSP430::XOR8rn' data-ref="llvm::MSP430::XOR8rn" data-ref-filename="llvm..MSP430..XOR8rn">XOR8rn</dfn>	= <var>566</var>,</td></tr>
<tr><th id="582">582</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8rp" title='llvm::MSP430::XOR8rp' data-ref="llvm::MSP430::XOR8rp" data-ref-filename="llvm..MSP430..XOR8rp">XOR8rp</dfn>	= <var>567</var>,</td></tr>
<tr><th id="583">583</th><td>    <dfn class="enum" id="llvm::MSP430::XOR8rr" title='llvm::MSP430::XOR8rr' data-ref="llvm::MSP430::XOR8rr" data-ref-filename="llvm..MSP430..XOR8rr">XOR8rr</dfn>	= <var>568</var>,</td></tr>
<tr><th id="584">584</th><td>    <dfn class="enum" id="llvm::MSP430::ZEXT16r" title='llvm::MSP430::ZEXT16r' data-ref="llvm::MSP430::ZEXT16r" data-ref-filename="llvm..MSP430..ZEXT16r">ZEXT16r</dfn>	= <var>569</var>,</td></tr>
<tr><th id="585">585</th><td>    <dfn class="enum" id="llvm::MSP430::INSTRUCTION_LIST_END" title='llvm::MSP430::INSTRUCTION_LIST_END' data-ref="llvm::MSP430::INSTRUCTION_LIST_END" data-ref-filename="llvm..MSP430..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</dfn> = <var>570</var></td></tr>
<tr><th id="586">586</th><td>  };</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="589">589</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="590">590</th><td><u>#<span data-ppcond="9">endif</span> // GET_INSTRINFO_ENUM</u></td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><u>#<span data-ppcond="592">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_SCHED_ENUM">GET_INSTRINFO_SCHED_ENUM</span></u></td></tr>
<tr><th id="593">593</th><td><u>#undef GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="594">594</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><b>namespace</b> MSP430 {</td></tr>
<tr><th id="597">597</th><td><b>namespace</b> Sched {</td></tr>
<tr><th id="598">598</th><td>  <b>enum</b> {</td></tr>
<tr><th id="599">599</th><td>    NoInstrModel	= <var>0</var>,</td></tr>
<tr><th id="600">600</th><td>    SCHED_LIST_END = <var>1</var></td></tr>
<tr><th id="601">601</th><td>  };</td></tr>
<tr><th id="602">602</th><td>} <i>// end namespace Sched</i></td></tr>
<tr><th id="603">603</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="604">604</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="605">605</th><td><u>#<span data-ppcond="592">endif</span> // GET_INSTRINFO_SCHED_ENUM</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#<span data-ppcond="607">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</span></u></td></tr>
<tr><th id="608">608</th><td><u>#undef GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="609">609</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList1[] = { MSP430::SR, <var>0</var> };</td></tr>
<tr><th id="612">612</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList2[] = { MSP430::SP, <var>0</var> };</td></tr>
<tr><th id="613">613</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList3[] = { MSP430::SP, MSP430::SR, <var>0</var> };</td></tr>
<tr><th id="614">614</th><td><em>static</em> <em>const</em> MCPhysReg ImplicitList4[] = { MSP430::R11, MSP430::R12, MSP430::R13, MSP430::R14, MSP430::R15, MSP430::SR, <var>0</var> };</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo2[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="617">617</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo3[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="618">618</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo4[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="619">619</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo5[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="620">620</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo6[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="621">621</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo7[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="622">622</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo8[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="623">623</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo9[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="624">624</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo10[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="625">625</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo11[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="626">626</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo12[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="627">627</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo13[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="628">628</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo14[] = { { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="629">629</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo15[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { <var>0</var>, <var>0</var>|(<var>1</var>&lt;&lt;MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="630">630</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo16[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="631">631</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo17[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="632">632</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo18[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="633">633</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo19[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="634">634</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo20[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="635">635</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo21[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="636">636</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo22[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="637">637</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo23[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="638">638</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo24[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="639">639</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo25[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="640">640</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo26[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="641">641</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo27[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="642">642</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo28[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="643">643</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo29[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="644">644</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo30[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="645">645</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo31[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="646">646</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo32[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="647">647</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo33[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="648">648</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo34[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="649">649</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo35[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="650">650</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo36[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, };</td></tr>
<tr><th id="651">651</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo37[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="652">652</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo38[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, };</td></tr>
<tr><th id="653">653</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo39[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="654">654</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo40[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="655">655</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo41[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, };</td></tr>
<tr><th id="656">656</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo42[] = { { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_0, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_1, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_2, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_GENERIC_IMM_0, <var>0</var> }, };</td></tr>
<tr><th id="657">657</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo43[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="658">658</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo44[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="659">659</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo45[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="660">660</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo46[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="661">661</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo47[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="662">662</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo48[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="663">663</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo49[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="664">664</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo50[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="665">665</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo51[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="666">666</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo52[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="667">667</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo53[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="668">668</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo54[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="669">669</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo55[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="670">670</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo56[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="671">671</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo57[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="672">672</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo58[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="673">673</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo59[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="674">674</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo60[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="675">675</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo61[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="676">676</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo62[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="677">677</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo63[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="678">678</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo64[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="679">679</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo65[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="680">680</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo66[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="681">681</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo67[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="682">682</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo68[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="683">683</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo69[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="684">684</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo70[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="685">685</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo71[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="686">686</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo72[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="687">687</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo73[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="688">688</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo74[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, <var>0</var> }, };</td></tr>
<tr><th id="689">689</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo75[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="690">690</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo76[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_UNKNOWN, MCOI_TIED_TO(<var>1</var>) }, };</td></tr>
<tr><th id="691">691</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo77[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="692">692</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo78[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="693">693</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo79[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, };</td></tr>
<tr><th id="694">694</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo80[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, MCOI_TIED_TO(<var>0</var>) }, };</td></tr>
<tr><th id="695">695</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo81[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="696">696</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo82[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { -<var>1</var>, <var>0</var>, MCOI::OPERAND_IMMEDIATE, <var>0</var> }, };</td></tr>
<tr><th id="697">697</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo83[] = { { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR16RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="698">698</th><td><em>static</em> <em>const</em> MCOperandInfo OperandInfo84[] = { { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, { MSP430::GR8RegClassID, <var>0</var>, MCOI::OPERAND_REGISTER, <var>0</var> }, };</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><b>extern</b> <em>const</em> MCInstrDesc MSP430Insts[] = {</td></tr>
<tr><th id="701">701</th><td>  { <var>0</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #0 = PHI</i></td></tr>
<tr><th id="702">702</th><td>  { <var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #1 = INLINEASM</i></td></tr>
<tr><th id="703">703</th><td>  { <var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #2 = INLINEASM_BR</i></td></tr>
<tr><th id="704">704</th><td>  { <var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #3 = CFI_INSTRUCTION</i></td></tr>
<tr><th id="705">705</th><td>  { <var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #4 = EH_LABEL</i></td></tr>
<tr><th id="706">706</th><td>  { <var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #5 = GC_LABEL</i></td></tr>
<tr><th id="707">707</th><td>  { <var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::NotDuplicable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #6 = ANNOTATION_LABEL</i></td></tr>
<tr><th id="708">708</th><td>  { <var>7</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #7 = KILL</i></td></tr>
<tr><th id="709">709</th><td>  { <var>8</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #8 = EXTRACT_SUBREG</i></td></tr>
<tr><th id="710">710</th><td>  { <var>9</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo5 },  <i>// Inst #9 = INSERT_SUBREG</i></td></tr>
<tr><th id="711">711</th><td>  { <var>10</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #10 = IMPLICIT_DEF</i></td></tr>
<tr><th id="712">712</th><td>  { <var>11</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo6 },  <i>// Inst #11 = SUBREG_TO_REG</i></td></tr>
<tr><th id="713">713</th><td>  { <var>12</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo4 },  <i>// Inst #12 = COPY_TO_REGCLASS</i></td></tr>
<tr><th id="714">714</th><td>  { <var>13</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #13 = DBG_VALUE</i></td></tr>
<tr><th id="715">715</th><td>  { <var>14</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #14 = DBG_INSTR_REF</i></td></tr>
<tr><th id="716">716</th><td>  { <var>15</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #15 = DBG_LABEL</i></td></tr>
<tr><th id="717">717</th><td>  { <var>16</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #16 = REG_SEQUENCE</i></td></tr>
<tr><th id="718">718</th><td>  { <var>17</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #17 = COPY</i></td></tr>
<tr><th id="719">719</th><td>  { <var>18</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #18 = BUNDLE</i></td></tr>
<tr><th id="720">720</th><td>  { <var>19</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #19 = LIFETIME_START</i></td></tr>
<tr><th id="721">721</th><td>  { <var>20</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #20 = LIFETIME_END</i></td></tr>
<tr><th id="722">722</th><td>  { <var>21</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo8 },  <i>// Inst #21 = PSEUDO_PROBE</i></td></tr>
<tr><th id="723">723</th><td>  { <var>22</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #22 = STACKMAP</i></td></tr>
<tr><th id="724">724</th><td>  { <var>23</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #23 = FENTRY_CALL</i></td></tr>
<tr><th id="725">725</th><td>  { <var>24</var>,	<var>6</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo10 },  <i>// Inst #24 = PATCHPOINT</i></td></tr>
<tr><th id="726">726</th><td>  { <var>25</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo11 },  <i>// Inst #25 = LOAD_STACK_GUARD</i></td></tr>
<tr><th id="727">727</th><td>  { <var>26</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #26 = PREALLOCATED_SETUP</i></td></tr>
<tr><th id="728">728</th><td>  { <var>27</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo12 },  <i>// Inst #27 = PREALLOCATED_ARG</i></td></tr>
<tr><th id="729">729</th><td>  { <var>28</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #28 = STATEPOINT</i></td></tr>
<tr><th id="730">730</th><td>  { <var>29</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo13 },  <i>// Inst #29 = LOCAL_ESCAPE</i></td></tr>
<tr><th id="731">731</th><td>  { <var>30</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #30 = FAULTING_OP</i></td></tr>
<tr><th id="732">732</th><td>  { <var>31</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #31 = PATCHABLE_OP</i></td></tr>
<tr><th id="733">733</th><td>  { <var>32</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #32 = PATCHABLE_FUNCTION_ENTER</i></td></tr>
<tr><th id="734">734</th><td>  { <var>33</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #33 = PATCHABLE_RET</i></td></tr>
<tr><th id="735">735</th><td>  { <var>34</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #34 = PATCHABLE_FUNCTION_EXIT</i></td></tr>
<tr><th id="736">736</th><td>  { <var>35</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #35 = PATCHABLE_TAIL_CALL</i></td></tr>
<tr><th id="737">737</th><td>  { <var>36</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo14 },  <i>// Inst #36 = PATCHABLE_EVENT_CALL</i></td></tr>
<tr><th id="738">738</th><td>  { <var>37</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo15 },  <i>// Inst #37 = PATCHABLE_TYPED_EVENT_CALL</i></td></tr>
<tr><th id="739">739</th><td>  { <var>38</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #38 = ICALL_BRANCH_FUNNEL</i></td></tr>
<tr><th id="740">740</th><td>  { <var>39</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #39 = G_ADD</i></td></tr>
<tr><th id="741">741</th><td>  { <var>40</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #40 = G_SUB</i></td></tr>
<tr><th id="742">742</th><td>  { <var>41</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #41 = G_MUL</i></td></tr>
<tr><th id="743">743</th><td>  { <var>42</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #42 = G_SDIV</i></td></tr>
<tr><th id="744">744</th><td>  { <var>43</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #43 = G_UDIV</i></td></tr>
<tr><th id="745">745</th><td>  { <var>44</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #44 = G_SREM</i></td></tr>
<tr><th id="746">746</th><td>  { <var>45</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #45 = G_UREM</i></td></tr>
<tr><th id="747">747</th><td>  { <var>46</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #46 = G_AND</i></td></tr>
<tr><th id="748">748</th><td>  { <var>47</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #47 = G_OR</i></td></tr>
<tr><th id="749">749</th><td>  { <var>48</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #48 = G_XOR</i></td></tr>
<tr><th id="750">750</th><td>  { <var>49</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #49 = G_IMPLICIT_DEF</i></td></tr>
<tr><th id="751">751</th><td>  { <var>50</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #50 = G_PHI</i></td></tr>
<tr><th id="752">752</th><td>  { <var>51</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #51 = G_FRAME_INDEX</i></td></tr>
<tr><th id="753">753</th><td>  { <var>52</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #52 = G_GLOBAL_VALUE</i></td></tr>
<tr><th id="754">754</th><td>  { <var>53</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo19 },  <i>// Inst #53 = G_EXTRACT</i></td></tr>
<tr><th id="755">755</th><td>  { <var>54</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #54 = G_UNMERGE_VALUES</i></td></tr>
<tr><th id="756">756</th><td>  { <var>55</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo21 },  <i>// Inst #55 = G_INSERT</i></td></tr>
<tr><th id="757">757</th><td>  { <var>56</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #56 = G_MERGE_VALUES</i></td></tr>
<tr><th id="758">758</th><td>  { <var>57</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #57 = G_BUILD_VECTOR</i></td></tr>
<tr><th id="759">759</th><td>  { <var>58</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #58 = G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="760">760</th><td>  { <var>59</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #59 = G_CONCAT_VECTORS</i></td></tr>
<tr><th id="761">761</th><td>  { <var>60</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #60 = G_PTRTOINT</i></td></tr>
<tr><th id="762">762</th><td>  { <var>61</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #61 = G_INTTOPTR</i></td></tr>
<tr><th id="763">763</th><td>  { <var>62</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #62 = G_BITCAST</i></td></tr>
<tr><th id="764">764</th><td>  { <var>63</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #63 = G_FREEZE</i></td></tr>
<tr><th id="765">765</th><td>  { <var>64</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #64 = G_INTRINSIC_TRUNC</i></td></tr>
<tr><th id="766">766</th><td>  { <var>65</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #65 = G_INTRINSIC_ROUND</i></td></tr>
<tr><th id="767">767</th><td>  { <var>66</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #66 = G_INTRINSIC_LRINT</i></td></tr>
<tr><th id="768">768</th><td>  { <var>67</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #67 = G_INTRINSIC_ROUNDEVEN</i></td></tr>
<tr><th id="769">769</th><td>  { <var>68</var>,	<var>1</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #68 = G_READCYCLECOUNTER</i></td></tr>
<tr><th id="770">770</th><td>  { <var>69</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #69 = G_LOAD</i></td></tr>
<tr><th id="771">771</th><td>  { <var>70</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #70 = G_SEXTLOAD</i></td></tr>
<tr><th id="772">772</th><td>  { <var>71</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #71 = G_ZEXTLOAD</i></td></tr>
<tr><th id="773">773</th><td>  { <var>72</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #72 = G_INDEXED_LOAD</i></td></tr>
<tr><th id="774">774</th><td>  { <var>73</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #73 = G_INDEXED_SEXTLOAD</i></td></tr>
<tr><th id="775">775</th><td>  { <var>74</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo23 },  <i>// Inst #74 = G_INDEXED_ZEXTLOAD</i></td></tr>
<tr><th id="776">776</th><td>  { <var>75</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #75 = G_STORE</i></td></tr>
<tr><th id="777">777</th><td>  { <var>76</var>,	<var>5</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo24 },  <i>// Inst #76 = G_INDEXED_STORE</i></td></tr>
<tr><th id="778">778</th><td>  { <var>77</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo25 },  <i>// Inst #77 = G_ATOMIC_CMPXCHG_WITH_SUCCESS</i></td></tr>
<tr><th id="779">779</th><td>  { <var>78</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #78 = G_ATOMIC_CMPXCHG</i></td></tr>
<tr><th id="780">780</th><td>  { <var>79</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #79 = G_ATOMICRMW_XCHG</i></td></tr>
<tr><th id="781">781</th><td>  { <var>80</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #80 = G_ATOMICRMW_ADD</i></td></tr>
<tr><th id="782">782</th><td>  { <var>81</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #81 = G_ATOMICRMW_SUB</i></td></tr>
<tr><th id="783">783</th><td>  { <var>82</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #82 = G_ATOMICRMW_AND</i></td></tr>
<tr><th id="784">784</th><td>  { <var>83</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #83 = G_ATOMICRMW_NAND</i></td></tr>
<tr><th id="785">785</th><td>  { <var>84</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #84 = G_ATOMICRMW_OR</i></td></tr>
<tr><th id="786">786</th><td>  { <var>85</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #85 = G_ATOMICRMW_XOR</i></td></tr>
<tr><th id="787">787</th><td>  { <var>86</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #86 = G_ATOMICRMW_MAX</i></td></tr>
<tr><th id="788">788</th><td>  { <var>87</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #87 = G_ATOMICRMW_MIN</i></td></tr>
<tr><th id="789">789</th><td>  { <var>88</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #88 = G_ATOMICRMW_UMAX</i></td></tr>
<tr><th id="790">790</th><td>  { <var>89</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #89 = G_ATOMICRMW_UMIN</i></td></tr>
<tr><th id="791">791</th><td>  { <var>90</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #90 = G_ATOMICRMW_FADD</i></td></tr>
<tr><th id="792">792</th><td>  { <var>91</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo27 },  <i>// Inst #91 = G_ATOMICRMW_FSUB</i></td></tr>
<tr><th id="793">793</th><td>  { <var>92</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo9 },  <i>// Inst #92 = G_FENCE</i></td></tr>
<tr><th id="794">794</th><td>  { <var>93</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #93 = G_BRCOND</i></td></tr>
<tr><th id="795">795</th><td>  { <var>94</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #94 = G_BRINDIRECT</i></td></tr>
<tr><th id="796">796</th><td>  { <var>95</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #95 = G_INTRINSIC</i></td></tr>
<tr><th id="797">797</th><td>  { <var>96</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::Variadic)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #96 = G_INTRINSIC_W_SIDE_EFFECTS</i></td></tr>
<tr><th id="798">798</th><td>  { <var>97</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #97 = G_ANYEXT</i></td></tr>
<tr><th id="799">799</th><td>  { <var>98</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #98 = G_TRUNC</i></td></tr>
<tr><th id="800">800</th><td>  { <var>99</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #99 = G_CONSTANT</i></td></tr>
<tr><th id="801">801</th><td>  { <var>100</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #100 = G_FCONSTANT</i></td></tr>
<tr><th id="802">802</th><td>  { <var>101</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo17 },  <i>// Inst #101 = G_VASTART</i></td></tr>
<tr><th id="803">803</th><td>  { <var>102</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo28 },  <i>// Inst #102 = G_VAARG</i></td></tr>
<tr><th id="804">804</th><td>  { <var>103</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #103 = G_SEXT</i></td></tr>
<tr><th id="805">805</th><td>  { <var>104</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo29 },  <i>// Inst #104 = G_SEXT_INREG</i></td></tr>
<tr><th id="806">806</th><td>  { <var>105</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #105 = G_ZEXT</i></td></tr>
<tr><th id="807">807</th><td>  { <var>106</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #106 = G_SHL</i></td></tr>
<tr><th id="808">808</th><td>  { <var>107</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #107 = G_LSHR</i></td></tr>
<tr><th id="809">809</th><td>  { <var>108</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #108 = G_ASHR</i></td></tr>
<tr><th id="810">810</th><td>  { <var>109</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #109 = G_FSHL</i></td></tr>
<tr><th id="811">811</th><td>  { <var>110</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo31 },  <i>// Inst #110 = G_FSHR</i></td></tr>
<tr><th id="812">812</th><td>  { <var>111</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #111 = G_ICMP</i></td></tr>
<tr><th id="813">813</th><td>  { <var>112</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo32 },  <i>// Inst #112 = G_FCMP</i></td></tr>
<tr><th id="814">814</th><td>  { <var>113</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #113 = G_SELECT</i></td></tr>
<tr><th id="815">815</th><td>  { <var>114</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #114 = G_UADDO</i></td></tr>
<tr><th id="816">816</th><td>  { <var>115</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #115 = G_UADDE</i></td></tr>
<tr><th id="817">817</th><td>  { <var>116</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #116 = G_USUBO</i></td></tr>
<tr><th id="818">818</th><td>  { <var>117</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #117 = G_USUBE</i></td></tr>
<tr><th id="819">819</th><td>  { <var>118</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #118 = G_SADDO</i></td></tr>
<tr><th id="820">820</th><td>  { <var>119</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #119 = G_SADDE</i></td></tr>
<tr><th id="821">821</th><td>  { <var>120</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #120 = G_SSUBO</i></td></tr>
<tr><th id="822">822</th><td>  { <var>121</var>,	<var>5</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo33 },  <i>// Inst #121 = G_SSUBE</i></td></tr>
<tr><th id="823">823</th><td>  { <var>122</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #122 = G_UMULO</i></td></tr>
<tr><th id="824">824</th><td>  { <var>123</var>,	<var>4</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo26 },  <i>// Inst #123 = G_SMULO</i></td></tr>
<tr><th id="825">825</th><td>  { <var>124</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #124 = G_UMULH</i></td></tr>
<tr><th id="826">826</th><td>  { <var>125</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #125 = G_SMULH</i></td></tr>
<tr><th id="827">827</th><td>  { <var>126</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #126 = G_UADDSAT</i></td></tr>
<tr><th id="828">828</th><td>  { <var>127</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #127 = G_SADDSAT</i></td></tr>
<tr><th id="829">829</th><td>  { <var>128</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #128 = G_USUBSAT</i></td></tr>
<tr><th id="830">830</th><td>  { <var>129</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #129 = G_SSUBSAT</i></td></tr>
<tr><th id="831">831</th><td>  { <var>130</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #130 = G_USHLSAT</i></td></tr>
<tr><th id="832">832</th><td>  { <var>131</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #131 = G_SSHLSAT</i></td></tr>
<tr><th id="833">833</th><td>  { <var>132</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #132 = G_SMULFIX</i></td></tr>
<tr><th id="834">834</th><td>  { <var>133</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #133 = G_UMULFIX</i></td></tr>
<tr><th id="835">835</th><td>  { <var>134</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #134 = G_SMULFIXSAT</i></td></tr>
<tr><th id="836">836</th><td>  { <var>135</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #135 = G_UMULFIXSAT</i></td></tr>
<tr><th id="837">837</th><td>  { <var>136</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #136 = G_SDIVFIX</i></td></tr>
<tr><th id="838">838</th><td>  { <var>137</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #137 = G_UDIVFIX</i></td></tr>
<tr><th id="839">839</th><td>  { <var>138</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #138 = G_SDIVFIXSAT</i></td></tr>
<tr><th id="840">840</th><td>  { <var>139</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo34 },  <i>// Inst #139 = G_UDIVFIXSAT</i></td></tr>
<tr><th id="841">841</th><td>  { <var>140</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #140 = G_FADD</i></td></tr>
<tr><th id="842">842</th><td>  { <var>141</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #141 = G_FSUB</i></td></tr>
<tr><th id="843">843</th><td>  { <var>142</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #142 = G_FMUL</i></td></tr>
<tr><th id="844">844</th><td>  { <var>143</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #143 = G_FMA</i></td></tr>
<tr><th id="845">845</th><td>  { <var>144</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #144 = G_FMAD</i></td></tr>
<tr><th id="846">846</th><td>  { <var>145</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #145 = G_FDIV</i></td></tr>
<tr><th id="847">847</th><td>  { <var>146</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #146 = G_FREM</i></td></tr>
<tr><th id="848">848</th><td>  { <var>147</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #147 = G_FPOW</i></td></tr>
<tr><th id="849">849</th><td>  { <var>148</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #148 = G_FPOWI</i></td></tr>
<tr><th id="850">850</th><td>  { <var>149</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #149 = G_FEXP</i></td></tr>
<tr><th id="851">851</th><td>  { <var>150</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #150 = G_FEXP2</i></td></tr>
<tr><th id="852">852</th><td>  { <var>151</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #151 = G_FLOG</i></td></tr>
<tr><th id="853">853</th><td>  { <var>152</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #152 = G_FLOG2</i></td></tr>
<tr><th id="854">854</th><td>  { <var>153</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #153 = G_FLOG10</i></td></tr>
<tr><th id="855">855</th><td>  { <var>154</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #154 = G_FNEG</i></td></tr>
<tr><th id="856">856</th><td>  { <var>155</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #155 = G_FPEXT</i></td></tr>
<tr><th id="857">857</th><td>  { <var>156</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #156 = G_FPTRUNC</i></td></tr>
<tr><th id="858">858</th><td>  { <var>157</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #157 = G_FPTOSI</i></td></tr>
<tr><th id="859">859</th><td>  { <var>158</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #158 = G_FPTOUI</i></td></tr>
<tr><th id="860">860</th><td>  { <var>159</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #159 = G_SITOFP</i></td></tr>
<tr><th id="861">861</th><td>  { <var>160</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #160 = G_UITOFP</i></td></tr>
<tr><th id="862">862</th><td>  { <var>161</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #161 = G_FABS</i></td></tr>
<tr><th id="863">863</th><td>  { <var>162</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #162 = G_FCOPYSIGN</i></td></tr>
<tr><th id="864">864</th><td>  { <var>163</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #163 = G_FCANONICALIZE</i></td></tr>
<tr><th id="865">865</th><td>  { <var>164</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #164 = G_FMINNUM</i></td></tr>
<tr><th id="866">866</th><td>  { <var>165</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #165 = G_FMAXNUM</i></td></tr>
<tr><th id="867">867</th><td>  { <var>166</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #166 = G_FMINNUM_IEEE</i></td></tr>
<tr><th id="868">868</th><td>  { <var>167</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #167 = G_FMAXNUM_IEEE</i></td></tr>
<tr><th id="869">869</th><td>  { <var>168</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #168 = G_FMINIMUM</i></td></tr>
<tr><th id="870">870</th><td>  { <var>169</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #169 = G_FMAXIMUM</i></td></tr>
<tr><th id="871">871</th><td>  { <var>170</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #170 = G_PTR_ADD</i></td></tr>
<tr><th id="872">872</th><td>  { <var>171</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo30 },  <i>// Inst #171 = G_PTRMASK</i></td></tr>
<tr><th id="873">873</th><td>  { <var>172</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #172 = G_SMIN</i></td></tr>
<tr><th id="874">874</th><td>  { <var>173</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #173 = G_SMAX</i></td></tr>
<tr><th id="875">875</th><td>  { <var>174</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #174 = G_UMIN</i></td></tr>
<tr><th id="876">876</th><td>  { <var>175</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #175 = G_UMAX</i></td></tr>
<tr><th id="877">877</th><td>  { <var>176</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #176 = G_ABS</i></td></tr>
<tr><th id="878">878</th><td>  { <var>177</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #177 = G_BR</i></td></tr>
<tr><th id="879">879</th><td>  { <var>178</var>,	<var>3</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo36 },  <i>// Inst #178 = G_BRJT</i></td></tr>
<tr><th id="880">880</th><td>  { <var>179</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo37 },  <i>// Inst #179 = G_INSERT_VECTOR_ELT</i></td></tr>
<tr><th id="881">881</th><td>  { <var>180</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #180 = G_EXTRACT_VECTOR_ELT</i></td></tr>
<tr><th id="882">882</th><td>  { <var>181</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo39 },  <i>// Inst #181 = G_SHUFFLE_VECTOR</i></td></tr>
<tr><th id="883">883</th><td>  { <var>182</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #182 = G_CTTZ</i></td></tr>
<tr><th id="884">884</th><td>  { <var>183</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #183 = G_CTTZ_ZERO_UNDEF</i></td></tr>
<tr><th id="885">885</th><td>  { <var>184</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #184 = G_CTLZ</i></td></tr>
<tr><th id="886">886</th><td>  { <var>185</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #185 = G_CTLZ_ZERO_UNDEF</i></td></tr>
<tr><th id="887">887</th><td>  { <var>186</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #186 = G_CTPOP</i></td></tr>
<tr><th id="888">888</th><td>  { <var>187</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #187 = G_BSWAP</i></td></tr>
<tr><th id="889">889</th><td>  { <var>188</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #188 = G_BITREVERSE</i></td></tr>
<tr><th id="890">890</th><td>  { <var>189</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #189 = G_FCEIL</i></td></tr>
<tr><th id="891">891</th><td>  { <var>190</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #190 = G_FCOS</i></td></tr>
<tr><th id="892">892</th><td>  { <var>191</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #191 = G_FSIN</i></td></tr>
<tr><th id="893">893</th><td>  { <var>192</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #192 = G_FSQRT</i></td></tr>
<tr><th id="894">894</th><td>  { <var>193</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #193 = G_FFLOOR</i></td></tr>
<tr><th id="895">895</th><td>  { <var>194</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #194 = G_FRINT</i></td></tr>
<tr><th id="896">896</th><td>  { <var>195</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #195 = G_FNEARBYINT</i></td></tr>
<tr><th id="897">897</th><td>  { <var>196</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #196 = G_ADDRSPACE_CAST</i></td></tr>
<tr><th id="898">898</th><td>  { <var>197</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #197 = G_BLOCK_ADDR</i></td></tr>
<tr><th id="899">899</th><td>  { <var>198</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #198 = G_JUMP_TABLE</i></td></tr>
<tr><th id="900">900</th><td>  { <var>199</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo40 },  <i>// Inst #199 = G_DYN_STACKALLOC</i></td></tr>
<tr><th id="901">901</th><td>  { <var>200</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #200 = G_STRICT_FADD</i></td></tr>
<tr><th id="902">902</th><td>  { <var>201</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #201 = G_STRICT_FSUB</i></td></tr>
<tr><th id="903">903</th><td>  { <var>202</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #202 = G_STRICT_FMUL</i></td></tr>
<tr><th id="904">904</th><td>  { <var>203</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #203 = G_STRICT_FDIV</i></td></tr>
<tr><th id="905">905</th><td>  { <var>204</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo16 },  <i>// Inst #204 = G_STRICT_FREM</i></td></tr>
<tr><th id="906">906</th><td>  { <var>205</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo35 },  <i>// Inst #205 = G_STRICT_FMA</i></td></tr>
<tr><th id="907">907</th><td>  { <var>206</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayRaiseFPException)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo22 },  <i>// Inst #206 = G_STRICT_FSQRT</i></td></tr>
<tr><th id="908">908</th><td>  { <var>207</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo18 },  <i>// Inst #207 = G_READ_REGISTER</i></td></tr>
<tr><th id="909">909</th><td>  { <var>208</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::Convergent), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo41 },  <i>// Inst #208 = G_WRITE_REGISTER</i></td></tr>
<tr><th id="910">910</th><td>  { <var>209</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #209 = G_MEMCPY</i></td></tr>
<tr><th id="911">911</th><td>  { <var>210</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #210 = G_MEMMOVE</i></td></tr>
<tr><th id="912">912</th><td>  { <var>211</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo42 },  <i>// Inst #211 = G_MEMSET</i></td></tr>
<tr><th id="913">913</th><td>  { <var>212</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #212 = G_VECREDUCE_SEQ_FADD</i></td></tr>
<tr><th id="914">914</th><td>  { <var>213</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo38 },  <i>// Inst #213 = G_VECREDUCE_SEQ_FMUL</i></td></tr>
<tr><th id="915">915</th><td>  { <var>214</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #214 = G_VECREDUCE_FADD</i></td></tr>
<tr><th id="916">916</th><td>  { <var>215</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #215 = G_VECREDUCE_FMUL</i></td></tr>
<tr><th id="917">917</th><td>  { <var>216</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #216 = G_VECREDUCE_FMAX</i></td></tr>
<tr><th id="918">918</th><td>  { <var>217</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #217 = G_VECREDUCE_FMIN</i></td></tr>
<tr><th id="919">919</th><td>  { <var>218</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #218 = G_VECREDUCE_ADD</i></td></tr>
<tr><th id="920">920</th><td>  { <var>219</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #219 = G_VECREDUCE_MUL</i></td></tr>
<tr><th id="921">921</th><td>  { <var>220</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #220 = G_VECREDUCE_AND</i></td></tr>
<tr><th id="922">922</th><td>  { <var>221</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #221 = G_VECREDUCE_OR</i></td></tr>
<tr><th id="923">923</th><td>  { <var>222</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #222 = G_VECREDUCE_XOR</i></td></tr>
<tr><th id="924">924</th><td>  { <var>223</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #223 = G_VECREDUCE_SMAX</i></td></tr>
<tr><th id="925">925</th><td>  { <var>224</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #224 = G_VECREDUCE_SMIN</i></td></tr>
<tr><th id="926">926</th><td>  { <var>225</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #225 = G_VECREDUCE_UMAX</i></td></tr>
<tr><th id="927">927</th><td>  { <var>226</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::PreISelOpcode)|(<var>1ULL</var>&lt;&lt;MCID::Pseudo)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo20 },  <i>// Inst #226 = G_VECREDUCE_UMIN</i></td></tr>
<tr><th id="928">928</th><td>  { <var>227</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #227 = ADD16mc</i></td></tr>
<tr><th id="929">929</th><td>  { <var>228</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #228 = ADD16mi</i></td></tr>
<tr><th id="930">930</th><td>  { <var>229</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #229 = ADD16mm</i></td></tr>
<tr><th id="931">931</th><td>  { <var>230</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #230 = ADD16mn</i></td></tr>
<tr><th id="932">932</th><td>  { <var>231</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #231 = ADD16mp</i></td></tr>
<tr><th id="933">933</th><td>  { <var>232</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #232 = ADD16mr</i></td></tr>
<tr><th id="934">934</th><td>  { <var>233</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #233 = ADD16rc</i></td></tr>
<tr><th id="935">935</th><td>  { <var>234</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #234 = ADD16ri</i></td></tr>
<tr><th id="936">936</th><td>  { <var>235</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #235 = ADD16rm</i></td></tr>
<tr><th id="937">937</th><td>  { <var>236</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #236 = ADD16rn</i></td></tr>
<tr><th id="938">938</th><td>  { <var>237</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #237 = ADD16rp</i></td></tr>
<tr><th id="939">939</th><td>  { <var>238</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #238 = ADD16rr</i></td></tr>
<tr><th id="940">940</th><td>  { <var>239</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #239 = ADD8mc</i></td></tr>
<tr><th id="941">941</th><td>  { <var>240</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #240 = ADD8mi</i></td></tr>
<tr><th id="942">942</th><td>  { <var>241</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #241 = ADD8mm</i></td></tr>
<tr><th id="943">943</th><td>  { <var>242</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #242 = ADD8mn</i></td></tr>
<tr><th id="944">944</th><td>  { <var>243</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #243 = ADD8mp</i></td></tr>
<tr><th id="945">945</th><td>  { <var>244</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #244 = ADD8mr</i></td></tr>
<tr><th id="946">946</th><td>  { <var>245</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #245 = ADD8rc</i></td></tr>
<tr><th id="947">947</th><td>  { <var>246</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #246 = ADD8ri</i></td></tr>
<tr><th id="948">948</th><td>  { <var>247</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #247 = ADD8rm</i></td></tr>
<tr><th id="949">949</th><td>  { <var>248</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #248 = ADD8rn</i></td></tr>
<tr><th id="950">950</th><td>  { <var>249</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #249 = ADD8rp</i></td></tr>
<tr><th id="951">951</th><td>  { <var>250</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #250 = ADD8rr</i></td></tr>
<tr><th id="952">952</th><td>  { <var>251</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #251 = ADDC16mc</i></td></tr>
<tr><th id="953">953</th><td>  { <var>252</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #252 = ADDC16mi</i></td></tr>
<tr><th id="954">954</th><td>  { <var>253</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #253 = ADDC16mm</i></td></tr>
<tr><th id="955">955</th><td>  { <var>254</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #254 = ADDC16mn</i></td></tr>
<tr><th id="956">956</th><td>  { <var>255</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #255 = ADDC16mp</i></td></tr>
<tr><th id="957">957</th><td>  { <var>256</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo47 },  <i>// Inst #256 = ADDC16mr</i></td></tr>
<tr><th id="958">958</th><td>  { <var>257</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo48 },  <i>// Inst #257 = ADDC16rc</i></td></tr>
<tr><th id="959">959</th><td>  { <var>258</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo49 },  <i>// Inst #258 = ADDC16ri</i></td></tr>
<tr><th id="960">960</th><td>  { <var>259</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo50 },  <i>// Inst #259 = ADDC16rm</i></td></tr>
<tr><th id="961">961</th><td>  { <var>260</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo51 },  <i>// Inst #260 = ADDC16rn</i></td></tr>
<tr><th id="962">962</th><td>  { <var>261</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo52 },  <i>// Inst #261 = ADDC16rp</i></td></tr>
<tr><th id="963">963</th><td>  { <var>262</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo53 },  <i>// Inst #262 = ADDC16rr</i></td></tr>
<tr><th id="964">964</th><td>  { <var>263</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #263 = ADDC8mc</i></td></tr>
<tr><th id="965">965</th><td>  { <var>264</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #264 = ADDC8mi</i></td></tr>
<tr><th id="966">966</th><td>  { <var>265</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #265 = ADDC8mm</i></td></tr>
<tr><th id="967">967</th><td>  { <var>266</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #266 = ADDC8mn</i></td></tr>
<tr><th id="968">968</th><td>  { <var>267</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #267 = ADDC8mp</i></td></tr>
<tr><th id="969">969</th><td>  { <var>268</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo54 },  <i>// Inst #268 = ADDC8mr</i></td></tr>
<tr><th id="970">970</th><td>  { <var>269</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo55 },  <i>// Inst #269 = ADDC8rc</i></td></tr>
<tr><th id="971">971</th><td>  { <var>270</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo56 },  <i>// Inst #270 = ADDC8ri</i></td></tr>
<tr><th id="972">972</th><td>  { <var>271</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo57 },  <i>// Inst #271 = ADDC8rm</i></td></tr>
<tr><th id="973">973</th><td>  { <var>272</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo58 },  <i>// Inst #272 = ADDC8rn</i></td></tr>
<tr><th id="974">974</th><td>  { <var>273</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo59 },  <i>// Inst #273 = ADDC8rp</i></td></tr>
<tr><th id="975">975</th><td>  { <var>274</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo60 },  <i>// Inst #274 = ADDC8rr</i></td></tr>
<tr><th id="976">976</th><td>  { <var>275</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList1, OperandInfo61 },  <i>// Inst #275 = ADDframe</i></td></tr>
<tr><th id="977">977</th><td>  { <var>276</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList3, OperandInfo9 },  <i>// Inst #276 = ADJCALLSTACKDOWN</i></td></tr>
<tr><th id="978">978</th><td>  { <var>277</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList3, OperandInfo9 },  <i>// Inst #277 = ADJCALLSTACKUP</i></td></tr>
<tr><th id="979">979</th><td>  { <var>278</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #278 = AND16mc</i></td></tr>
<tr><th id="980">980</th><td>  { <var>279</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #279 = AND16mi</i></td></tr>
<tr><th id="981">981</th><td>  { <var>280</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #280 = AND16mm</i></td></tr>
<tr><th id="982">982</th><td>  { <var>281</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #281 = AND16mn</i></td></tr>
<tr><th id="983">983</th><td>  { <var>282</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #282 = AND16mp</i></td></tr>
<tr><th id="984">984</th><td>  { <var>283</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #283 = AND16mr</i></td></tr>
<tr><th id="985">985</th><td>  { <var>284</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #284 = AND16rc</i></td></tr>
<tr><th id="986">986</th><td>  { <var>285</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #285 = AND16ri</i></td></tr>
<tr><th id="987">987</th><td>  { <var>286</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #286 = AND16rm</i></td></tr>
<tr><th id="988">988</th><td>  { <var>287</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #287 = AND16rn</i></td></tr>
<tr><th id="989">989</th><td>  { <var>288</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #288 = AND16rp</i></td></tr>
<tr><th id="990">990</th><td>  { <var>289</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #289 = AND16rr</i></td></tr>
<tr><th id="991">991</th><td>  { <var>290</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #290 = AND8mc</i></td></tr>
<tr><th id="992">992</th><td>  { <var>291</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #291 = AND8mi</i></td></tr>
<tr><th id="993">993</th><td>  { <var>292</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #292 = AND8mm</i></td></tr>
<tr><th id="994">994</th><td>  { <var>293</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #293 = AND8mn</i></td></tr>
<tr><th id="995">995</th><td>  { <var>294</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #294 = AND8mp</i></td></tr>
<tr><th id="996">996</th><td>  { <var>295</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #295 = AND8mr</i></td></tr>
<tr><th id="997">997</th><td>  { <var>296</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #296 = AND8rc</i></td></tr>
<tr><th id="998">998</th><td>  { <var>297</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #297 = AND8ri</i></td></tr>
<tr><th id="999">999</th><td>  { <var>298</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #298 = AND8rm</i></td></tr>
<tr><th id="1000">1000</th><td>  { <var>299</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #299 = AND8rn</i></td></tr>
<tr><th id="1001">1001</th><td>  { <var>300</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #300 = AND8rp</i></td></tr>
<tr><th id="1002">1002</th><td>  { <var>301</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #301 = AND8rr</i></td></tr>
<tr><th id="1003">1003</th><td>  { <var>302</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #302 = BIC16mc</i></td></tr>
<tr><th id="1004">1004</th><td>  { <var>303</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #303 = BIC16mi</i></td></tr>
<tr><th id="1005">1005</th><td>  { <var>304</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #304 = BIC16mm</i></td></tr>
<tr><th id="1006">1006</th><td>  { <var>305</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #305 = BIC16mn</i></td></tr>
<tr><th id="1007">1007</th><td>  { <var>306</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #306 = BIC16mp</i></td></tr>
<tr><th id="1008">1008</th><td>  { <var>307</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #307 = BIC16mr</i></td></tr>
<tr><th id="1009">1009</th><td>  { <var>308</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #308 = BIC16rc</i></td></tr>
<tr><th id="1010">1010</th><td>  { <var>309</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #309 = BIC16ri</i></td></tr>
<tr><th id="1011">1011</th><td>  { <var>310</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #310 = BIC16rm</i></td></tr>
<tr><th id="1012">1012</th><td>  { <var>311</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #311 = BIC16rn</i></td></tr>
<tr><th id="1013">1013</th><td>  { <var>312</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #312 = BIC16rp</i></td></tr>
<tr><th id="1014">1014</th><td>  { <var>313</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #313 = BIC16rr</i></td></tr>
<tr><th id="1015">1015</th><td>  { <var>314</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #314 = BIC8mc</i></td></tr>
<tr><th id="1016">1016</th><td>  { <var>315</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #315 = BIC8mi</i></td></tr>
<tr><th id="1017">1017</th><td>  { <var>316</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #316 = BIC8mm</i></td></tr>
<tr><th id="1018">1018</th><td>  { <var>317</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #317 = BIC8mn</i></td></tr>
<tr><th id="1019">1019</th><td>  { <var>318</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #318 = BIC8mp</i></td></tr>
<tr><th id="1020">1020</th><td>  { <var>319</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #319 = BIC8mr</i></td></tr>
<tr><th id="1021">1021</th><td>  { <var>320</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #320 = BIC8rc</i></td></tr>
<tr><th id="1022">1022</th><td>  { <var>321</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #321 = BIC8ri</i></td></tr>
<tr><th id="1023">1023</th><td>  { <var>322</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #322 = BIC8rm</i></td></tr>
<tr><th id="1024">1024</th><td>  { <var>323</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #323 = BIC8rn</i></td></tr>
<tr><th id="1025">1025</th><td>  { <var>324</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #324 = BIC8rp</i></td></tr>
<tr><th id="1026">1026</th><td>  { <var>325</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #325 = BIC8rr</i></td></tr>
<tr><th id="1027">1027</th><td>  { <var>326</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #326 = BIS16mc</i></td></tr>
<tr><th id="1028">1028</th><td>  { <var>327</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #327 = BIS16mi</i></td></tr>
<tr><th id="1029">1029</th><td>  { <var>328</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #328 = BIS16mm</i></td></tr>
<tr><th id="1030">1030</th><td>  { <var>329</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #329 = BIS16mn</i></td></tr>
<tr><th id="1031">1031</th><td>  { <var>330</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #330 = BIS16mp</i></td></tr>
<tr><th id="1032">1032</th><td>  { <var>331</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #331 = BIS16mr</i></td></tr>
<tr><th id="1033">1033</th><td>  { <var>332</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #332 = BIS16rc</i></td></tr>
<tr><th id="1034">1034</th><td>  { <var>333</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #333 = BIS16ri</i></td></tr>
<tr><th id="1035">1035</th><td>  { <var>334</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #334 = BIS16rm</i></td></tr>
<tr><th id="1036">1036</th><td>  { <var>335</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #335 = BIS16rn</i></td></tr>
<tr><th id="1037">1037</th><td>  { <var>336</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #336 = BIS16rp</i></td></tr>
<tr><th id="1038">1038</th><td>  { <var>337</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #337 = BIS16rr</i></td></tr>
<tr><th id="1039">1039</th><td>  { <var>338</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #338 = BIS8mc</i></td></tr>
<tr><th id="1040">1040</th><td>  { <var>339</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #339 = BIS8mi</i></td></tr>
<tr><th id="1041">1041</th><td>  { <var>340</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #340 = BIS8mm</i></td></tr>
<tr><th id="1042">1042</th><td>  { <var>341</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #341 = BIS8mn</i></td></tr>
<tr><th id="1043">1043</th><td>  { <var>342</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #342 = BIS8mp</i></td></tr>
<tr><th id="1044">1044</th><td>  { <var>343</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #343 = BIS8mr</i></td></tr>
<tr><th id="1045">1045</th><td>  { <var>344</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #344 = BIS8rc</i></td></tr>
<tr><th id="1046">1046</th><td>  { <var>345</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #345 = BIS8ri</i></td></tr>
<tr><th id="1047">1047</th><td>  { <var>346</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #346 = BIS8rm</i></td></tr>
<tr><th id="1048">1048</th><td>  { <var>347</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #347 = BIS8rn</i></td></tr>
<tr><th id="1049">1049</th><td>  { <var>348</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #348 = BIS8rp</i></td></tr>
<tr><th id="1050">1050</th><td>  { <var>349</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #349 = BIS8rr</i></td></tr>
<tr><th id="1051">1051</th><td>  { <var>350</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #350 = BIT16mc</i></td></tr>
<tr><th id="1052">1052</th><td>  { <var>351</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #351 = BIT16mi</i></td></tr>
<tr><th id="1053">1053</th><td>  { <var>352</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #352 = BIT16mm</i></td></tr>
<tr><th id="1054">1054</th><td>  { <var>353</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #353 = BIT16mn</i></td></tr>
<tr><th id="1055">1055</th><td>  { <var>354</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #354 = BIT16mp</i></td></tr>
<tr><th id="1056">1056</th><td>  { <var>355</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #355 = BIT16mr</i></td></tr>
<tr><th id="1057">1057</th><td>  { <var>356</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo62 },  <i>// Inst #356 = BIT16rc</i></td></tr>
<tr><th id="1058">1058</th><td>  { <var>357</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo63 },  <i>// Inst #357 = BIT16ri</i></td></tr>
<tr><th id="1059">1059</th><td>  { <var>358</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo64 },  <i>// Inst #358 = BIT16rm</i></td></tr>
<tr><th id="1060">1060</th><td>  { <var>359</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo65 },  <i>// Inst #359 = BIT16rn</i></td></tr>
<tr><th id="1061">1061</th><td>  { <var>360</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo65 },  <i>// Inst #360 = BIT16rp</i></td></tr>
<tr><th id="1062">1062</th><td>  { <var>361</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo66 },  <i>// Inst #361 = BIT16rr</i></td></tr>
<tr><th id="1063">1063</th><td>  { <var>362</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #362 = BIT8mc</i></td></tr>
<tr><th id="1064">1064</th><td>  { <var>363</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #363 = BIT8mi</i></td></tr>
<tr><th id="1065">1065</th><td>  { <var>364</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #364 = BIT8mm</i></td></tr>
<tr><th id="1066">1066</th><td>  { <var>365</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #365 = BIT8mn</i></td></tr>
<tr><th id="1067">1067</th><td>  { <var>366</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #366 = BIT8mp</i></td></tr>
<tr><th id="1068">1068</th><td>  { <var>367</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #367 = BIT8mr</i></td></tr>
<tr><th id="1069">1069</th><td>  { <var>368</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo67 },  <i>// Inst #368 = BIT8rc</i></td></tr>
<tr><th id="1070">1070</th><td>  { <var>369</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo68 },  <i>// Inst #369 = BIT8ri</i></td></tr>
<tr><th id="1071">1071</th><td>  { <var>370</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo69 },  <i>// Inst #370 = BIT8rm</i></td></tr>
<tr><th id="1072">1072</th><td>  { <var>371</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo70 },  <i>// Inst #371 = BIT8rn</i></td></tr>
<tr><th id="1073">1073</th><td>  { <var>372</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo70 },  <i>// Inst #372 = BIT8rp</i></td></tr>
<tr><th id="1074">1074</th><td>  { <var>373</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo71 },  <i>// Inst #373 = BIT8rr</i></td></tr>
<tr><th id="1075">1075</th><td>  { <var>374</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo3 },  <i>// Inst #374 = Bi</i></td></tr>
<tr><th id="1076">1076</th><td>  { <var>375</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo72 },  <i>// Inst #375 = Bm</i></td></tr>
<tr><th id="1077">1077</th><td>  { <var>376</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::IndirectBranch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo73 },  <i>// Inst #376 = Br</i></td></tr>
<tr><th id="1078">1078</th><td>  { <var>377</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList4, OperandInfo3 },  <i>// Inst #377 = CALLi</i></td></tr>
<tr><th id="1079">1079</th><td>  { <var>378</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList4, OperandInfo72 },  <i>// Inst #378 = CALLm</i></td></tr>
<tr><th id="1080">1080</th><td>  { <var>379</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList4, OperandInfo74 },  <i>// Inst #379 = CALLn</i></td></tr>
<tr><th id="1081">1081</th><td>  { <var>380</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList4, OperandInfo74 },  <i>// Inst #380 = CALLp</i></td></tr>
<tr><th id="1082">1082</th><td>  { <var>381</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Call)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList4, OperandInfo73 },  <i>// Inst #381 = CALLr</i></td></tr>
<tr><th id="1083">1083</th><td>  { <var>382</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #382 = CMP16mc</i></td></tr>
<tr><th id="1084">1084</th><td>  { <var>383</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #383 = CMP16mi</i></td></tr>
<tr><th id="1085">1085</th><td>  { <var>384</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #384 = CMP16mm</i></td></tr>
<tr><th id="1086">1086</th><td>  { <var>385</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #385 = CMP16mn</i></td></tr>
<tr><th id="1087">1087</th><td>  { <var>386</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #386 = CMP16mp</i></td></tr>
<tr><th id="1088">1088</th><td>  { <var>387</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #387 = CMP16mr</i></td></tr>
<tr><th id="1089">1089</th><td>  { <var>388</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo62 },  <i>// Inst #388 = CMP16rc</i></td></tr>
<tr><th id="1090">1090</th><td>  { <var>389</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo63 },  <i>// Inst #389 = CMP16ri</i></td></tr>
<tr><th id="1091">1091</th><td>  { <var>390</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo64 },  <i>// Inst #390 = CMP16rm</i></td></tr>
<tr><th id="1092">1092</th><td>  { <var>391</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo65 },  <i>// Inst #391 = CMP16rn</i></td></tr>
<tr><th id="1093">1093</th><td>  { <var>392</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo65 },  <i>// Inst #392 = CMP16rp</i></td></tr>
<tr><th id="1094">1094</th><td>  { <var>393</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo66 },  <i>// Inst #393 = CMP16rr</i></td></tr>
<tr><th id="1095">1095</th><td>  { <var>394</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #394 = CMP8mc</i></td></tr>
<tr><th id="1096">1096</th><td>  { <var>395</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #395 = CMP8mi</i></td></tr>
<tr><th id="1097">1097</th><td>  { <var>396</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #396 = CMP8mm</i></td></tr>
<tr><th id="1098">1098</th><td>  { <var>397</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #397 = CMP8mn</i></td></tr>
<tr><th id="1099">1099</th><td>  { <var>398</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #398 = CMP8mp</i></td></tr>
<tr><th id="1100">1100</th><td>  { <var>399</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #399 = CMP8mr</i></td></tr>
<tr><th id="1101">1101</th><td>  { <var>400</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo67 },  <i>// Inst #400 = CMP8rc</i></td></tr>
<tr><th id="1102">1102</th><td>  { <var>401</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo68 },  <i>// Inst #401 = CMP8ri</i></td></tr>
<tr><th id="1103">1103</th><td>  { <var>402</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo69 },  <i>// Inst #402 = CMP8rm</i></td></tr>
<tr><th id="1104">1104</th><td>  { <var>403</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo70 },  <i>// Inst #403 = CMP8rn</i></td></tr>
<tr><th id="1105">1105</th><td>  { <var>404</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo70 },  <i>// Inst #404 = CMP8rp</i></td></tr>
<tr><th id="1106">1106</th><td>  { <var>405</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo71 },  <i>// Inst #405 = CMP8rr</i></td></tr>
<tr><th id="1107">1107</th><td>  { <var>406</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #406 = DADD16mc</i></td></tr>
<tr><th id="1108">1108</th><td>  { <var>407</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #407 = DADD16mi</i></td></tr>
<tr><th id="1109">1109</th><td>  { <var>408</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #408 = DADD16mm</i></td></tr>
<tr><th id="1110">1110</th><td>  { <var>409</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #409 = DADD16mn</i></td></tr>
<tr><th id="1111">1111</th><td>  { <var>410</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #410 = DADD16mp</i></td></tr>
<tr><th id="1112">1112</th><td>  { <var>411</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo47 },  <i>// Inst #411 = DADD16mr</i></td></tr>
<tr><th id="1113">1113</th><td>  { <var>412</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo48 },  <i>// Inst #412 = DADD16rc</i></td></tr>
<tr><th id="1114">1114</th><td>  { <var>413</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo49 },  <i>// Inst #413 = DADD16ri</i></td></tr>
<tr><th id="1115">1115</th><td>  { <var>414</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo50 },  <i>// Inst #414 = DADD16rm</i></td></tr>
<tr><th id="1116">1116</th><td>  { <var>415</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo51 },  <i>// Inst #415 = DADD16rn</i></td></tr>
<tr><th id="1117">1117</th><td>  { <var>416</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo52 },  <i>// Inst #416 = DADD16rp</i></td></tr>
<tr><th id="1118">1118</th><td>  { <var>417</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo53 },  <i>// Inst #417 = DADD16rr</i></td></tr>
<tr><th id="1119">1119</th><td>  { <var>418</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #418 = DADD8mc</i></td></tr>
<tr><th id="1120">1120</th><td>  { <var>419</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #419 = DADD8mi</i></td></tr>
<tr><th id="1121">1121</th><td>  { <var>420</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #420 = DADD8mm</i></td></tr>
<tr><th id="1122">1122</th><td>  { <var>421</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #421 = DADD8mn</i></td></tr>
<tr><th id="1123">1123</th><td>  { <var>422</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #422 = DADD8mp</i></td></tr>
<tr><th id="1124">1124</th><td>  { <var>423</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo54 },  <i>// Inst #423 = DADD8mr</i></td></tr>
<tr><th id="1125">1125</th><td>  { <var>424</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo55 },  <i>// Inst #424 = DADD8rc</i></td></tr>
<tr><th id="1126">1126</th><td>  { <var>425</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo56 },  <i>// Inst #425 = DADD8ri</i></td></tr>
<tr><th id="1127">1127</th><td>  { <var>426</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo57 },  <i>// Inst #426 = DADD8rm</i></td></tr>
<tr><th id="1128">1128</th><td>  { <var>427</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo58 },  <i>// Inst #427 = DADD8rn</i></td></tr>
<tr><th id="1129">1129</th><td>  { <var>428</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo59 },  <i>// Inst #428 = DADD8rp</i></td></tr>
<tr><th id="1130">1130</th><td>  { <var>429</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo60 },  <i>// Inst #429 = DADD8rr</i></td></tr>
<tr><th id="1131">1131</th><td>  { <var>430</var>,	<var>2</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo7 },  <i>// Inst #430 = JCC</i></td></tr>
<tr><th id="1132">1132</th><td>  { <var>431</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Branch)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo2 },  <i>// Inst #431 = JMP</i></td></tr>
<tr><th id="1133">1133</th><td>  { <var>432</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo43 },  <i>// Inst #432 = MOV16mc</i></td></tr>
<tr><th id="1134">1134</th><td>  { <var>433</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #433 = MOV16mi</i></td></tr>
<tr><th id="1135">1135</th><td>  { <var>434</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #434 = MOV16mm</i></td></tr>
<tr><th id="1136">1136</th><td>  { <var>435</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo46 },  <i>// Inst #435 = MOV16mn</i></td></tr>
<tr><th id="1137">1137</th><td>  { <var>436</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo47 },  <i>// Inst #436 = MOV16mr</i></td></tr>
<tr><th id="1138">1138</th><td>  { <var>437</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo62 },  <i>// Inst #437 = MOV16rc</i></td></tr>
<tr><th id="1139">1139</th><td>  { <var>438</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo63 },  <i>// Inst #438 = MOV16ri</i></td></tr>
<tr><th id="1140">1140</th><td>  { <var>439</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo64 },  <i>// Inst #439 = MOV16rm</i></td></tr>
<tr><th id="1141">1141</th><td>  { <var>440</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo65 },  <i>// Inst #440 = MOV16rn</i></td></tr>
<tr><th id="1142">1142</th><td>  { <var>441</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo75 },  <i>// Inst #441 = MOV16rp</i></td></tr>
<tr><th id="1143">1143</th><td>  { <var>442</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo66 },  <i>// Inst #442 = MOV16rr</i></td></tr>
<tr><th id="1144">1144</th><td>  { <var>443</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo43 },  <i>// Inst #443 = MOV8mc</i></td></tr>
<tr><th id="1145">1145</th><td>  { <var>444</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo44 },  <i>// Inst #444 = MOV8mi</i></td></tr>
<tr><th id="1146">1146</th><td>  { <var>445</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo45 },  <i>// Inst #445 = MOV8mm</i></td></tr>
<tr><th id="1147">1147</th><td>  { <var>446</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo46 },  <i>// Inst #446 = MOV8mn</i></td></tr>
<tr><th id="1148">1148</th><td>  { <var>447</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo54 },  <i>// Inst #447 = MOV8mr</i></td></tr>
<tr><th id="1149">1149</th><td>  { <var>448</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo67 },  <i>// Inst #448 = MOV8rc</i></td></tr>
<tr><th id="1150">1150</th><td>  { <var>449</var>,	<var>2</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::CheapAsAMove)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo68 },  <i>// Inst #449 = MOV8ri</i></td></tr>
<tr><th id="1151">1151</th><td>  { <var>450</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo69 },  <i>// Inst #450 = MOV8rm</i></td></tr>
<tr><th id="1152">1152</th><td>  { <var>451</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::FoldableAsLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::Rematerializable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo70 },  <i>// Inst #451 = MOV8rn</i></td></tr>
<tr><th id="1153">1153</th><td>  { <var>452</var>,	<var>3</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo76 },  <i>// Inst #452 = MOV8rp</i></td></tr>
<tr><th id="1154">1154</th><td>  { <var>453</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo71 },  <i>// Inst #453 = MOV8rr</i></td></tr>
<tr><th id="1155">1155</th><td>  { <var>454</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo64 },  <i>// Inst #454 = MOVZX16rm8</i></td></tr>
<tr><th id="1156">1156</th><td>  { <var>455</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo77 },  <i>// Inst #455 = MOVZX16rr8</i></td></tr>
<tr><th id="1157">1157</th><td>  { <var>456</var>,	<var>1</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo73 },  <i>// Inst #456 = POP16r</i></td></tr>
<tr><th id="1158">1158</th><td>  { <var>457</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo2 },  <i>// Inst #457 = PUSH16c</i></td></tr>
<tr><th id="1159">1159</th><td>  { <var>458</var>,	<var>1</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo3 },  <i>// Inst #458 = PUSH16i</i></td></tr>
<tr><th id="1160">1160</th><td>  { <var>459</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo73 },  <i>// Inst #459 = PUSH16r</i></td></tr>
<tr><th id="1161">1161</th><td>  { <var>460</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList2, ImplicitList2, OperandInfo78 },  <i>// Inst #460 = PUSH8r</i></td></tr>
<tr><th id="1162">1162</th><td>  { <var>461</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #461 = RET</i></td></tr>
<tr><th id="1163">1163</th><td>  { <var>462</var>,	<var>0</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Return)|(<var>1ULL</var>&lt;&lt;MCID::Barrier)|(<var>1ULL</var>&lt;&lt;MCID::Terminator)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, <b>nullptr</b> },  <i>// Inst #462 = RETI</i></td></tr>
<tr><th id="1164">1164</th><td>  { <var>463</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo72 },  <i>// Inst #463 = RRA16m</i></td></tr>
<tr><th id="1165">1165</th><td>  { <var>464</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #464 = RRA16n</i></td></tr>
<tr><th id="1166">1166</th><td>  { <var>465</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #465 = RRA16p</i></td></tr>
<tr><th id="1167">1167</th><td>  { <var>466</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo79 },  <i>// Inst #466 = RRA16r</i></td></tr>
<tr><th id="1168">1168</th><td>  { <var>467</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo72 },  <i>// Inst #467 = RRA8m</i></td></tr>
<tr><th id="1169">1169</th><td>  { <var>468</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #468 = RRA8n</i></td></tr>
<tr><th id="1170">1170</th><td>  { <var>469</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #469 = RRA8p</i></td></tr>
<tr><th id="1171">1171</th><td>  { <var>470</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo80 },  <i>// Inst #470 = RRA8r</i></td></tr>
<tr><th id="1172">1172</th><td>  { <var>471</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo72 },  <i>// Inst #471 = RRC16m</i></td></tr>
<tr><th id="1173">1173</th><td>  { <var>472</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo74 },  <i>// Inst #472 = RRC16n</i></td></tr>
<tr><th id="1174">1174</th><td>  { <var>473</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo74 },  <i>// Inst #473 = RRC16p</i></td></tr>
<tr><th id="1175">1175</th><td>  { <var>474</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo79 },  <i>// Inst #474 = RRC16r</i></td></tr>
<tr><th id="1176">1176</th><td>  { <var>475</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo72 },  <i>// Inst #475 = RRC8m</i></td></tr>
<tr><th id="1177">1177</th><td>  { <var>476</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo74 },  <i>// Inst #476 = RRC8n</i></td></tr>
<tr><th id="1178">1178</th><td>  { <var>477</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo74 },  <i>// Inst #477 = RRC8p</i></td></tr>
<tr><th id="1179">1179</th><td>  { <var>478</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo80 },  <i>// Inst #478 = RRC8r</i></td></tr>
<tr><th id="1180">1180</th><td>  { <var>479</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo66 },  <i>// Inst #479 = Rrcl16</i></td></tr>
<tr><th id="1181">1181</th><td>  { <var>480</var>,	<var>2</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo71 },  <i>// Inst #480 = Rrcl8</i></td></tr>
<tr><th id="1182">1182</th><td>  { <var>481</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo72 },  <i>// Inst #481 = SEXT16m</i></td></tr>
<tr><th id="1183">1183</th><td>  { <var>482</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #482 = SEXT16n</i></td></tr>
<tr><th id="1184">1184</th><td>  { <var>483</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo74 },  <i>// Inst #483 = SEXT16p</i></td></tr>
<tr><th id="1185">1185</th><td>  { <var>484</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo79 },  <i>// Inst #484 = SEXT16r</i></td></tr>
<tr><th id="1186">1186</th><td>  { <var>485</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #485 = SUB16mc</i></td></tr>
<tr><th id="1187">1187</th><td>  { <var>486</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #486 = SUB16mi</i></td></tr>
<tr><th id="1188">1188</th><td>  { <var>487</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #487 = SUB16mm</i></td></tr>
<tr><th id="1189">1189</th><td>  { <var>488</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #488 = SUB16mn</i></td></tr>
<tr><th id="1190">1190</th><td>  { <var>489</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #489 = SUB16mp</i></td></tr>
<tr><th id="1191">1191</th><td>  { <var>490</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #490 = SUB16mr</i></td></tr>
<tr><th id="1192">1192</th><td>  { <var>491</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #491 = SUB16rc</i></td></tr>
<tr><th id="1193">1193</th><td>  { <var>492</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #492 = SUB16ri</i></td></tr>
<tr><th id="1194">1194</th><td>  { <var>493</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #493 = SUB16rm</i></td></tr>
<tr><th id="1195">1195</th><td>  { <var>494</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #494 = SUB16rn</i></td></tr>
<tr><th id="1196">1196</th><td>  { <var>495</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #495 = SUB16rp</i></td></tr>
<tr><th id="1197">1197</th><td>  { <var>496</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #496 = SUB16rr</i></td></tr>
<tr><th id="1198">1198</th><td>  { <var>497</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #497 = SUB8mc</i></td></tr>
<tr><th id="1199">1199</th><td>  { <var>498</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #498 = SUB8mi</i></td></tr>
<tr><th id="1200">1200</th><td>  { <var>499</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #499 = SUB8mm</i></td></tr>
<tr><th id="1201">1201</th><td>  { <var>500</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #500 = SUB8mn</i></td></tr>
<tr><th id="1202">1202</th><td>  { <var>501</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #501 = SUB8mp</i></td></tr>
<tr><th id="1203">1203</th><td>  { <var>502</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #502 = SUB8mr</i></td></tr>
<tr><th id="1204">1204</th><td>  { <var>503</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #503 = SUB8rc</i></td></tr>
<tr><th id="1205">1205</th><td>  { <var>504</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #504 = SUB8ri</i></td></tr>
<tr><th id="1206">1206</th><td>  { <var>505</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #505 = SUB8rm</i></td></tr>
<tr><th id="1207">1207</th><td>  { <var>506</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #506 = SUB8rn</i></td></tr>
<tr><th id="1208">1208</th><td>  { <var>507</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #507 = SUB8rp</i></td></tr>
<tr><th id="1209">1209</th><td>  { <var>508</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #508 = SUB8rr</i></td></tr>
<tr><th id="1210">1210</th><td>  { <var>509</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #509 = SUBC16mc</i></td></tr>
<tr><th id="1211">1211</th><td>  { <var>510</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #510 = SUBC16mi</i></td></tr>
<tr><th id="1212">1212</th><td>  { <var>511</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #511 = SUBC16mm</i></td></tr>
<tr><th id="1213">1213</th><td>  { <var>512</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #512 = SUBC16mn</i></td></tr>
<tr><th id="1214">1214</th><td>  { <var>513</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #513 = SUBC16mp</i></td></tr>
<tr><th id="1215">1215</th><td>  { <var>514</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo47 },  <i>// Inst #514 = SUBC16mr</i></td></tr>
<tr><th id="1216">1216</th><td>  { <var>515</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo48 },  <i>// Inst #515 = SUBC16rc</i></td></tr>
<tr><th id="1217">1217</th><td>  { <var>516</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo49 },  <i>// Inst #516 = SUBC16ri</i></td></tr>
<tr><th id="1218">1218</th><td>  { <var>517</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo50 },  <i>// Inst #517 = SUBC16rm</i></td></tr>
<tr><th id="1219">1219</th><td>  { <var>518</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo51 },  <i>// Inst #518 = SUBC16rn</i></td></tr>
<tr><th id="1220">1220</th><td>  { <var>519</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo52 },  <i>// Inst #519 = SUBC16rp</i></td></tr>
<tr><th id="1221">1221</th><td>  { <var>520</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo53 },  <i>// Inst #520 = SUBC16rr</i></td></tr>
<tr><th id="1222">1222</th><td>  { <var>521</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo43 },  <i>// Inst #521 = SUBC8mc</i></td></tr>
<tr><th id="1223">1223</th><td>  { <var>522</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo44 },  <i>// Inst #522 = SUBC8mi</i></td></tr>
<tr><th id="1224">1224</th><td>  { <var>523</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo45 },  <i>// Inst #523 = SUBC8mm</i></td></tr>
<tr><th id="1225">1225</th><td>  { <var>524</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #524 = SUBC8mn</i></td></tr>
<tr><th id="1226">1226</th><td>  { <var>525</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo46 },  <i>// Inst #525 = SUBC8mp</i></td></tr>
<tr><th id="1227">1227</th><td>  { <var>526</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo54 },  <i>// Inst #526 = SUBC8mr</i></td></tr>
<tr><th id="1228">1228</th><td>  { <var>527</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo55 },  <i>// Inst #527 = SUBC8rc</i></td></tr>
<tr><th id="1229">1229</th><td>  { <var>528</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo56 },  <i>// Inst #528 = SUBC8ri</i></td></tr>
<tr><th id="1230">1230</th><td>  { <var>529</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo57 },  <i>// Inst #529 = SUBC8rm</i></td></tr>
<tr><th id="1231">1231</th><td>  { <var>530</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo58 },  <i>// Inst #530 = SUBC8rn</i></td></tr>
<tr><th id="1232">1232</th><td>  { <var>531</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo59 },  <i>// Inst #531 = SUBC8rp</i></td></tr>
<tr><th id="1233">1233</th><td>  { <var>532</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, ImplicitList1, OperandInfo60 },  <i>// Inst #532 = SUBC8rr</i></td></tr>
<tr><th id="1234">1234</th><td>  { <var>533</var>,	<var>2</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo72 },  <i>// Inst #533 = SWPB16m</i></td></tr>
<tr><th id="1235">1235</th><td>  { <var>534</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo74 },  <i>// Inst #534 = SWPB16n</i></td></tr>
<tr><th id="1236">1236</th><td>  { <var>535</var>,	<var>1</var>,	<var>0</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo74 },  <i>// Inst #535 = SWPB16p</i></td></tr>
<tr><th id="1237">1237</th><td>  { <var>536</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo79 },  <i>// Inst #536 = SWPB16r</i></td></tr>
<tr><th id="1238">1238</th><td>  { <var>537</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo81 },  <i>// Inst #537 = Select16</i></td></tr>
<tr><th id="1239">1239</th><td>  { <var>538</var>,	<var>4</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, ImplicitList1, <b>nullptr</b>, OperandInfo82 },  <i>// Inst #538 = Select8</i></td></tr>
<tr><th id="1240">1240</th><td>  { <var>539</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo83 },  <i>// Inst #539 = Shl16</i></td></tr>
<tr><th id="1241">1241</th><td>  { <var>540</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo84 },  <i>// Inst #540 = Shl8</i></td></tr>
<tr><th id="1242">1242</th><td>  { <var>541</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo83 },  <i>// Inst #541 = Sra16</i></td></tr>
<tr><th id="1243">1243</th><td>  { <var>542</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo84 },  <i>// Inst #542 = Sra8</i></td></tr>
<tr><th id="1244">1244</th><td>  { <var>543</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo83 },  <i>// Inst #543 = Srl16</i></td></tr>
<tr><th id="1245">1245</th><td>  { <var>544</var>,	<var>3</var>,	<var>1</var>,	<var>0</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UsesCustomInserter)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo84 },  <i>// Inst #544 = Srl8</i></td></tr>
<tr><th id="1246">1246</th><td>  { <var>545</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #545 = XOR16mc</i></td></tr>
<tr><th id="1247">1247</th><td>  { <var>546</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #546 = XOR16mi</i></td></tr>
<tr><th id="1248">1248</th><td>  { <var>547</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #547 = XOR16mm</i></td></tr>
<tr><th id="1249">1249</th><td>  { <var>548</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #548 = XOR16mn</i></td></tr>
<tr><th id="1250">1250</th><td>  { <var>549</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #549 = XOR16mp</i></td></tr>
<tr><th id="1251">1251</th><td>  { <var>550</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo47 },  <i>// Inst #550 = XOR16mr</i></td></tr>
<tr><th id="1252">1252</th><td>  { <var>551</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo48 },  <i>// Inst #551 = XOR16rc</i></td></tr>
<tr><th id="1253">1253</th><td>  { <var>552</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo49 },  <i>// Inst #552 = XOR16ri</i></td></tr>
<tr><th id="1254">1254</th><td>  { <var>553</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo50 },  <i>// Inst #553 = XOR16rm</i></td></tr>
<tr><th id="1255">1255</th><td>  { <var>554</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo51 },  <i>// Inst #554 = XOR16rn</i></td></tr>
<tr><th id="1256">1256</th><td>  { <var>555</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo52 },  <i>// Inst #555 = XOR16rp</i></td></tr>
<tr><th id="1257">1257</th><td>  { <var>556</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo53 },  <i>// Inst #556 = XOR16rr</i></td></tr>
<tr><th id="1258">1258</th><td>  { <var>557</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo43 },  <i>// Inst #557 = XOR8mc</i></td></tr>
<tr><th id="1259">1259</th><td>  { <var>558</var>,	<var>3</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo44 },  <i>// Inst #558 = XOR8mi</i></td></tr>
<tr><th id="1260">1260</th><td>  { <var>559</var>,	<var>4</var>,	<var>0</var>,	<var>6</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo45 },  <i>// Inst #559 = XOR8mm</i></td></tr>
<tr><th id="1261">1261</th><td>  { <var>560</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #560 = XOR8mn</i></td></tr>
<tr><th id="1262">1262</th><td>  { <var>561</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo46 },  <i>// Inst #561 = XOR8mp</i></td></tr>
<tr><th id="1263">1263</th><td>  { <var>562</var>,	<var>3</var>,	<var>0</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::MayStore)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo54 },  <i>// Inst #562 = XOR8mr</i></td></tr>
<tr><th id="1264">1264</th><td>  { <var>563</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo55 },  <i>// Inst #563 = XOR8rc</i></td></tr>
<tr><th id="1265">1265</th><td>  { <var>564</var>,	<var>3</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo56 },  <i>// Inst #564 = XOR8ri</i></td></tr>
<tr><th id="1266">1266</th><td>  { <var>565</var>,	<var>4</var>,	<var>1</var>,	<var>4</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo57 },  <i>// Inst #565 = XOR8rm</i></td></tr>
<tr><th id="1267">1267</th><td>  { <var>566</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo58 },  <i>// Inst #566 = XOR8rn</i></td></tr>
<tr><th id="1268">1268</th><td>  { <var>567</var>,	<var>4</var>,	<var>2</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::MayLoad)|(<var>1ULL</var>&lt;&lt;MCID::UnmodeledSideEffects)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo59 },  <i>// Inst #567 = XOR8rp</i></td></tr>
<tr><th id="1269">1269</th><td>  { <var>568</var>,	<var>3</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::Commutable)|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, ImplicitList1, OperandInfo60 },  <i>// Inst #568 = XOR8rr</i></td></tr>
<tr><th id="1270">1270</th><td>  { <var>569</var>,	<var>2</var>,	<var>1</var>,	<var>2</var>,	<var>0</var>,	<var>0</var>|(<var>1ULL</var>&lt;&lt;MCID::ExtraSrcRegAllocReq)|(<var>1ULL</var>&lt;&lt;MCID::ExtraDefRegAllocReq), <var>0x0ULL</var>, <b>nullptr</b>, <b>nullptr</b>, OperandInfo79 },  <i>// Inst #569 = ZEXT16r</i></td></tr>
<tr><th id="1271">1271</th><td>};</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1275">1275</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="1276">1276</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="1277">1277</th><td><u>#endif</u></td></tr>
<tr><th id="1278">1278</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430InstrNameData[] = {</td></tr>
<tr><th id="1279">1279</th><td>  <i>/* 0 */</i> <q>"G_FLOG10\0"</q></td></tr>
<tr><th id="1280">1280</th><td>  <i>/* 9 */</i> <q>"G_FLOG2\0"</q></td></tr>
<tr><th id="1281">1281</th><td>  <i>/* 17 */</i> <q>"G_FEXP2\0"</q></td></tr>
<tr><th id="1282">1282</th><td>  <i>/* 25 */</i> <q>"Sra16\0"</q></td></tr>
<tr><th id="1283">1283</th><td>  <i>/* 31 */</i> <q>"Rrcl16\0"</q></td></tr>
<tr><th id="1284">1284</th><td>  <i>/* 38 */</i> <q>"Shl16\0"</q></td></tr>
<tr><th id="1285">1285</th><td>  <i>/* 44 */</i> <q>"Srl16\0"</q></td></tr>
<tr><th id="1286">1286</th><td>  <i>/* 50 */</i> <q>"Select16\0"</q></td></tr>
<tr><th id="1287">1287</th><td>  <i>/* 59 */</i> <q>"Sra8\0"</q></td></tr>
<tr><th id="1288">1288</th><td>  <i>/* 64 */</i> <q>"Rrcl8\0"</q></td></tr>
<tr><th id="1289">1289</th><td>  <i>/* 70 */</i> <q>"Shl8\0"</q></td></tr>
<tr><th id="1290">1290</th><td>  <i>/* 75 */</i> <q>"Srl8\0"</q></td></tr>
<tr><th id="1291">1291</th><td>  <i>/* 80 */</i> <q>"MOVZX16rm8\0"</q></td></tr>
<tr><th id="1292">1292</th><td>  <i>/* 91 */</i> <q>"MOVZX16rr8\0"</q></td></tr>
<tr><th id="1293">1293</th><td>  <i>/* 102 */</i> <q>"Select8\0"</q></td></tr>
<tr><th id="1294">1294</th><td>  <i>/* 110 */</i> <q>"G_FMA\0"</q></td></tr>
<tr><th id="1295">1295</th><td>  <i>/* 116 */</i> <q>"G_STRICT_FMA\0"</q></td></tr>
<tr><th id="1296">1296</th><td>  <i>/* 129 */</i> <q>"G_FSUB\0"</q></td></tr>
<tr><th id="1297">1297</th><td>  <i>/* 136 */</i> <q>"G_STRICT_FSUB\0"</q></td></tr>
<tr><th id="1298">1298</th><td>  <i>/* 150 */</i> <q>"G_ATOMICRMW_FSUB\0"</q></td></tr>
<tr><th id="1299">1299</th><td>  <i>/* 167 */</i> <q>"G_SUB\0"</q></td></tr>
<tr><th id="1300">1300</th><td>  <i>/* 173 */</i> <q>"G_ATOMICRMW_SUB\0"</q></td></tr>
<tr><th id="1301">1301</th><td>  <i>/* 189 */</i> <q>"JCC\0"</q></td></tr>
<tr><th id="1302">1302</th><td>  <i>/* 193 */</i> <q>"G_INTRINSIC\0"</q></td></tr>
<tr><th id="1303">1303</th><td>  <i>/* 205 */</i> <q>"G_FPTRUNC\0"</q></td></tr>
<tr><th id="1304">1304</th><td>  <i>/* 215 */</i> <q>"G_INTRINSIC_TRUNC\0"</q></td></tr>
<tr><th id="1305">1305</th><td>  <i>/* 233 */</i> <q>"G_TRUNC\0"</q></td></tr>
<tr><th id="1306">1306</th><td>  <i>/* 241 */</i> <q>"G_BUILD_VECTOR_TRUNC\0"</q></td></tr>
<tr><th id="1307">1307</th><td>  <i>/* 262 */</i> <q>"G_DYN_STACKALLOC\0"</q></td></tr>
<tr><th id="1308">1308</th><td>  <i>/* 279 */</i> <q>"G_FMAD\0"</q></td></tr>
<tr><th id="1309">1309</th><td>  <i>/* 286 */</i> <q>"G_INDEXED_SEXTLOAD\0"</q></td></tr>
<tr><th id="1310">1310</th><td>  <i>/* 305 */</i> <q>"G_SEXTLOAD\0"</q></td></tr>
<tr><th id="1311">1311</th><td>  <i>/* 316 */</i> <q>"G_INDEXED_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1312">1312</th><td>  <i>/* 335 */</i> <q>"G_ZEXTLOAD\0"</q></td></tr>
<tr><th id="1313">1313</th><td>  <i>/* 346 */</i> <q>"G_INDEXED_LOAD\0"</q></td></tr>
<tr><th id="1314">1314</th><td>  <i>/* 361 */</i> <q>"G_LOAD\0"</q></td></tr>
<tr><th id="1315">1315</th><td>  <i>/* 368 */</i> <q>"G_VECREDUCE_FADD\0"</q></td></tr>
<tr><th id="1316">1316</th><td>  <i>/* 385 */</i> <q>"G_FADD\0"</q></td></tr>
<tr><th id="1317">1317</th><td>  <i>/* 392 */</i> <q>"G_VECREDUCE_SEQ_FADD\0"</q></td></tr>
<tr><th id="1318">1318</th><td>  <i>/* 413 */</i> <q>"G_STRICT_FADD\0"</q></td></tr>
<tr><th id="1319">1319</th><td>  <i>/* 427 */</i> <q>"G_ATOMICRMW_FADD\0"</q></td></tr>
<tr><th id="1320">1320</th><td>  <i>/* 444 */</i> <q>"G_VECREDUCE_ADD\0"</q></td></tr>
<tr><th id="1321">1321</th><td>  <i>/* 460 */</i> <q>"G_ADD\0"</q></td></tr>
<tr><th id="1322">1322</th><td>  <i>/* 466 */</i> <q>"G_PTR_ADD\0"</q></td></tr>
<tr><th id="1323">1323</th><td>  <i>/* 476 */</i> <q>"G_ATOMICRMW_ADD\0"</q></td></tr>
<tr><th id="1324">1324</th><td>  <i>/* 492 */</i> <q>"G_ATOMICRMW_NAND\0"</q></td></tr>
<tr><th id="1325">1325</th><td>  <i>/* 509 */</i> <q>"G_VECREDUCE_AND\0"</q></td></tr>
<tr><th id="1326">1326</th><td>  <i>/* 525 */</i> <q>"G_AND\0"</q></td></tr>
<tr><th id="1327">1327</th><td>  <i>/* 531 */</i> <q>"G_ATOMICRMW_AND\0"</q></td></tr>
<tr><th id="1328">1328</th><td>  <i>/* 547 */</i> <q>"LIFETIME_END\0"</q></td></tr>
<tr><th id="1329">1329</th><td>  <i>/* 560 */</i> <q>"G_BRCOND\0"</q></td></tr>
<tr><th id="1330">1330</th><td>  <i>/* 569 */</i> <q>"G_INTRINSIC_ROUND\0"</q></td></tr>
<tr><th id="1331">1331</th><td>  <i>/* 587 */</i> <q>"LOAD_STACK_GUARD\0"</q></td></tr>
<tr><th id="1332">1332</th><td>  <i>/* 604 */</i> <q>"PSEUDO_PROBE\0"</q></td></tr>
<tr><th id="1333">1333</th><td>  <i>/* 617 */</i> <q>"G_SSUBE\0"</q></td></tr>
<tr><th id="1334">1334</th><td>  <i>/* 625 */</i> <q>"G_USUBE\0"</q></td></tr>
<tr><th id="1335">1335</th><td>  <i>/* 633 */</i> <q>"G_FENCE\0"</q></td></tr>
<tr><th id="1336">1336</th><td>  <i>/* 641 */</i> <q>"REG_SEQUENCE\0"</q></td></tr>
<tr><th id="1337">1337</th><td>  <i>/* 654 */</i> <q>"G_SADDE\0"</q></td></tr>
<tr><th id="1338">1338</th><td>  <i>/* 662 */</i> <q>"G_UADDE\0"</q></td></tr>
<tr><th id="1339">1339</th><td>  <i>/* 670 */</i> <q>"G_FMINNUM_IEEE\0"</q></td></tr>
<tr><th id="1340">1340</th><td>  <i>/* 685 */</i> <q>"G_FMAXNUM_IEEE\0"</q></td></tr>
<tr><th id="1341">1341</th><td>  <i>/* 700 */</i> <q>"G_JUMP_TABLE\0"</q></td></tr>
<tr><th id="1342">1342</th><td>  <i>/* 713 */</i> <q>"BUNDLE\0"</q></td></tr>
<tr><th id="1343">1343</th><td>  <i>/* 720 */</i> <q>"LOCAL_ESCAPE\0"</q></td></tr>
<tr><th id="1344">1344</th><td>  <i>/* 733 */</i> <q>"G_INDEXED_STORE\0"</q></td></tr>
<tr><th id="1345">1345</th><td>  <i>/* 749 */</i> <q>"G_STORE\0"</q></td></tr>
<tr><th id="1346">1346</th><td>  <i>/* 757 */</i> <q>"G_BITREVERSE\0"</q></td></tr>
<tr><th id="1347">1347</th><td>  <i>/* 770 */</i> <q>"DBG_VALUE\0"</q></td></tr>
<tr><th id="1348">1348</th><td>  <i>/* 780 */</i> <q>"G_GLOBAL_VALUE\0"</q></td></tr>
<tr><th id="1349">1349</th><td>  <i>/* 795 */</i> <q>"G_MEMMOVE\0"</q></td></tr>
<tr><th id="1350">1350</th><td>  <i>/* 805 */</i> <q>"G_FREEZE\0"</q></td></tr>
<tr><th id="1351">1351</th><td>  <i>/* 814 */</i> <q>"G_FCANONICALIZE\0"</q></td></tr>
<tr><th id="1352">1352</th><td>  <i>/* 830 */</i> <q>"G_CTLZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1353">1353</th><td>  <i>/* 848 */</i> <q>"G_CTTZ_ZERO_UNDEF\0"</q></td></tr>
<tr><th id="1354">1354</th><td>  <i>/* 866 */</i> <q>"G_IMPLICIT_DEF\0"</q></td></tr>
<tr><th id="1355">1355</th><td>  <i>/* 881 */</i> <q>"DBG_INSTR_REF\0"</q></td></tr>
<tr><th id="1356">1356</th><td>  <i>/* 895 */</i> <q>"G_FNEG\0"</q></td></tr>
<tr><th id="1357">1357</th><td>  <i>/* 902 */</i> <q>"EXTRACT_SUBREG\0"</q></td></tr>
<tr><th id="1358">1358</th><td>  <i>/* 917 */</i> <q>"INSERT_SUBREG\0"</q></td></tr>
<tr><th id="1359">1359</th><td>  <i>/* 931 */</i> <q>"G_SEXT_INREG\0"</q></td></tr>
<tr><th id="1360">1360</th><td>  <i>/* 944 */</i> <q>"SUBREG_TO_REG\0"</q></td></tr>
<tr><th id="1361">1361</th><td>  <i>/* 958 */</i> <q>"G_ATOMIC_CMPXCHG\0"</q></td></tr>
<tr><th id="1362">1362</th><td>  <i>/* 975 */</i> <q>"G_ATOMICRMW_XCHG\0"</q></td></tr>
<tr><th id="1363">1363</th><td>  <i>/* 992 */</i> <q>"G_FLOG\0"</q></td></tr>
<tr><th id="1364">1364</th><td>  <i>/* 999 */</i> <q>"G_VAARG\0"</q></td></tr>
<tr><th id="1365">1365</th><td>  <i>/* 1007 */</i> <q>"PREALLOCATED_ARG\0"</q></td></tr>
<tr><th id="1366">1366</th><td>  <i>/* 1024 */</i> <q>"G_SMULH\0"</q></td></tr>
<tr><th id="1367">1367</th><td>  <i>/* 1032 */</i> <q>"G_UMULH\0"</q></td></tr>
<tr><th id="1368">1368</th><td>  <i>/* 1040 */</i> <q>"G_PHI\0"</q></td></tr>
<tr><th id="1369">1369</th><td>  <i>/* 1046 */</i> <q>"G_FPTOSI\0"</q></td></tr>
<tr><th id="1370">1370</th><td>  <i>/* 1055 */</i> <q>"RETI\0"</q></td></tr>
<tr><th id="1371">1371</th><td>  <i>/* 1060 */</i> <q>"G_FPTOUI\0"</q></td></tr>
<tr><th id="1372">1372</th><td>  <i>/* 1069 */</i> <q>"G_FPOWI\0"</q></td></tr>
<tr><th id="1373">1373</th><td>  <i>/* 1077 */</i> <q>"G_PTRMASK\0"</q></td></tr>
<tr><th id="1374">1374</th><td>  <i>/* 1087 */</i> <q>"GC_LABEL\0"</q></td></tr>
<tr><th id="1375">1375</th><td>  <i>/* 1096 */</i> <q>"DBG_LABEL\0"</q></td></tr>
<tr><th id="1376">1376</th><td>  <i>/* 1106 */</i> <q>"EH_LABEL\0"</q></td></tr>
<tr><th id="1377">1377</th><td>  <i>/* 1115 */</i> <q>"ANNOTATION_LABEL\0"</q></td></tr>
<tr><th id="1378">1378</th><td>  <i>/* 1132 */</i> <q>"ICALL_BRANCH_FUNNEL\0"</q></td></tr>
<tr><th id="1379">1379</th><td>  <i>/* 1152 */</i> <q>"G_FSHL\0"</q></td></tr>
<tr><th id="1380">1380</th><td>  <i>/* 1159 */</i> <q>"G_SHL\0"</q></td></tr>
<tr><th id="1381">1381</th><td>  <i>/* 1165 */</i> <q>"G_FCEIL\0"</q></td></tr>
<tr><th id="1382">1382</th><td>  <i>/* 1173 */</i> <q>"PATCHABLE_TAIL_CALL\0"</q></td></tr>
<tr><th id="1383">1383</th><td>  <i>/* 1193 */</i> <q>"PATCHABLE_TYPED_EVENT_CALL\0"</q></td></tr>
<tr><th id="1384">1384</th><td>  <i>/* 1220 */</i> <q>"PATCHABLE_EVENT_CALL\0"</q></td></tr>
<tr><th id="1385">1385</th><td>  <i>/* 1241 */</i> <q>"FENTRY_CALL\0"</q></td></tr>
<tr><th id="1386">1386</th><td>  <i>/* 1253 */</i> <q>"KILL\0"</q></td></tr>
<tr><th id="1387">1387</th><td>  <i>/* 1258 */</i> <q>"G_VECREDUCE_FMUL\0"</q></td></tr>
<tr><th id="1388">1388</th><td>  <i>/* 1275 */</i> <q>"G_FMUL\0"</q></td></tr>
<tr><th id="1389">1389</th><td>  <i>/* 1282 */</i> <q>"G_VECREDUCE_SEQ_FMUL\0"</q></td></tr>
<tr><th id="1390">1390</th><td>  <i>/* 1303 */</i> <q>"G_STRICT_FMUL\0"</q></td></tr>
<tr><th id="1391">1391</th><td>  <i>/* 1317 */</i> <q>"G_VECREDUCE_MUL\0"</q></td></tr>
<tr><th id="1392">1392</th><td>  <i>/* 1333 */</i> <q>"G_MUL\0"</q></td></tr>
<tr><th id="1393">1393</th><td>  <i>/* 1339 */</i> <q>"G_FREM\0"</q></td></tr>
<tr><th id="1394">1394</th><td>  <i>/* 1346 */</i> <q>"G_STRICT_FREM\0"</q></td></tr>
<tr><th id="1395">1395</th><td>  <i>/* 1360 */</i> <q>"G_SREM\0"</q></td></tr>
<tr><th id="1396">1396</th><td>  <i>/* 1367 */</i> <q>"G_UREM\0"</q></td></tr>
<tr><th id="1397">1397</th><td>  <i>/* 1374 */</i> <q>"INLINEASM\0"</q></td></tr>
<tr><th id="1398">1398</th><td>  <i>/* 1384 */</i> <q>"G_FMINIMUM\0"</q></td></tr>
<tr><th id="1399">1399</th><td>  <i>/* 1395 */</i> <q>"G_FMAXIMUM\0"</q></td></tr>
<tr><th id="1400">1400</th><td>  <i>/* 1406 */</i> <q>"G_FMINNUM\0"</q></td></tr>
<tr><th id="1401">1401</th><td>  <i>/* 1416 */</i> <q>"G_FMAXNUM\0"</q></td></tr>
<tr><th id="1402">1402</th><td>  <i>/* 1426 */</i> <q>"G_INTRINSIC_ROUNDEVEN\0"</q></td></tr>
<tr><th id="1403">1403</th><td>  <i>/* 1448 */</i> <q>"G_FCOPYSIGN\0"</q></td></tr>
<tr><th id="1404">1404</th><td>  <i>/* 1460 */</i> <q>"G_VECREDUCE_FMIN\0"</q></td></tr>
<tr><th id="1405">1405</th><td>  <i>/* 1477 */</i> <q>"G_VECREDUCE_SMIN\0"</q></td></tr>
<tr><th id="1406">1406</th><td>  <i>/* 1494 */</i> <q>"G_SMIN\0"</q></td></tr>
<tr><th id="1407">1407</th><td>  <i>/* 1501 */</i> <q>"G_VECREDUCE_UMIN\0"</q></td></tr>
<tr><th id="1408">1408</th><td>  <i>/* 1518 */</i> <q>"G_UMIN\0"</q></td></tr>
<tr><th id="1409">1409</th><td>  <i>/* 1525 */</i> <q>"G_ATOMICRMW_UMIN\0"</q></td></tr>
<tr><th id="1410">1410</th><td>  <i>/* 1542 */</i> <q>"G_ATOMICRMW_MIN\0"</q></td></tr>
<tr><th id="1411">1411</th><td>  <i>/* 1558 */</i> <q>"G_FSIN\0"</q></td></tr>
<tr><th id="1412">1412</th><td>  <i>/* 1565 */</i> <q>"CFI_INSTRUCTION\0"</q></td></tr>
<tr><th id="1413">1413</th><td>  <i>/* 1581 */</i> <q>"ADJCALLSTACKDOWN\0"</q></td></tr>
<tr><th id="1414">1414</th><td>  <i>/* 1598 */</i> <q>"G_SSUBO\0"</q></td></tr>
<tr><th id="1415">1415</th><td>  <i>/* 1606 */</i> <q>"G_USUBO\0"</q></td></tr>
<tr><th id="1416">1416</th><td>  <i>/* 1614 */</i> <q>"G_SADDO\0"</q></td></tr>
<tr><th id="1417">1417</th><td>  <i>/* 1622 */</i> <q>"G_UADDO\0"</q></td></tr>
<tr><th id="1418">1418</th><td>  <i>/* 1630 */</i> <q>"G_SMULO\0"</q></td></tr>
<tr><th id="1419">1419</th><td>  <i>/* 1638 */</i> <q>"G_UMULO\0"</q></td></tr>
<tr><th id="1420">1420</th><td>  <i>/* 1646 */</i> <q>"STACKMAP\0"</q></td></tr>
<tr><th id="1421">1421</th><td>  <i>/* 1655 */</i> <q>"G_BSWAP\0"</q></td></tr>
<tr><th id="1422">1422</th><td>  <i>/* 1663 */</i> <q>"G_SITOFP\0"</q></td></tr>
<tr><th id="1423">1423</th><td>  <i>/* 1672 */</i> <q>"G_UITOFP\0"</q></td></tr>
<tr><th id="1424">1424</th><td>  <i>/* 1681 */</i> <q>"G_FCMP\0"</q></td></tr>
<tr><th id="1425">1425</th><td>  <i>/* 1688 */</i> <q>"G_ICMP\0"</q></td></tr>
<tr><th id="1426">1426</th><td>  <i>/* 1695 */</i> <q>"JMP\0"</q></td></tr>
<tr><th id="1427">1427</th><td>  <i>/* 1699 */</i> <q>"G_CTPOP\0"</q></td></tr>
<tr><th id="1428">1428</th><td>  <i>/* 1707 */</i> <q>"PATCHABLE_OP\0"</q></td></tr>
<tr><th id="1429">1429</th><td>  <i>/* 1720 */</i> <q>"FAULTING_OP\0"</q></td></tr>
<tr><th id="1430">1430</th><td>  <i>/* 1732 */</i> <q>"ADJCALLSTACKUP\0"</q></td></tr>
<tr><th id="1431">1431</th><td>  <i>/* 1747 */</i> <q>"PREALLOCATED_SETUP\0"</q></td></tr>
<tr><th id="1432">1432</th><td>  <i>/* 1766 */</i> <q>"G_FEXP\0"</q></td></tr>
<tr><th id="1433">1433</th><td>  <i>/* 1773 */</i> <q>"G_BR\0"</q></td></tr>
<tr><th id="1434">1434</th><td>  <i>/* 1778 */</i> <q>"INLINEASM_BR\0"</q></td></tr>
<tr><th id="1435">1435</th><td>  <i>/* 1791 */</i> <q>"G_BLOCK_ADDR\0"</q></td></tr>
<tr><th id="1436">1436</th><td>  <i>/* 1804 */</i> <q>"PATCHABLE_FUNCTION_ENTER\0"</q></td></tr>
<tr><th id="1437">1437</th><td>  <i>/* 1829 */</i> <q>"G_READCYCLECOUNTER\0"</q></td></tr>
<tr><th id="1438">1438</th><td>  <i>/* 1848 */</i> <q>"G_READ_REGISTER\0"</q></td></tr>
<tr><th id="1439">1439</th><td>  <i>/* 1864 */</i> <q>"G_WRITE_REGISTER\0"</q></td></tr>
<tr><th id="1440">1440</th><td>  <i>/* 1881 */</i> <q>"G_ASHR\0"</q></td></tr>
<tr><th id="1441">1441</th><td>  <i>/* 1888 */</i> <q>"G_FSHR\0"</q></td></tr>
<tr><th id="1442">1442</th><td>  <i>/* 1895 */</i> <q>"G_LSHR\0"</q></td></tr>
<tr><th id="1443">1443</th><td>  <i>/* 1902 */</i> <q>"G_FFLOOR\0"</q></td></tr>
<tr><th id="1444">1444</th><td>  <i>/* 1911 */</i> <q>"G_BUILD_VECTOR\0"</q></td></tr>
<tr><th id="1445">1445</th><td>  <i>/* 1926 */</i> <q>"G_SHUFFLE_VECTOR\0"</q></td></tr>
<tr><th id="1446">1446</th><td>  <i>/* 1943 */</i> <q>"G_VECREDUCE_XOR\0"</q></td></tr>
<tr><th id="1447">1447</th><td>  <i>/* 1959 */</i> <q>"G_XOR\0"</q></td></tr>
<tr><th id="1448">1448</th><td>  <i>/* 1965 */</i> <q>"G_ATOMICRMW_XOR\0"</q></td></tr>
<tr><th id="1449">1449</th><td>  <i>/* 1981 */</i> <q>"G_VECREDUCE_OR\0"</q></td></tr>
<tr><th id="1450">1450</th><td>  <i>/* 1996 */</i> <q>"G_OR\0"</q></td></tr>
<tr><th id="1451">1451</th><td>  <i>/* 2001 */</i> <q>"G_ATOMICRMW_OR\0"</q></td></tr>
<tr><th id="1452">1452</th><td>  <i>/* 2016 */</i> <q>"G_INTTOPTR\0"</q></td></tr>
<tr><th id="1453">1453</th><td>  <i>/* 2027 */</i> <q>"G_FABS\0"</q></td></tr>
<tr><th id="1454">1454</th><td>  <i>/* 2034 */</i> <q>"G_ABS\0"</q></td></tr>
<tr><th id="1455">1455</th><td>  <i>/* 2040 */</i> <q>"G_UNMERGE_VALUES\0"</q></td></tr>
<tr><th id="1456">1456</th><td>  <i>/* 2057 */</i> <q>"G_MERGE_VALUES\0"</q></td></tr>
<tr><th id="1457">1457</th><td>  <i>/* 2072 */</i> <q>"G_FCOS\0"</q></td></tr>
<tr><th id="1458">1458</th><td>  <i>/* 2079 */</i> <q>"G_CONCAT_VECTORS\0"</q></td></tr>
<tr><th id="1459">1459</th><td>  <i>/* 2096 */</i> <q>"COPY_TO_REGCLASS\0"</q></td></tr>
<tr><th id="1460">1460</th><td>  <i>/* 2113 */</i> <q>"G_ATOMIC_CMPXCHG_WITH_SUCCESS\0"</q></td></tr>
<tr><th id="1461">1461</th><td>  <i>/* 2143 */</i> <q>"G_INTRINSIC_W_SIDE_EFFECTS\0"</q></td></tr>
<tr><th id="1462">1462</th><td>  <i>/* 2170 */</i> <q>"G_SSUBSAT\0"</q></td></tr>
<tr><th id="1463">1463</th><td>  <i>/* 2180 */</i> <q>"G_USUBSAT\0"</q></td></tr>
<tr><th id="1464">1464</th><td>  <i>/* 2190 */</i> <q>"G_SADDSAT\0"</q></td></tr>
<tr><th id="1465">1465</th><td>  <i>/* 2200 */</i> <q>"G_UADDSAT\0"</q></td></tr>
<tr><th id="1466">1466</th><td>  <i>/* 2210 */</i> <q>"G_SSHLSAT\0"</q></td></tr>
<tr><th id="1467">1467</th><td>  <i>/* 2220 */</i> <q>"G_USHLSAT\0"</q></td></tr>
<tr><th id="1468">1468</th><td>  <i>/* 2230 */</i> <q>"G_SMULFIXSAT\0"</q></td></tr>
<tr><th id="1469">1469</th><td>  <i>/* 2243 */</i> <q>"G_UMULFIXSAT\0"</q></td></tr>
<tr><th id="1470">1470</th><td>  <i>/* 2256 */</i> <q>"G_SDIVFIXSAT\0"</q></td></tr>
<tr><th id="1471">1471</th><td>  <i>/* 2269 */</i> <q>"G_UDIVFIXSAT\0"</q></td></tr>
<tr><th id="1472">1472</th><td>  <i>/* 2282 */</i> <q>"G_EXTRACT\0"</q></td></tr>
<tr><th id="1473">1473</th><td>  <i>/* 2292 */</i> <q>"G_SELECT\0"</q></td></tr>
<tr><th id="1474">1474</th><td>  <i>/* 2301 */</i> <q>"G_BRINDIRECT\0"</q></td></tr>
<tr><th id="1475">1475</th><td>  <i>/* 2314 */</i> <q>"PATCHABLE_RET\0"</q></td></tr>
<tr><th id="1476">1476</th><td>  <i>/* 2328 */</i> <q>"G_MEMSET\0"</q></td></tr>
<tr><th id="1477">1477</th><td>  <i>/* 2337 */</i> <q>"PATCHABLE_FUNCTION_EXIT\0"</q></td></tr>
<tr><th id="1478">1478</th><td>  <i>/* 2361 */</i> <q>"G_BRJT\0"</q></td></tr>
<tr><th id="1479">1479</th><td>  <i>/* 2368 */</i> <q>"G_EXTRACT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1480">1480</th><td>  <i>/* 2389 */</i> <q>"G_INSERT_VECTOR_ELT\0"</q></td></tr>
<tr><th id="1481">1481</th><td>  <i>/* 2409 */</i> <q>"G_FCONSTANT\0"</q></td></tr>
<tr><th id="1482">1482</th><td>  <i>/* 2421 */</i> <q>"G_CONSTANT\0"</q></td></tr>
<tr><th id="1483">1483</th><td>  <i>/* 2432 */</i> <q>"STATEPOINT\0"</q></td></tr>
<tr><th id="1484">1484</th><td>  <i>/* 2443 */</i> <q>"PATCHPOINT\0"</q></td></tr>
<tr><th id="1485">1485</th><td>  <i>/* 2454 */</i> <q>"G_PTRTOINT\0"</q></td></tr>
<tr><th id="1486">1486</th><td>  <i>/* 2465 */</i> <q>"G_FRINT\0"</q></td></tr>
<tr><th id="1487">1487</th><td>  <i>/* 2473 */</i> <q>"G_INTRINSIC_LRINT\0"</q></td></tr>
<tr><th id="1488">1488</th><td>  <i>/* 2491 */</i> <q>"G_FNEARBYINT\0"</q></td></tr>
<tr><th id="1489">1489</th><td>  <i>/* 2504 */</i> <q>"G_VASTART\0"</q></td></tr>
<tr><th id="1490">1490</th><td>  <i>/* 2514 */</i> <q>"LIFETIME_START\0"</q></td></tr>
<tr><th id="1491">1491</th><td>  <i>/* 2529 */</i> <q>"G_INSERT\0"</q></td></tr>
<tr><th id="1492">1492</th><td>  <i>/* 2538 */</i> <q>"G_FSQRT\0"</q></td></tr>
<tr><th id="1493">1493</th><td>  <i>/* 2546 */</i> <q>"G_STRICT_FSQRT\0"</q></td></tr>
<tr><th id="1494">1494</th><td>  <i>/* 2561 */</i> <q>"G_BITCAST\0"</q></td></tr>
<tr><th id="1495">1495</th><td>  <i>/* 2571 */</i> <q>"G_ADDRSPACE_CAST\0"</q></td></tr>
<tr><th id="1496">1496</th><td>  <i>/* 2588 */</i> <q>"G_FPEXT\0"</q></td></tr>
<tr><th id="1497">1497</th><td>  <i>/* 2596 */</i> <q>"G_SEXT\0"</q></td></tr>
<tr><th id="1498">1498</th><td>  <i>/* 2603 */</i> <q>"G_ANYEXT\0"</q></td></tr>
<tr><th id="1499">1499</th><td>  <i>/* 2612 */</i> <q>"G_ZEXT\0"</q></td></tr>
<tr><th id="1500">1500</th><td>  <i>/* 2619 */</i> <q>"G_FDIV\0"</q></td></tr>
<tr><th id="1501">1501</th><td>  <i>/* 2626 */</i> <q>"G_STRICT_FDIV\0"</q></td></tr>
<tr><th id="1502">1502</th><td>  <i>/* 2640 */</i> <q>"G_SDIV\0"</q></td></tr>
<tr><th id="1503">1503</th><td>  <i>/* 2647 */</i> <q>"G_UDIV\0"</q></td></tr>
<tr><th id="1504">1504</th><td>  <i>/* 2654 */</i> <q>"G_FPOW\0"</q></td></tr>
<tr><th id="1505">1505</th><td>  <i>/* 2661 */</i> <q>"G_VECREDUCE_FMAX\0"</q></td></tr>
<tr><th id="1506">1506</th><td>  <i>/* 2678 */</i> <q>"G_VECREDUCE_SMAX\0"</q></td></tr>
<tr><th id="1507">1507</th><td>  <i>/* 2695 */</i> <q>"G_SMAX\0"</q></td></tr>
<tr><th id="1508">1508</th><td>  <i>/* 2702 */</i> <q>"G_VECREDUCE_UMAX\0"</q></td></tr>
<tr><th id="1509">1509</th><td>  <i>/* 2719 */</i> <q>"G_UMAX\0"</q></td></tr>
<tr><th id="1510">1510</th><td>  <i>/* 2726 */</i> <q>"G_ATOMICRMW_UMAX\0"</q></td></tr>
<tr><th id="1511">1511</th><td>  <i>/* 2743 */</i> <q>"G_ATOMICRMW_MAX\0"</q></td></tr>
<tr><th id="1512">1512</th><td>  <i>/* 2759 */</i> <q>"G_FRAME_INDEX\0"</q></td></tr>
<tr><th id="1513">1513</th><td>  <i>/* 2773 */</i> <q>"G_SMULFIX\0"</q></td></tr>
<tr><th id="1514">1514</th><td>  <i>/* 2783 */</i> <q>"G_UMULFIX\0"</q></td></tr>
<tr><th id="1515">1515</th><td>  <i>/* 2793 */</i> <q>"G_SDIVFIX\0"</q></td></tr>
<tr><th id="1516">1516</th><td>  <i>/* 2803 */</i> <q>"G_UDIVFIX\0"</q></td></tr>
<tr><th id="1517">1517</th><td>  <i>/* 2813 */</i> <q>"G_MEMCPY\0"</q></td></tr>
<tr><th id="1518">1518</th><td>  <i>/* 2822 */</i> <q>"COPY\0"</q></td></tr>
<tr><th id="1519">1519</th><td>  <i>/* 2827 */</i> <q>"G_CTLZ\0"</q></td></tr>
<tr><th id="1520">1520</th><td>  <i>/* 2834 */</i> <q>"G_CTTZ\0"</q></td></tr>
<tr><th id="1521">1521</th><td>  <i>/* 2841 */</i> <q>"PUSH16c\0"</q></td></tr>
<tr><th id="1522">1522</th><td>  <i>/* 2849 */</i> <q>"SUB16mc\0"</q></td></tr>
<tr><th id="1523">1523</th><td>  <i>/* 2857 */</i> <q>"SUBC16mc\0"</q></td></tr>
<tr><th id="1524">1524</th><td>  <i>/* 2866 */</i> <q>"ADDC16mc\0"</q></td></tr>
<tr><th id="1525">1525</th><td>  <i>/* 2875 */</i> <q>"BIC16mc\0"</q></td></tr>
<tr><th id="1526">1526</th><td>  <i>/* 2883 */</i> <q>"DADD16mc\0"</q></td></tr>
<tr><th id="1527">1527</th><td>  <i>/* 2892 */</i> <q>"AND16mc\0"</q></td></tr>
<tr><th id="1528">1528</th><td>  <i>/* 2900 */</i> <q>"CMP16mc\0"</q></td></tr>
<tr><th id="1529">1529</th><td>  <i>/* 2908 */</i> <q>"XOR16mc\0"</q></td></tr>
<tr><th id="1530">1530</th><td>  <i>/* 2916 */</i> <q>"BIS16mc\0"</q></td></tr>
<tr><th id="1531">1531</th><td>  <i>/* 2924 */</i> <q>"BIT16mc\0"</q></td></tr>
<tr><th id="1532">1532</th><td>  <i>/* 2932 */</i> <q>"MOV16mc\0"</q></td></tr>
<tr><th id="1533">1533</th><td>  <i>/* 2940 */</i> <q>"SUB8mc\0"</q></td></tr>
<tr><th id="1534">1534</th><td>  <i>/* 2947 */</i> <q>"SUBC8mc\0"</q></td></tr>
<tr><th id="1535">1535</th><td>  <i>/* 2955 */</i> <q>"ADDC8mc\0"</q></td></tr>
<tr><th id="1536">1536</th><td>  <i>/* 2963 */</i> <q>"BIC8mc\0"</q></td></tr>
<tr><th id="1537">1537</th><td>  <i>/* 2970 */</i> <q>"DADD8mc\0"</q></td></tr>
<tr><th id="1538">1538</th><td>  <i>/* 2978 */</i> <q>"AND8mc\0"</q></td></tr>
<tr><th id="1539">1539</th><td>  <i>/* 2985 */</i> <q>"CMP8mc\0"</q></td></tr>
<tr><th id="1540">1540</th><td>  <i>/* 2992 */</i> <q>"XOR8mc\0"</q></td></tr>
<tr><th id="1541">1541</th><td>  <i>/* 2999 */</i> <q>"BIS8mc\0"</q></td></tr>
<tr><th id="1542">1542</th><td>  <i>/* 3006 */</i> <q>"BIT8mc\0"</q></td></tr>
<tr><th id="1543">1543</th><td>  <i>/* 3013 */</i> <q>"MOV8mc\0"</q></td></tr>
<tr><th id="1544">1544</th><td>  <i>/* 3020 */</i> <q>"SUB16rc\0"</q></td></tr>
<tr><th id="1545">1545</th><td>  <i>/* 3028 */</i> <q>"SUBC16rc\0"</q></td></tr>
<tr><th id="1546">1546</th><td>  <i>/* 3037 */</i> <q>"ADDC16rc\0"</q></td></tr>
<tr><th id="1547">1547</th><td>  <i>/* 3046 */</i> <q>"BIC16rc\0"</q></td></tr>
<tr><th id="1548">1548</th><td>  <i>/* 3054 */</i> <q>"DADD16rc\0"</q></td></tr>
<tr><th id="1549">1549</th><td>  <i>/* 3063 */</i> <q>"AND16rc\0"</q></td></tr>
<tr><th id="1550">1550</th><td>  <i>/* 3071 */</i> <q>"CMP16rc\0"</q></td></tr>
<tr><th id="1551">1551</th><td>  <i>/* 3079 */</i> <q>"XOR16rc\0"</q></td></tr>
<tr><th id="1552">1552</th><td>  <i>/* 3087 */</i> <q>"BIS16rc\0"</q></td></tr>
<tr><th id="1553">1553</th><td>  <i>/* 3095 */</i> <q>"BIT16rc\0"</q></td></tr>
<tr><th id="1554">1554</th><td>  <i>/* 3103 */</i> <q>"MOV16rc\0"</q></td></tr>
<tr><th id="1555">1555</th><td>  <i>/* 3111 */</i> <q>"SUB8rc\0"</q></td></tr>
<tr><th id="1556">1556</th><td>  <i>/* 3118 */</i> <q>"SUBC8rc\0"</q></td></tr>
<tr><th id="1557">1557</th><td>  <i>/* 3126 */</i> <q>"ADDC8rc\0"</q></td></tr>
<tr><th id="1558">1558</th><td>  <i>/* 3134 */</i> <q>"BIC8rc\0"</q></td></tr>
<tr><th id="1559">1559</th><td>  <i>/* 3141 */</i> <q>"DADD8rc\0"</q></td></tr>
<tr><th id="1560">1560</th><td>  <i>/* 3149 */</i> <q>"AND8rc\0"</q></td></tr>
<tr><th id="1561">1561</th><td>  <i>/* 3156 */</i> <q>"CMP8rc\0"</q></td></tr>
<tr><th id="1562">1562</th><td>  <i>/* 3163 */</i> <q>"XOR8rc\0"</q></td></tr>
<tr><th id="1563">1563</th><td>  <i>/* 3170 */</i> <q>"BIS8rc\0"</q></td></tr>
<tr><th id="1564">1564</th><td>  <i>/* 3177 */</i> <q>"BIT8rc\0"</q></td></tr>
<tr><th id="1565">1565</th><td>  <i>/* 3184 */</i> <q>"MOV8rc\0"</q></td></tr>
<tr><th id="1566">1566</th><td>  <i>/* 3191 */</i> <q>"ADDframe\0"</q></td></tr>
<tr><th id="1567">1567</th><td>  <i>/* 3200 */</i> <q>"PUSH16i\0"</q></td></tr>
<tr><th id="1568">1568</th><td>  <i>/* 3208 */</i> <q>"Bi\0"</q></td></tr>
<tr><th id="1569">1569</th><td>  <i>/* 3211 */</i> <q>"CALLi\0"</q></td></tr>
<tr><th id="1570">1570</th><td>  <i>/* 3217 */</i> <q>"SUB16mi\0"</q></td></tr>
<tr><th id="1571">1571</th><td>  <i>/* 3225 */</i> <q>"SUBC16mi\0"</q></td></tr>
<tr><th id="1572">1572</th><td>  <i>/* 3234 */</i> <q>"ADDC16mi\0"</q></td></tr>
<tr><th id="1573">1573</th><td>  <i>/* 3243 */</i> <q>"BIC16mi\0"</q></td></tr>
<tr><th id="1574">1574</th><td>  <i>/* 3251 */</i> <q>"DADD16mi\0"</q></td></tr>
<tr><th id="1575">1575</th><td>  <i>/* 3260 */</i> <q>"AND16mi\0"</q></td></tr>
<tr><th id="1576">1576</th><td>  <i>/* 3268 */</i> <q>"CMP16mi\0"</q></td></tr>
<tr><th id="1577">1577</th><td>  <i>/* 3276 */</i> <q>"XOR16mi\0"</q></td></tr>
<tr><th id="1578">1578</th><td>  <i>/* 3284 */</i> <q>"BIS16mi\0"</q></td></tr>
<tr><th id="1579">1579</th><td>  <i>/* 3292 */</i> <q>"BIT16mi\0"</q></td></tr>
<tr><th id="1580">1580</th><td>  <i>/* 3300 */</i> <q>"MOV16mi\0"</q></td></tr>
<tr><th id="1581">1581</th><td>  <i>/* 3308 */</i> <q>"SUB8mi\0"</q></td></tr>
<tr><th id="1582">1582</th><td>  <i>/* 3315 */</i> <q>"SUBC8mi\0"</q></td></tr>
<tr><th id="1583">1583</th><td>  <i>/* 3323 */</i> <q>"ADDC8mi\0"</q></td></tr>
<tr><th id="1584">1584</th><td>  <i>/* 3331 */</i> <q>"BIC8mi\0"</q></td></tr>
<tr><th id="1585">1585</th><td>  <i>/* 3338 */</i> <q>"DADD8mi\0"</q></td></tr>
<tr><th id="1586">1586</th><td>  <i>/* 3346 */</i> <q>"AND8mi\0"</q></td></tr>
<tr><th id="1587">1587</th><td>  <i>/* 3353 */</i> <q>"CMP8mi\0"</q></td></tr>
<tr><th id="1588">1588</th><td>  <i>/* 3360 */</i> <q>"XOR8mi\0"</q></td></tr>
<tr><th id="1589">1589</th><td>  <i>/* 3367 */</i> <q>"BIS8mi\0"</q></td></tr>
<tr><th id="1590">1590</th><td>  <i>/* 3374 */</i> <q>"BIT8mi\0"</q></td></tr>
<tr><th id="1591">1591</th><td>  <i>/* 3381 */</i> <q>"MOV8mi\0"</q></td></tr>
<tr><th id="1592">1592</th><td>  <i>/* 3388 */</i> <q>"SUB16ri\0"</q></td></tr>
<tr><th id="1593">1593</th><td>  <i>/* 3396 */</i> <q>"SUBC16ri\0"</q></td></tr>
<tr><th id="1594">1594</th><td>  <i>/* 3405 */</i> <q>"ADDC16ri\0"</q></td></tr>
<tr><th id="1595">1595</th><td>  <i>/* 3414 */</i> <q>"BIC16ri\0"</q></td></tr>
<tr><th id="1596">1596</th><td>  <i>/* 3422 */</i> <q>"DADD16ri\0"</q></td></tr>
<tr><th id="1597">1597</th><td>  <i>/* 3431 */</i> <q>"AND16ri\0"</q></td></tr>
<tr><th id="1598">1598</th><td>  <i>/* 3439 */</i> <q>"CMP16ri\0"</q></td></tr>
<tr><th id="1599">1599</th><td>  <i>/* 3447 */</i> <q>"XOR16ri\0"</q></td></tr>
<tr><th id="1600">1600</th><td>  <i>/* 3455 */</i> <q>"BIS16ri\0"</q></td></tr>
<tr><th id="1601">1601</th><td>  <i>/* 3463 */</i> <q>"BIT16ri\0"</q></td></tr>
<tr><th id="1602">1602</th><td>  <i>/* 3471 */</i> <q>"MOV16ri\0"</q></td></tr>
<tr><th id="1603">1603</th><td>  <i>/* 3479 */</i> <q>"SUB8ri\0"</q></td></tr>
<tr><th id="1604">1604</th><td>  <i>/* 3486 */</i> <q>"SUBC8ri\0"</q></td></tr>
<tr><th id="1605">1605</th><td>  <i>/* 3494 */</i> <q>"ADDC8ri\0"</q></td></tr>
<tr><th id="1606">1606</th><td>  <i>/* 3502 */</i> <q>"BIC8ri\0"</q></td></tr>
<tr><th id="1607">1607</th><td>  <i>/* 3509 */</i> <q>"DADD8ri\0"</q></td></tr>
<tr><th id="1608">1608</th><td>  <i>/* 3517 */</i> <q>"AND8ri\0"</q></td></tr>
<tr><th id="1609">1609</th><td>  <i>/* 3524 */</i> <q>"CMP8ri\0"</q></td></tr>
<tr><th id="1610">1610</th><td>  <i>/* 3531 */</i> <q>"XOR8ri\0"</q></td></tr>
<tr><th id="1611">1611</th><td>  <i>/* 3538 */</i> <q>"BIS8ri\0"</q></td></tr>
<tr><th id="1612">1612</th><td>  <i>/* 3545 */</i> <q>"BIT8ri\0"</q></td></tr>
<tr><th id="1613">1613</th><td>  <i>/* 3552 */</i> <q>"MOV8ri\0"</q></td></tr>
<tr><th id="1614">1614</th><td>  <i>/* 3559 */</i> <q>"RRA16m\0"</q></td></tr>
<tr><th id="1615">1615</th><td>  <i>/* 3566 */</i> <q>"SWPB16m\0"</q></td></tr>
<tr><th id="1616">1616</th><td>  <i>/* 3574 */</i> <q>"RRC16m\0"</q></td></tr>
<tr><th id="1617">1617</th><td>  <i>/* 3581 */</i> <q>"SEXT16m\0"</q></td></tr>
<tr><th id="1618">1618</th><td>  <i>/* 3589 */</i> <q>"RRA8m\0"</q></td></tr>
<tr><th id="1619">1619</th><td>  <i>/* 3595 */</i> <q>"RRC8m\0"</q></td></tr>
<tr><th id="1620">1620</th><td>  <i>/* 3601 */</i> <q>"Bm\0"</q></td></tr>
<tr><th id="1621">1621</th><td>  <i>/* 3604 */</i> <q>"CALLm\0"</q></td></tr>
<tr><th id="1622">1622</th><td>  <i>/* 3610 */</i> <q>"SUB16mm\0"</q></td></tr>
<tr><th id="1623">1623</th><td>  <i>/* 3618 */</i> <q>"SUBC16mm\0"</q></td></tr>
<tr><th id="1624">1624</th><td>  <i>/* 3627 */</i> <q>"ADDC16mm\0"</q></td></tr>
<tr><th id="1625">1625</th><td>  <i>/* 3636 */</i> <q>"BIC16mm\0"</q></td></tr>
<tr><th id="1626">1626</th><td>  <i>/* 3644 */</i> <q>"DADD16mm\0"</q></td></tr>
<tr><th id="1627">1627</th><td>  <i>/* 3653 */</i> <q>"AND16mm\0"</q></td></tr>
<tr><th id="1628">1628</th><td>  <i>/* 3661 */</i> <q>"CMP16mm\0"</q></td></tr>
<tr><th id="1629">1629</th><td>  <i>/* 3669 */</i> <q>"XOR16mm\0"</q></td></tr>
<tr><th id="1630">1630</th><td>  <i>/* 3677 */</i> <q>"BIS16mm\0"</q></td></tr>
<tr><th id="1631">1631</th><td>  <i>/* 3685 */</i> <q>"BIT16mm\0"</q></td></tr>
<tr><th id="1632">1632</th><td>  <i>/* 3693 */</i> <q>"MOV16mm\0"</q></td></tr>
<tr><th id="1633">1633</th><td>  <i>/* 3701 */</i> <q>"SUB8mm\0"</q></td></tr>
<tr><th id="1634">1634</th><td>  <i>/* 3708 */</i> <q>"SUBC8mm\0"</q></td></tr>
<tr><th id="1635">1635</th><td>  <i>/* 3716 */</i> <q>"ADDC8mm\0"</q></td></tr>
<tr><th id="1636">1636</th><td>  <i>/* 3724 */</i> <q>"BIC8mm\0"</q></td></tr>
<tr><th id="1637">1637</th><td>  <i>/* 3731 */</i> <q>"DADD8mm\0"</q></td></tr>
<tr><th id="1638">1638</th><td>  <i>/* 3739 */</i> <q>"AND8mm\0"</q></td></tr>
<tr><th id="1639">1639</th><td>  <i>/* 3746 */</i> <q>"CMP8mm\0"</q></td></tr>
<tr><th id="1640">1640</th><td>  <i>/* 3753 */</i> <q>"XOR8mm\0"</q></td></tr>
<tr><th id="1641">1641</th><td>  <i>/* 3760 */</i> <q>"BIS8mm\0"</q></td></tr>
<tr><th id="1642">1642</th><td>  <i>/* 3767 */</i> <q>"BIT8mm\0"</q></td></tr>
<tr><th id="1643">1643</th><td>  <i>/* 3774 */</i> <q>"MOV8mm\0"</q></td></tr>
<tr><th id="1644">1644</th><td>  <i>/* 3781 */</i> <q>"SUB16rm\0"</q></td></tr>
<tr><th id="1645">1645</th><td>  <i>/* 3789 */</i> <q>"SUBC16rm\0"</q></td></tr>
<tr><th id="1646">1646</th><td>  <i>/* 3798 */</i> <q>"ADDC16rm\0"</q></td></tr>
<tr><th id="1647">1647</th><td>  <i>/* 3807 */</i> <q>"BIC16rm\0"</q></td></tr>
<tr><th id="1648">1648</th><td>  <i>/* 3815 */</i> <q>"DADD16rm\0"</q></td></tr>
<tr><th id="1649">1649</th><td>  <i>/* 3824 */</i> <q>"AND16rm\0"</q></td></tr>
<tr><th id="1650">1650</th><td>  <i>/* 3832 */</i> <q>"CMP16rm\0"</q></td></tr>
<tr><th id="1651">1651</th><td>  <i>/* 3840 */</i> <q>"XOR16rm\0"</q></td></tr>
<tr><th id="1652">1652</th><td>  <i>/* 3848 */</i> <q>"BIS16rm\0"</q></td></tr>
<tr><th id="1653">1653</th><td>  <i>/* 3856 */</i> <q>"BIT16rm\0"</q></td></tr>
<tr><th id="1654">1654</th><td>  <i>/* 3864 */</i> <q>"MOV16rm\0"</q></td></tr>
<tr><th id="1655">1655</th><td>  <i>/* 3872 */</i> <q>"SUB8rm\0"</q></td></tr>
<tr><th id="1656">1656</th><td>  <i>/* 3879 */</i> <q>"SUBC8rm\0"</q></td></tr>
<tr><th id="1657">1657</th><td>  <i>/* 3887 */</i> <q>"ADDC8rm\0"</q></td></tr>
<tr><th id="1658">1658</th><td>  <i>/* 3895 */</i> <q>"BIC8rm\0"</q></td></tr>
<tr><th id="1659">1659</th><td>  <i>/* 3902 */</i> <q>"DADD8rm\0"</q></td></tr>
<tr><th id="1660">1660</th><td>  <i>/* 3910 */</i> <q>"AND8rm\0"</q></td></tr>
<tr><th id="1661">1661</th><td>  <i>/* 3917 */</i> <q>"CMP8rm\0"</q></td></tr>
<tr><th id="1662">1662</th><td>  <i>/* 3924 */</i> <q>"XOR8rm\0"</q></td></tr>
<tr><th id="1663">1663</th><td>  <i>/* 3931 */</i> <q>"BIS8rm\0"</q></td></tr>
<tr><th id="1664">1664</th><td>  <i>/* 3938 */</i> <q>"BIT8rm\0"</q></td></tr>
<tr><th id="1665">1665</th><td>  <i>/* 3945 */</i> <q>"MOV8rm\0"</q></td></tr>
<tr><th id="1666">1666</th><td>  <i>/* 3952 */</i> <q>"RRA16n\0"</q></td></tr>
<tr><th id="1667">1667</th><td>  <i>/* 3959 */</i> <q>"SWPB16n\0"</q></td></tr>
<tr><th id="1668">1668</th><td>  <i>/* 3967 */</i> <q>"RRC16n\0"</q></td></tr>
<tr><th id="1669">1669</th><td>  <i>/* 3974 */</i> <q>"SEXT16n\0"</q></td></tr>
<tr><th id="1670">1670</th><td>  <i>/* 3982 */</i> <q>"RRA8n\0"</q></td></tr>
<tr><th id="1671">1671</th><td>  <i>/* 3988 */</i> <q>"RRC8n\0"</q></td></tr>
<tr><th id="1672">1672</th><td>  <i>/* 3994 */</i> <q>"CALLn\0"</q></td></tr>
<tr><th id="1673">1673</th><td>  <i>/* 4000 */</i> <q>"SUB16mn\0"</q></td></tr>
<tr><th id="1674">1674</th><td>  <i>/* 4008 */</i> <q>"SUBC16mn\0"</q></td></tr>
<tr><th id="1675">1675</th><td>  <i>/* 4017 */</i> <q>"ADDC16mn\0"</q></td></tr>
<tr><th id="1676">1676</th><td>  <i>/* 4026 */</i> <q>"BIC16mn\0"</q></td></tr>
<tr><th id="1677">1677</th><td>  <i>/* 4034 */</i> <q>"DADD16mn\0"</q></td></tr>
<tr><th id="1678">1678</th><td>  <i>/* 4043 */</i> <q>"AND16mn\0"</q></td></tr>
<tr><th id="1679">1679</th><td>  <i>/* 4051 */</i> <q>"CMP16mn\0"</q></td></tr>
<tr><th id="1680">1680</th><td>  <i>/* 4059 */</i> <q>"XOR16mn\0"</q></td></tr>
<tr><th id="1681">1681</th><td>  <i>/* 4067 */</i> <q>"BIS16mn\0"</q></td></tr>
<tr><th id="1682">1682</th><td>  <i>/* 4075 */</i> <q>"BIT16mn\0"</q></td></tr>
<tr><th id="1683">1683</th><td>  <i>/* 4083 */</i> <q>"MOV16mn\0"</q></td></tr>
<tr><th id="1684">1684</th><td>  <i>/* 4091 */</i> <q>"SUB8mn\0"</q></td></tr>
<tr><th id="1685">1685</th><td>  <i>/* 4098 */</i> <q>"SUBC8mn\0"</q></td></tr>
<tr><th id="1686">1686</th><td>  <i>/* 4106 */</i> <q>"ADDC8mn\0"</q></td></tr>
<tr><th id="1687">1687</th><td>  <i>/* 4114 */</i> <q>"BIC8mn\0"</q></td></tr>
<tr><th id="1688">1688</th><td>  <i>/* 4121 */</i> <q>"DADD8mn\0"</q></td></tr>
<tr><th id="1689">1689</th><td>  <i>/* 4129 */</i> <q>"AND8mn\0"</q></td></tr>
<tr><th id="1690">1690</th><td>  <i>/* 4136 */</i> <q>"CMP8mn\0"</q></td></tr>
<tr><th id="1691">1691</th><td>  <i>/* 4143 */</i> <q>"XOR8mn\0"</q></td></tr>
<tr><th id="1692">1692</th><td>  <i>/* 4150 */</i> <q>"BIS8mn\0"</q></td></tr>
<tr><th id="1693">1693</th><td>  <i>/* 4157 */</i> <q>"BIT8mn\0"</q></td></tr>
<tr><th id="1694">1694</th><td>  <i>/* 4164 */</i> <q>"MOV8mn\0"</q></td></tr>
<tr><th id="1695">1695</th><td>  <i>/* 4171 */</i> <q>"SUB16rn\0"</q></td></tr>
<tr><th id="1696">1696</th><td>  <i>/* 4179 */</i> <q>"SUBC16rn\0"</q></td></tr>
<tr><th id="1697">1697</th><td>  <i>/* 4188 */</i> <q>"ADDC16rn\0"</q></td></tr>
<tr><th id="1698">1698</th><td>  <i>/* 4197 */</i> <q>"BIC16rn\0"</q></td></tr>
<tr><th id="1699">1699</th><td>  <i>/* 4205 */</i> <q>"DADD16rn\0"</q></td></tr>
<tr><th id="1700">1700</th><td>  <i>/* 4214 */</i> <q>"AND16rn\0"</q></td></tr>
<tr><th id="1701">1701</th><td>  <i>/* 4222 */</i> <q>"CMP16rn\0"</q></td></tr>
<tr><th id="1702">1702</th><td>  <i>/* 4230 */</i> <q>"XOR16rn\0"</q></td></tr>
<tr><th id="1703">1703</th><td>  <i>/* 4238 */</i> <q>"BIS16rn\0"</q></td></tr>
<tr><th id="1704">1704</th><td>  <i>/* 4246 */</i> <q>"BIT16rn\0"</q></td></tr>
<tr><th id="1705">1705</th><td>  <i>/* 4254 */</i> <q>"MOV16rn\0"</q></td></tr>
<tr><th id="1706">1706</th><td>  <i>/* 4262 */</i> <q>"SUB8rn\0"</q></td></tr>
<tr><th id="1707">1707</th><td>  <i>/* 4269 */</i> <q>"SUBC8rn\0"</q></td></tr>
<tr><th id="1708">1708</th><td>  <i>/* 4277 */</i> <q>"ADDC8rn\0"</q></td></tr>
<tr><th id="1709">1709</th><td>  <i>/* 4285 */</i> <q>"BIC8rn\0"</q></td></tr>
<tr><th id="1710">1710</th><td>  <i>/* 4292 */</i> <q>"DADD8rn\0"</q></td></tr>
<tr><th id="1711">1711</th><td>  <i>/* 4300 */</i> <q>"AND8rn\0"</q></td></tr>
<tr><th id="1712">1712</th><td>  <i>/* 4307 */</i> <q>"CMP8rn\0"</q></td></tr>
<tr><th id="1713">1713</th><td>  <i>/* 4314 */</i> <q>"XOR8rn\0"</q></td></tr>
<tr><th id="1714">1714</th><td>  <i>/* 4321 */</i> <q>"BIS8rn\0"</q></td></tr>
<tr><th id="1715">1715</th><td>  <i>/* 4328 */</i> <q>"BIT8rn\0"</q></td></tr>
<tr><th id="1716">1716</th><td>  <i>/* 4335 */</i> <q>"MOV8rn\0"</q></td></tr>
<tr><th id="1717">1717</th><td>  <i>/* 4342 */</i> <q>"RRA16p\0"</q></td></tr>
<tr><th id="1718">1718</th><td>  <i>/* 4349 */</i> <q>"SWPB16p\0"</q></td></tr>
<tr><th id="1719">1719</th><td>  <i>/* 4357 */</i> <q>"RRC16p\0"</q></td></tr>
<tr><th id="1720">1720</th><td>  <i>/* 4364 */</i> <q>"SEXT16p\0"</q></td></tr>
<tr><th id="1721">1721</th><td>  <i>/* 4372 */</i> <q>"RRA8p\0"</q></td></tr>
<tr><th id="1722">1722</th><td>  <i>/* 4378 */</i> <q>"RRC8p\0"</q></td></tr>
<tr><th id="1723">1723</th><td>  <i>/* 4384 */</i> <q>"CALLp\0"</q></td></tr>
<tr><th id="1724">1724</th><td>  <i>/* 4390 */</i> <q>"SUB16mp\0"</q></td></tr>
<tr><th id="1725">1725</th><td>  <i>/* 4398 */</i> <q>"SUBC16mp\0"</q></td></tr>
<tr><th id="1726">1726</th><td>  <i>/* 4407 */</i> <q>"ADDC16mp\0"</q></td></tr>
<tr><th id="1727">1727</th><td>  <i>/* 4416 */</i> <q>"BIC16mp\0"</q></td></tr>
<tr><th id="1728">1728</th><td>  <i>/* 4424 */</i> <q>"DADD16mp\0"</q></td></tr>
<tr><th id="1729">1729</th><td>  <i>/* 4433 */</i> <q>"AND16mp\0"</q></td></tr>
<tr><th id="1730">1730</th><td>  <i>/* 4441 */</i> <q>"CMP16mp\0"</q></td></tr>
<tr><th id="1731">1731</th><td>  <i>/* 4449 */</i> <q>"XOR16mp\0"</q></td></tr>
<tr><th id="1732">1732</th><td>  <i>/* 4457 */</i> <q>"BIS16mp\0"</q></td></tr>
<tr><th id="1733">1733</th><td>  <i>/* 4465 */</i> <q>"BIT16mp\0"</q></td></tr>
<tr><th id="1734">1734</th><td>  <i>/* 4473 */</i> <q>"SUB8mp\0"</q></td></tr>
<tr><th id="1735">1735</th><td>  <i>/* 4480 */</i> <q>"SUBC8mp\0"</q></td></tr>
<tr><th id="1736">1736</th><td>  <i>/* 4488 */</i> <q>"ADDC8mp\0"</q></td></tr>
<tr><th id="1737">1737</th><td>  <i>/* 4496 */</i> <q>"BIC8mp\0"</q></td></tr>
<tr><th id="1738">1738</th><td>  <i>/* 4503 */</i> <q>"DADD8mp\0"</q></td></tr>
<tr><th id="1739">1739</th><td>  <i>/* 4511 */</i> <q>"AND8mp\0"</q></td></tr>
<tr><th id="1740">1740</th><td>  <i>/* 4518 */</i> <q>"CMP8mp\0"</q></td></tr>
<tr><th id="1741">1741</th><td>  <i>/* 4525 */</i> <q>"XOR8mp\0"</q></td></tr>
<tr><th id="1742">1742</th><td>  <i>/* 4532 */</i> <q>"BIS8mp\0"</q></td></tr>
<tr><th id="1743">1743</th><td>  <i>/* 4539 */</i> <q>"BIT8mp\0"</q></td></tr>
<tr><th id="1744">1744</th><td>  <i>/* 4546 */</i> <q>"SUB16rp\0"</q></td></tr>
<tr><th id="1745">1745</th><td>  <i>/* 4554 */</i> <q>"SUBC16rp\0"</q></td></tr>
<tr><th id="1746">1746</th><td>  <i>/* 4563 */</i> <q>"ADDC16rp\0"</q></td></tr>
<tr><th id="1747">1747</th><td>  <i>/* 4572 */</i> <q>"BIC16rp\0"</q></td></tr>
<tr><th id="1748">1748</th><td>  <i>/* 4580 */</i> <q>"DADD16rp\0"</q></td></tr>
<tr><th id="1749">1749</th><td>  <i>/* 4589 */</i> <q>"AND16rp\0"</q></td></tr>
<tr><th id="1750">1750</th><td>  <i>/* 4597 */</i> <q>"CMP16rp\0"</q></td></tr>
<tr><th id="1751">1751</th><td>  <i>/* 4605 */</i> <q>"XOR16rp\0"</q></td></tr>
<tr><th id="1752">1752</th><td>  <i>/* 4613 */</i> <q>"BIS16rp\0"</q></td></tr>
<tr><th id="1753">1753</th><td>  <i>/* 4621 */</i> <q>"BIT16rp\0"</q></td></tr>
<tr><th id="1754">1754</th><td>  <i>/* 4629 */</i> <q>"MOV16rp\0"</q></td></tr>
<tr><th id="1755">1755</th><td>  <i>/* 4637 */</i> <q>"SUB8rp\0"</q></td></tr>
<tr><th id="1756">1756</th><td>  <i>/* 4644 */</i> <q>"SUBC8rp\0"</q></td></tr>
<tr><th id="1757">1757</th><td>  <i>/* 4652 */</i> <q>"ADDC8rp\0"</q></td></tr>
<tr><th id="1758">1758</th><td>  <i>/* 4660 */</i> <q>"BIC8rp\0"</q></td></tr>
<tr><th id="1759">1759</th><td>  <i>/* 4667 */</i> <q>"DADD8rp\0"</q></td></tr>
<tr><th id="1760">1760</th><td>  <i>/* 4675 */</i> <q>"AND8rp\0"</q></td></tr>
<tr><th id="1761">1761</th><td>  <i>/* 4682 */</i> <q>"CMP8rp\0"</q></td></tr>
<tr><th id="1762">1762</th><td>  <i>/* 4689 */</i> <q>"XOR8rp\0"</q></td></tr>
<tr><th id="1763">1763</th><td>  <i>/* 4696 */</i> <q>"BIS8rp\0"</q></td></tr>
<tr><th id="1764">1764</th><td>  <i>/* 4703 */</i> <q>"BIT8rp\0"</q></td></tr>
<tr><th id="1765">1765</th><td>  <i>/* 4710 */</i> <q>"MOV8rp\0"</q></td></tr>
<tr><th id="1766">1766</th><td>  <i>/* 4717 */</i> <q>"RRA16r\0"</q></td></tr>
<tr><th id="1767">1767</th><td>  <i>/* 4724 */</i> <q>"SWPB16r\0"</q></td></tr>
<tr><th id="1768">1768</th><td>  <i>/* 4732 */</i> <q>"RRC16r\0"</q></td></tr>
<tr><th id="1769">1769</th><td>  <i>/* 4739 */</i> <q>"PUSH16r\0"</q></td></tr>
<tr><th id="1770">1770</th><td>  <i>/* 4747 */</i> <q>"POP16r\0"</q></td></tr>
<tr><th id="1771">1771</th><td>  <i>/* 4754 */</i> <q>"SEXT16r\0"</q></td></tr>
<tr><th id="1772">1772</th><td>  <i>/* 4762 */</i> <q>"ZEXT16r\0"</q></td></tr>
<tr><th id="1773">1773</th><td>  <i>/* 4770 */</i> <q>"RRA8r\0"</q></td></tr>
<tr><th id="1774">1774</th><td>  <i>/* 4776 */</i> <q>"RRC8r\0"</q></td></tr>
<tr><th id="1775">1775</th><td>  <i>/* 4782 */</i> <q>"PUSH8r\0"</q></td></tr>
<tr><th id="1776">1776</th><td>  <i>/* 4789 */</i> <q>"Br\0"</q></td></tr>
<tr><th id="1777">1777</th><td>  <i>/* 4792 */</i> <q>"CALLr\0"</q></td></tr>
<tr><th id="1778">1778</th><td>  <i>/* 4798 */</i> <q>"SUB16mr\0"</q></td></tr>
<tr><th id="1779">1779</th><td>  <i>/* 4806 */</i> <q>"SUBC16mr\0"</q></td></tr>
<tr><th id="1780">1780</th><td>  <i>/* 4815 */</i> <q>"ADDC16mr\0"</q></td></tr>
<tr><th id="1781">1781</th><td>  <i>/* 4824 */</i> <q>"BIC16mr\0"</q></td></tr>
<tr><th id="1782">1782</th><td>  <i>/* 4832 */</i> <q>"DADD16mr\0"</q></td></tr>
<tr><th id="1783">1783</th><td>  <i>/* 4841 */</i> <q>"AND16mr\0"</q></td></tr>
<tr><th id="1784">1784</th><td>  <i>/* 4849 */</i> <q>"CMP16mr\0"</q></td></tr>
<tr><th id="1785">1785</th><td>  <i>/* 4857 */</i> <q>"XOR16mr\0"</q></td></tr>
<tr><th id="1786">1786</th><td>  <i>/* 4865 */</i> <q>"BIS16mr\0"</q></td></tr>
<tr><th id="1787">1787</th><td>  <i>/* 4873 */</i> <q>"BIT16mr\0"</q></td></tr>
<tr><th id="1788">1788</th><td>  <i>/* 4881 */</i> <q>"MOV16mr\0"</q></td></tr>
<tr><th id="1789">1789</th><td>  <i>/* 4889 */</i> <q>"SUB8mr\0"</q></td></tr>
<tr><th id="1790">1790</th><td>  <i>/* 4896 */</i> <q>"SUBC8mr\0"</q></td></tr>
<tr><th id="1791">1791</th><td>  <i>/* 4904 */</i> <q>"ADDC8mr\0"</q></td></tr>
<tr><th id="1792">1792</th><td>  <i>/* 4912 */</i> <q>"BIC8mr\0"</q></td></tr>
<tr><th id="1793">1793</th><td>  <i>/* 4919 */</i> <q>"DADD8mr\0"</q></td></tr>
<tr><th id="1794">1794</th><td>  <i>/* 4927 */</i> <q>"AND8mr\0"</q></td></tr>
<tr><th id="1795">1795</th><td>  <i>/* 4934 */</i> <q>"CMP8mr\0"</q></td></tr>
<tr><th id="1796">1796</th><td>  <i>/* 4941 */</i> <q>"XOR8mr\0"</q></td></tr>
<tr><th id="1797">1797</th><td>  <i>/* 4948 */</i> <q>"BIS8mr\0"</q></td></tr>
<tr><th id="1798">1798</th><td>  <i>/* 4955 */</i> <q>"BIT8mr\0"</q></td></tr>
<tr><th id="1799">1799</th><td>  <i>/* 4962 */</i> <q>"MOV8mr\0"</q></td></tr>
<tr><th id="1800">1800</th><td>  <i>/* 4969 */</i> <q>"SUB16rr\0"</q></td></tr>
<tr><th id="1801">1801</th><td>  <i>/* 4977 */</i> <q>"SUBC16rr\0"</q></td></tr>
<tr><th id="1802">1802</th><td>  <i>/* 4986 */</i> <q>"ADDC16rr\0"</q></td></tr>
<tr><th id="1803">1803</th><td>  <i>/* 4995 */</i> <q>"BIC16rr\0"</q></td></tr>
<tr><th id="1804">1804</th><td>  <i>/* 5003 */</i> <q>"DADD16rr\0"</q></td></tr>
<tr><th id="1805">1805</th><td>  <i>/* 5012 */</i> <q>"AND16rr\0"</q></td></tr>
<tr><th id="1806">1806</th><td>  <i>/* 5020 */</i> <q>"CMP16rr\0"</q></td></tr>
<tr><th id="1807">1807</th><td>  <i>/* 5028 */</i> <q>"XOR16rr\0"</q></td></tr>
<tr><th id="1808">1808</th><td>  <i>/* 5036 */</i> <q>"BIS16rr\0"</q></td></tr>
<tr><th id="1809">1809</th><td>  <i>/* 5044 */</i> <q>"BIT16rr\0"</q></td></tr>
<tr><th id="1810">1810</th><td>  <i>/* 5052 */</i> <q>"MOV16rr\0"</q></td></tr>
<tr><th id="1811">1811</th><td>  <i>/* 5060 */</i> <q>"SUB8rr\0"</q></td></tr>
<tr><th id="1812">1812</th><td>  <i>/* 5067 */</i> <q>"SUBC8rr\0"</q></td></tr>
<tr><th id="1813">1813</th><td>  <i>/* 5075 */</i> <q>"ADDC8rr\0"</q></td></tr>
<tr><th id="1814">1814</th><td>  <i>/* 5083 */</i> <q>"BIC8rr\0"</q></td></tr>
<tr><th id="1815">1815</th><td>  <i>/* 5090 */</i> <q>"DADD8rr\0"</q></td></tr>
<tr><th id="1816">1816</th><td>  <i>/* 5098 */</i> <q>"AND8rr\0"</q></td></tr>
<tr><th id="1817">1817</th><td>  <i>/* 5105 */</i> <q>"CMP8rr\0"</q></td></tr>
<tr><th id="1818">1818</th><td>  <i>/* 5112 */</i> <q>"XOR8rr\0"</q></td></tr>
<tr><th id="1819">1819</th><td>  <i>/* 5119 */</i> <q>"BIS8rr\0"</q></td></tr>
<tr><th id="1820">1820</th><td>  <i>/* 5126 */</i> <q>"BIT8rr\0"</q></td></tr>
<tr><th id="1821">1821</th><td>  <i>/* 5133 */</i> <q>"MOV8rr\0"</q></td></tr>
<tr><th id="1822">1822</th><td>};</td></tr>
<tr><th id="1823">1823</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="1824">1824</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="1825">1825</th><td><u>#endif</u></td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430InstrNameIndices[] = {</td></tr>
<tr><th id="1828">1828</th><td>    <var>1042U</var>, <var>1374U</var>, <var>1778U</var>, <var>1565U</var>, <var>1106U</var>, <var>1087U</var>, <var>1115U</var>, <var>1253U</var>, </td></tr>
<tr><th id="1829">1829</th><td>    <var>902U</var>, <var>917U</var>, <var>868U</var>, <var>944U</var>, <var>2096U</var>, <var>770U</var>, <var>881U</var>, <var>1096U</var>, </td></tr>
<tr><th id="1830">1830</th><td>    <var>641U</var>, <var>2822U</var>, <var>713U</var>, <var>2514U</var>, <var>547U</var>, <var>604U</var>, <var>1646U</var>, <var>1241U</var>, </td></tr>
<tr><th id="1831">1831</th><td>    <var>2443U</var>, <var>587U</var>, <var>1747U</var>, <var>1007U</var>, <var>2432U</var>, <var>720U</var>, <var>1720U</var>, <var>1707U</var>, </td></tr>
<tr><th id="1832">1832</th><td>    <var>1804U</var>, <var>2314U</var>, <var>2337U</var>, <var>1173U</var>, <var>1220U</var>, <var>1193U</var>, <var>1132U</var>, <var>460U</var>, </td></tr>
<tr><th id="1833">1833</th><td>    <var>167U</var>, <var>1333U</var>, <var>2640U</var>, <var>2647U</var>, <var>1360U</var>, <var>1367U</var>, <var>525U</var>, <var>1996U</var>, </td></tr>
<tr><th id="1834">1834</th><td>    <var>1959U</var>, <var>866U</var>, <var>1040U</var>, <var>2759U</var>, <var>780U</var>, <var>2282U</var>, <var>2040U</var>, <var>2529U</var>, </td></tr>
<tr><th id="1835">1835</th><td>    <var>2057U</var>, <var>1911U</var>, <var>241U</var>, <var>2079U</var>, <var>2454U</var>, <var>2016U</var>, <var>2561U</var>, <var>805U</var>, </td></tr>
<tr><th id="1836">1836</th><td>    <var>215U</var>, <var>569U</var>, <var>2473U</var>, <var>1426U</var>, <var>1829U</var>, <var>361U</var>, <var>305U</var>, <var>335U</var>, </td></tr>
<tr><th id="1837">1837</th><td>    <var>346U</var>, <var>286U</var>, <var>316U</var>, <var>749U</var>, <var>733U</var>, <var>2113U</var>, <var>958U</var>, <var>975U</var>, </td></tr>
<tr><th id="1838">1838</th><td>    <var>476U</var>, <var>173U</var>, <var>531U</var>, <var>492U</var>, <var>2001U</var>, <var>1965U</var>, <var>2743U</var>, <var>1542U</var>, </td></tr>
<tr><th id="1839">1839</th><td>    <var>2726U</var>, <var>1525U</var>, <var>427U</var>, <var>150U</var>, <var>633U</var>, <var>560U</var>, <var>2301U</var>, <var>193U</var>, </td></tr>
<tr><th id="1840">1840</th><td>    <var>2143U</var>, <var>2603U</var>, <var>233U</var>, <var>2421U</var>, <var>2409U</var>, <var>2504U</var>, <var>999U</var>, <var>2596U</var>, </td></tr>
<tr><th id="1841">1841</th><td>    <var>931U</var>, <var>2612U</var>, <var>1159U</var>, <var>1895U</var>, <var>1881U</var>, <var>1152U</var>, <var>1888U</var>, <var>1688U</var>, </td></tr>
<tr><th id="1842">1842</th><td>    <var>1681U</var>, <var>2292U</var>, <var>1622U</var>, <var>662U</var>, <var>1606U</var>, <var>625U</var>, <var>1614U</var>, <var>654U</var>, </td></tr>
<tr><th id="1843">1843</th><td>    <var>1598U</var>, <var>617U</var>, <var>1638U</var>, <var>1630U</var>, <var>1032U</var>, <var>1024U</var>, <var>2200U</var>, <var>2190U</var>, </td></tr>
<tr><th id="1844">1844</th><td>    <var>2180U</var>, <var>2170U</var>, <var>2220U</var>, <var>2210U</var>, <var>2773U</var>, <var>2783U</var>, <var>2230U</var>, <var>2243U</var>, </td></tr>
<tr><th id="1845">1845</th><td>    <var>2793U</var>, <var>2803U</var>, <var>2256U</var>, <var>2269U</var>, <var>385U</var>, <var>129U</var>, <var>1275U</var>, <var>110U</var>, </td></tr>
<tr><th id="1846">1846</th><td>    <var>279U</var>, <var>2619U</var>, <var>1339U</var>, <var>2654U</var>, <var>1069U</var>, <var>1766U</var>, <var>17U</var>, <var>992U</var>, </td></tr>
<tr><th id="1847">1847</th><td>    <var>9U</var>, <var>0U</var>, <var>895U</var>, <var>2588U</var>, <var>205U</var>, <var>1046U</var>, <var>1060U</var>, <var>1663U</var>, </td></tr>
<tr><th id="1848">1848</th><td>    <var>1672U</var>, <var>2027U</var>, <var>1448U</var>, <var>814U</var>, <var>1406U</var>, <var>1416U</var>, <var>670U</var>, <var>685U</var>, </td></tr>
<tr><th id="1849">1849</th><td>    <var>1384U</var>, <var>1395U</var>, <var>466U</var>, <var>1077U</var>, <var>1494U</var>, <var>2695U</var>, <var>1518U</var>, <var>2719U</var>, </td></tr>
<tr><th id="1850">1850</th><td>    <var>2034U</var>, <var>1773U</var>, <var>2361U</var>, <var>2389U</var>, <var>2368U</var>, <var>1926U</var>, <var>2834U</var>, <var>848U</var>, </td></tr>
<tr><th id="1851">1851</th><td>    <var>2827U</var>, <var>830U</var>, <var>1699U</var>, <var>1655U</var>, <var>757U</var>, <var>1165U</var>, <var>2072U</var>, <var>1558U</var>, </td></tr>
<tr><th id="1852">1852</th><td>    <var>2538U</var>, <var>1902U</var>, <var>2465U</var>, <var>2491U</var>, <var>2571U</var>, <var>1791U</var>, <var>700U</var>, <var>262U</var>, </td></tr>
<tr><th id="1853">1853</th><td>    <var>413U</var>, <var>136U</var>, <var>1303U</var>, <var>2626U</var>, <var>1346U</var>, <var>116U</var>, <var>2546U</var>, <var>1848U</var>, </td></tr>
<tr><th id="1854">1854</th><td>    <var>1864U</var>, <var>2813U</var>, <var>795U</var>, <var>2328U</var>, <var>392U</var>, <var>1282U</var>, <var>368U</var>, <var>1258U</var>, </td></tr>
<tr><th id="1855">1855</th><td>    <var>2661U</var>, <var>1460U</var>, <var>444U</var>, <var>1317U</var>, <var>509U</var>, <var>1981U</var>, <var>1943U</var>, <var>2678U</var>, </td></tr>
<tr><th id="1856">1856</th><td>    <var>1477U</var>, <var>2702U</var>, <var>1501U</var>, <var>2884U</var>, <var>3252U</var>, <var>3645U</var>, <var>4035U</var>, <var>4425U</var>, </td></tr>
<tr><th id="1857">1857</th><td>    <var>4833U</var>, <var>3055U</var>, <var>3423U</var>, <var>3816U</var>, <var>4206U</var>, <var>4581U</var>, <var>5004U</var>, <var>2971U</var>, </td></tr>
<tr><th id="1858">1858</th><td>    <var>3339U</var>, <var>3732U</var>, <var>4122U</var>, <var>4504U</var>, <var>4920U</var>, <var>3142U</var>, <var>3510U</var>, <var>3903U</var>, </td></tr>
<tr><th id="1859">1859</th><td>    <var>4293U</var>, <var>4668U</var>, <var>5091U</var>, <var>2866U</var>, <var>3234U</var>, <var>3627U</var>, <var>4017U</var>, <var>4407U</var>, </td></tr>
<tr><th id="1860">1860</th><td>    <var>4815U</var>, <var>3037U</var>, <var>3405U</var>, <var>3798U</var>, <var>4188U</var>, <var>4563U</var>, <var>4986U</var>, <var>2955U</var>, </td></tr>
<tr><th id="1861">1861</th><td>    <var>3323U</var>, <var>3716U</var>, <var>4106U</var>, <var>4488U</var>, <var>4904U</var>, <var>3126U</var>, <var>3494U</var>, <var>3887U</var>, </td></tr>
<tr><th id="1862">1862</th><td>    <var>4277U</var>, <var>4652U</var>, <var>5075U</var>, <var>3191U</var>, <var>1581U</var>, <var>1732U</var>, <var>2892U</var>, <var>3260U</var>, </td></tr>
<tr><th id="1863">1863</th><td>    <var>3653U</var>, <var>4043U</var>, <var>4433U</var>, <var>4841U</var>, <var>3063U</var>, <var>3431U</var>, <var>3824U</var>, <var>4214U</var>, </td></tr>
<tr><th id="1864">1864</th><td>    <var>4589U</var>, <var>5012U</var>, <var>2978U</var>, <var>3346U</var>, <var>3739U</var>, <var>4129U</var>, <var>4511U</var>, <var>4927U</var>, </td></tr>
<tr><th id="1865">1865</th><td>    <var>3149U</var>, <var>3517U</var>, <var>3910U</var>, <var>4300U</var>, <var>4675U</var>, <var>5098U</var>, <var>2875U</var>, <var>3243U</var>, </td></tr>
<tr><th id="1866">1866</th><td>    <var>3636U</var>, <var>4026U</var>, <var>4416U</var>, <var>4824U</var>, <var>3046U</var>, <var>3414U</var>, <var>3807U</var>, <var>4197U</var>, </td></tr>
<tr><th id="1867">1867</th><td>    <var>4572U</var>, <var>4995U</var>, <var>2963U</var>, <var>3331U</var>, <var>3724U</var>, <var>4114U</var>, <var>4496U</var>, <var>4912U</var>, </td></tr>
<tr><th id="1868">1868</th><td>    <var>3134U</var>, <var>3502U</var>, <var>3895U</var>, <var>4285U</var>, <var>4660U</var>, <var>5083U</var>, <var>2916U</var>, <var>3284U</var>, </td></tr>
<tr><th id="1869">1869</th><td>    <var>3677U</var>, <var>4067U</var>, <var>4457U</var>, <var>4865U</var>, <var>3087U</var>, <var>3455U</var>, <var>3848U</var>, <var>4238U</var>, </td></tr>
<tr><th id="1870">1870</th><td>    <var>4613U</var>, <var>5036U</var>, <var>2999U</var>, <var>3367U</var>, <var>3760U</var>, <var>4150U</var>, <var>4532U</var>, <var>4948U</var>, </td></tr>
<tr><th id="1871">1871</th><td>    <var>3170U</var>, <var>3538U</var>, <var>3931U</var>, <var>4321U</var>, <var>4696U</var>, <var>5119U</var>, <var>2924U</var>, <var>3292U</var>, </td></tr>
<tr><th id="1872">1872</th><td>    <var>3685U</var>, <var>4075U</var>, <var>4465U</var>, <var>4873U</var>, <var>3095U</var>, <var>3463U</var>, <var>3856U</var>, <var>4246U</var>, </td></tr>
<tr><th id="1873">1873</th><td>    <var>4621U</var>, <var>5044U</var>, <var>3006U</var>, <var>3374U</var>, <var>3767U</var>, <var>4157U</var>, <var>4539U</var>, <var>4955U</var>, </td></tr>
<tr><th id="1874">1874</th><td>    <var>3177U</var>, <var>3545U</var>, <var>3938U</var>, <var>4328U</var>, <var>4703U</var>, <var>5126U</var>, <var>3208U</var>, <var>3601U</var>, </td></tr>
<tr><th id="1875">1875</th><td>    <var>4789U</var>, <var>3211U</var>, <var>3604U</var>, <var>3994U</var>, <var>4384U</var>, <var>4792U</var>, <var>2900U</var>, <var>3268U</var>, </td></tr>
<tr><th id="1876">1876</th><td>    <var>3661U</var>, <var>4051U</var>, <var>4441U</var>, <var>4849U</var>, <var>3071U</var>, <var>3439U</var>, <var>3832U</var>, <var>4222U</var>, </td></tr>
<tr><th id="1877">1877</th><td>    <var>4597U</var>, <var>5020U</var>, <var>2985U</var>, <var>3353U</var>, <var>3746U</var>, <var>4136U</var>, <var>4518U</var>, <var>4934U</var>, </td></tr>
<tr><th id="1878">1878</th><td>    <var>3156U</var>, <var>3524U</var>, <var>3917U</var>, <var>4307U</var>, <var>4682U</var>, <var>5105U</var>, <var>2883U</var>, <var>3251U</var>, </td></tr>
<tr><th id="1879">1879</th><td>    <var>3644U</var>, <var>4034U</var>, <var>4424U</var>, <var>4832U</var>, <var>3054U</var>, <var>3422U</var>, <var>3815U</var>, <var>4205U</var>, </td></tr>
<tr><th id="1880">1880</th><td>    <var>4580U</var>, <var>5003U</var>, <var>2970U</var>, <var>3338U</var>, <var>3731U</var>, <var>4121U</var>, <var>4503U</var>, <var>4919U</var>, </td></tr>
<tr><th id="1881">1881</th><td>    <var>3141U</var>, <var>3509U</var>, <var>3902U</var>, <var>4292U</var>, <var>4667U</var>, <var>5090U</var>, <var>189U</var>, <var>1695U</var>, </td></tr>
<tr><th id="1882">1882</th><td>    <var>2932U</var>, <var>3300U</var>, <var>3693U</var>, <var>4083U</var>, <var>4881U</var>, <var>3103U</var>, <var>3471U</var>, <var>3864U</var>, </td></tr>
<tr><th id="1883">1883</th><td>    <var>4254U</var>, <var>4629U</var>, <var>5052U</var>, <var>3013U</var>, <var>3381U</var>, <var>3774U</var>, <var>4164U</var>, <var>4962U</var>, </td></tr>
<tr><th id="1884">1884</th><td>    <var>3184U</var>, <var>3552U</var>, <var>3945U</var>, <var>4335U</var>, <var>4710U</var>, <var>5133U</var>, <var>80U</var>, <var>91U</var>, </td></tr>
<tr><th id="1885">1885</th><td>    <var>4747U</var>, <var>2841U</var>, <var>3200U</var>, <var>4739U</var>, <var>4782U</var>, <var>2324U</var>, <var>1055U</var>, <var>3559U</var>, </td></tr>
<tr><th id="1886">1886</th><td>    <var>3952U</var>, <var>4342U</var>, <var>4717U</var>, <var>3589U</var>, <var>3982U</var>, <var>4372U</var>, <var>4770U</var>, <var>3574U</var>, </td></tr>
<tr><th id="1887">1887</th><td>    <var>3967U</var>, <var>4357U</var>, <var>4732U</var>, <var>3595U</var>, <var>3988U</var>, <var>4378U</var>, <var>4776U</var>, <var>31U</var>, </td></tr>
<tr><th id="1888">1888</th><td>    <var>64U</var>, <var>3581U</var>, <var>3974U</var>, <var>4364U</var>, <var>4754U</var>, <var>2849U</var>, <var>3217U</var>, <var>3610U</var>, </td></tr>
<tr><th id="1889">1889</th><td>    <var>4000U</var>, <var>4390U</var>, <var>4798U</var>, <var>3020U</var>, <var>3388U</var>, <var>3781U</var>, <var>4171U</var>, <var>4546U</var>, </td></tr>
<tr><th id="1890">1890</th><td>    <var>4969U</var>, <var>2940U</var>, <var>3308U</var>, <var>3701U</var>, <var>4091U</var>, <var>4473U</var>, <var>4889U</var>, <var>3111U</var>, </td></tr>
<tr><th id="1891">1891</th><td>    <var>3479U</var>, <var>3872U</var>, <var>4262U</var>, <var>4637U</var>, <var>5060U</var>, <var>2857U</var>, <var>3225U</var>, <var>3618U</var>, </td></tr>
<tr><th id="1892">1892</th><td>    <var>4008U</var>, <var>4398U</var>, <var>4806U</var>, <var>3028U</var>, <var>3396U</var>, <var>3789U</var>, <var>4179U</var>, <var>4554U</var>, </td></tr>
<tr><th id="1893">1893</th><td>    <var>4977U</var>, <var>2947U</var>, <var>3315U</var>, <var>3708U</var>, <var>4098U</var>, <var>4480U</var>, <var>4896U</var>, <var>3118U</var>, </td></tr>
<tr><th id="1894">1894</th><td>    <var>3486U</var>, <var>3879U</var>, <var>4269U</var>, <var>4644U</var>, <var>5067U</var>, <var>3566U</var>, <var>3959U</var>, <var>4349U</var>, </td></tr>
<tr><th id="1895">1895</th><td>    <var>4724U</var>, <var>50U</var>, <var>102U</var>, <var>38U</var>, <var>70U</var>, <var>25U</var>, <var>59U</var>, <var>44U</var>, </td></tr>
<tr><th id="1896">1896</th><td>    <var>75U</var>, <var>2908U</var>, <var>3276U</var>, <var>3669U</var>, <var>4059U</var>, <var>4449U</var>, <var>4857U</var>, <var>3079U</var>, </td></tr>
<tr><th id="1897">1897</th><td>    <var>3447U</var>, <var>3840U</var>, <var>4230U</var>, <var>4605U</var>, <var>5028U</var>, <var>2992U</var>, <var>3360U</var>, <var>3753U</var>, </td></tr>
<tr><th id="1898">1898</th><td>    <var>4143U</var>, <var>4525U</var>, <var>4941U</var>, <var>3163U</var>, <var>3531U</var>, <var>3924U</var>, <var>4314U</var>, <var>4689U</var>, </td></tr>
<tr><th id="1899">1899</th><td>    <var>5112U</var>, <var>4762U</var>, </td></tr>
<tr><th id="1900">1900</th><td>};</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td><em>static</em> <b>inline</b> <em>void</em> InitMSP430MCInstrInfo(MCInstrInfo *II) {</td></tr>
<tr><th id="1903">1903</th><td>  II-&gt;InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>570</var>);</td></tr>
<tr><th id="1904">1904</th><td>}</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1907">1907</th><td><u>#<span data-ppcond="607">endif</span> // GET_INSTRINFO_MC_DESC</u></td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><u>#<span data-ppcond="1909">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</span></u></td></tr>
<tr><th id="1910">1910</th><td><u>#undef GET_INSTRINFO_HEADER</u></td></tr>
<tr><th id="1911">1911</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1912">1912</th><td><b>struct</b> MSP430GenInstrInfo : <b>public</b> TargetInstrInfo {</td></tr>
<tr><th id="1913">1913</th><td>  <b>explicit</b> MSP430GenInstrInfo(<em>int</em> CFSetupOpcode = -<var>1</var>, <em>int</em> CFDestroyOpcode = -<var>1</var>, <em>int</em> CatchRetOpcode = -<var>1</var>, <em>int</em> ReturnOpcode = -<var>1</var>);</td></tr>
<tr><th id="1914">1914</th><td>  ~MSP430GenInstrInfo() override = <b>default</b>;</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>};</td></tr>
<tr><th id="1917">1917</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1918">1918</th><td><u>#<span data-ppcond="1909">endif</span> // GET_INSTRINFO_HEADER</u></td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td><u>#<span data-ppcond="1920">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</span></u></td></tr>
<tr><th id="1921">1921</th><td><u>#undef GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><u>#<span data-ppcond="1920">endif</span> // GET_INSTRINFO_HELPER_DECLS</u></td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><u>#<span data-ppcond="1926">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</span></u></td></tr>
<tr><th id="1927">1927</th><td><u>#undef GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><u>#<span data-ppcond="1926">endif</span> // GET_INSTRINFO_HELPERS</u></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><u>#<span data-ppcond="1931">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</span></u></td></tr>
<tr><th id="1932">1932</th><td><u>#undef GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1933">1933</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1934">1934</th><td><b>extern</b> <em>const</em> MCInstrDesc MSP430Insts[];</td></tr>
<tr><th id="1935">1935</th><td><b>extern</b> <em>const</em> <em>unsigned</em> MSP430InstrNameIndices[];</td></tr>
<tr><th id="1936">1936</th><td><b>extern</b> <em>const</em> <em>char</em> MSP430InstrNameData[];</td></tr>
<tr><th id="1937">1937</th><td>MSP430GenInstrInfo::MSP430GenInstrInfo(<em>int</em> CFSetupOpcode, <em>int</em> CFDestroyOpcode, <em>int</em> CatchRetOpcode, <em>int</em> ReturnOpcode)</td></tr>
<tr><th id="1938">1938</th><td>  : TargetInstrInfo(CFSetupOpcode, CFDestroyOpcode, CatchRetOpcode, ReturnOpcode) {</td></tr>
<tr><th id="1939">1939</th><td>  InitMCInstrInfo(MSP430Insts, MSP430InstrNameIndices, MSP430InstrNameData, <b>nullptr</b>, <b>nullptr</b>, <var>570</var>);</td></tr>
<tr><th id="1940">1940</th><td>}</td></tr>
<tr><th id="1941">1941</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1942">1942</th><td><u>#<span data-ppcond="1931">endif</span> // GET_INSTRINFO_CTOR_DTOR</u></td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td><u>#<span data-ppcond="1944">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_ENUM">GET_INSTRINFO_OPERAND_ENUM</span></u></td></tr>
<tr><th id="1945">1945</th><td><u>#undef GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1946">1946</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1947">1947</th><td><b>namespace</b> MSP430 {</td></tr>
<tr><th id="1948">1948</th><td><b>namespace</b> OpName {</td></tr>
<tr><th id="1949">1949</th><td><b>enum</b> {</td></tr>
<tr><th id="1950">1950</th><td>  OPERAND_LAST</td></tr>
<tr><th id="1951">1951</th><td>};</td></tr>
<tr><th id="1952">1952</th><td>} <i>// end namespace OpName</i></td></tr>
<tr><th id="1953">1953</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="1954">1954</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1955">1955</th><td><u>#<span data-ppcond="1944">endif</span> //GET_INSTRINFO_OPERAND_ENUM</u></td></tr>
<tr><th id="1956">1956</th><td></td></tr>
<tr><th id="1957">1957</th><td><u>#<span data-ppcond="1957">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</span></u></td></tr>
<tr><th id="1958">1958</th><td><u>#undef GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1959">1959</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1960">1960</th><td><b>namespace</b> MSP430 {</td></tr>
<tr><th id="1961">1961</th><td>LLVM_READONLY</td></tr>
<tr><th id="1962">1962</th><td>int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx) {</td></tr>
<tr><th id="1963">1963</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1964">1964</th><td>}</td></tr>
<tr><th id="1965">1965</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="1966">1966</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1967">1967</th><td><u>#<span data-ppcond="1957">endif</span> //GET_INSTRINFO_NAMED_OPS</u></td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td><u>#<span data-ppcond="1969">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPES_ENUM">GET_INSTRINFO_OPERAND_TYPES_ENUM</span></u></td></tr>
<tr><th id="1970">1970</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="1971">1971</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="1972">1972</th><td><b>namespace</b> MSP430 {</td></tr>
<tr><th id="1973">1973</th><td><b>namespace</b> OpTypes {</td></tr>
<tr><th id="1974">1974</th><td><b>enum</b> OperandType {</td></tr>
<tr><th id="1975">1975</th><td>  cc = <var>0</var>,</td></tr>
<tr><th id="1976">1976</th><td>  cg16imm = <var>1</var>,</td></tr>
<tr><th id="1977">1977</th><td>  cg8imm = <var>2</var>,</td></tr>
<tr><th id="1978">1978</th><td>  f32imm = <var>3</var>,</td></tr>
<tr><th id="1979">1979</th><td>  f64imm = <var>4</var>,</td></tr>
<tr><th id="1980">1980</th><td>  i16imm = <var>5</var>,</td></tr>
<tr><th id="1981">1981</th><td>  i1imm = <var>6</var>,</td></tr>
<tr><th id="1982">1982</th><td>  i32imm = <var>7</var>,</td></tr>
<tr><th id="1983">1983</th><td>  i64imm = <var>8</var>,</td></tr>
<tr><th id="1984">1984</th><td>  i8imm = <var>9</var>,</td></tr>
<tr><th id="1985">1985</th><td>  indreg = <var>10</var>,</td></tr>
<tr><th id="1986">1986</th><td>  jmptarget = <var>11</var>,</td></tr>
<tr><th id="1987">1987</th><td>  memdst = <var>12</var>,</td></tr>
<tr><th id="1988">1988</th><td>  memsrc = <var>13</var>,</td></tr>
<tr><th id="1989">1989</th><td>  postreg = <var>14</var>,</td></tr>
<tr><th id="1990">1990</th><td>  ptype0 = <var>15</var>,</td></tr>
<tr><th id="1991">1991</th><td>  ptype1 = <var>16</var>,</td></tr>
<tr><th id="1992">1992</th><td>  ptype2 = <var>17</var>,</td></tr>
<tr><th id="1993">1993</th><td>  ptype3 = <var>18</var>,</td></tr>
<tr><th id="1994">1994</th><td>  ptype4 = <var>19</var>,</td></tr>
<tr><th id="1995">1995</th><td>  ptype5 = <var>20</var>,</td></tr>
<tr><th id="1996">1996</th><td>  type0 = <var>21</var>,</td></tr>
<tr><th id="1997">1997</th><td>  type1 = <var>22</var>,</td></tr>
<tr><th id="1998">1998</th><td>  type2 = <var>23</var>,</td></tr>
<tr><th id="1999">1999</th><td>  type3 = <var>24</var>,</td></tr>
<tr><th id="2000">2000</th><td>  type4 = <var>25</var>,</td></tr>
<tr><th id="2001">2001</th><td>  type5 = <var>26</var>,</td></tr>
<tr><th id="2002">2002</th><td>  untyped_imm_0 = <var>27</var>,</td></tr>
<tr><th id="2003">2003</th><td>  GR16 = <var>28</var>,</td></tr>
<tr><th id="2004">2004</th><td>  GR8 = <var>29</var>,</td></tr>
<tr><th id="2005">2005</th><td>  OPERAND_TYPE_LIST_END</td></tr>
<tr><th id="2006">2006</th><td>};</td></tr>
<tr><th id="2007">2007</th><td>} <i>// end namespace OpTypes</i></td></tr>
<tr><th id="2008">2008</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="2009">2009</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="2010">2010</th><td><u>#<span data-ppcond="1969">endif</span> // GET_INSTRINFO_OPERAND_TYPES_ENUM</u></td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td><u>#<span data-ppcond="2012">ifdef</span> <span class="macro" data-ref="_M/GET_INSTRINFO_OPERAND_TYPE">GET_INSTRINFO_OPERAND_TYPE</span></u></td></tr>
<tr><th id="2013">2013</th><td><u>#undef GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="2014">2014</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="2015">2015</th><td><b>namespace</b> MSP430 {</td></tr>
<tr><th id="2016">2016</th><td>LLVM_READONLY</td></tr>
<tr><th id="2017">2017</th><td><em>static</em> <em>int</em> getOperandType(uint16_t Opcode, uint16_t OpIdx) {</td></tr>
<tr><th id="2018">2018</th><td>  <em>const</em> uint16_t Offsets[] = {</td></tr>
<tr><th id="2019">2019</th><td>    <var>0</var>,</td></tr>
<tr><th id="2020">2020</th><td>    <var>1</var>,</td></tr>
<tr><th id="2021">2021</th><td>    <var>1</var>,</td></tr>
<tr><th id="2022">2022</th><td>    <var>1</var>,</td></tr>
<tr><th id="2023">2023</th><td>    <var>2</var>,</td></tr>
<tr><th id="2024">2024</th><td>    <var>3</var>,</td></tr>
<tr><th id="2025">2025</th><td>    <var>4</var>,</td></tr>
<tr><th id="2026">2026</th><td>    <var>5</var>,</td></tr>
<tr><th id="2027">2027</th><td>    <var>5</var>,</td></tr>
<tr><th id="2028">2028</th><td>    <var>8</var>,</td></tr>
<tr><th id="2029">2029</th><td>    <var>12</var>,</td></tr>
<tr><th id="2030">2030</th><td>    <var>13</var>,</td></tr>
<tr><th id="2031">2031</th><td>    <var>17</var>,</td></tr>
<tr><th id="2032">2032</th><td>    <var>20</var>,</td></tr>
<tr><th id="2033">2033</th><td>    <var>20</var>,</td></tr>
<tr><th id="2034">2034</th><td>    <var>20</var>,</td></tr>
<tr><th id="2035">2035</th><td>    <var>21</var>,</td></tr>
<tr><th id="2036">2036</th><td>    <var>23</var>,</td></tr>
<tr><th id="2037">2037</th><td>    <var>25</var>,</td></tr>
<tr><th id="2038">2038</th><td>    <var>25</var>,</td></tr>
<tr><th id="2039">2039</th><td>    <var>26</var>,</td></tr>
<tr><th id="2040">2040</th><td>    <var>27</var>,</td></tr>
<tr><th id="2041">2041</th><td>    <var>31</var>,</td></tr>
<tr><th id="2042">2042</th><td>    <var>33</var>,</td></tr>
<tr><th id="2043">2043</th><td>    <var>33</var>,</td></tr>
<tr><th id="2044">2044</th><td>    <var>39</var>,</td></tr>
<tr><th id="2045">2045</th><td>    <var>40</var>,</td></tr>
<tr><th id="2046">2046</th><td>    <var>41</var>,</td></tr>
<tr><th id="2047">2047</th><td>    <var>44</var>,</td></tr>
<tr><th id="2048">2048</th><td>    <var>44</var>,</td></tr>
<tr><th id="2049">2049</th><td>    <var>46</var>,</td></tr>
<tr><th id="2050">2050</th><td>    <var>47</var>,</td></tr>
<tr><th id="2051">2051</th><td>    <var>47</var>,</td></tr>
<tr><th id="2052">2052</th><td>    <var>47</var>,</td></tr>
<tr><th id="2053">2053</th><td>    <var>47</var>,</td></tr>
<tr><th id="2054">2054</th><td>    <var>47</var>,</td></tr>
<tr><th id="2055">2055</th><td>    <var>47</var>,</td></tr>
<tr><th id="2056">2056</th><td>    <var>49</var>,</td></tr>
<tr><th id="2057">2057</th><td>    <var>52</var>,</td></tr>
<tr><th id="2058">2058</th><td>    <var>52</var>,</td></tr>
<tr><th id="2059">2059</th><td>    <var>55</var>,</td></tr>
<tr><th id="2060">2060</th><td>    <var>58</var>,</td></tr>
<tr><th id="2061">2061</th><td>    <var>61</var>,</td></tr>
<tr><th id="2062">2062</th><td>    <var>64</var>,</td></tr>
<tr><th id="2063">2063</th><td>    <var>67</var>,</td></tr>
<tr><th id="2064">2064</th><td>    <var>70</var>,</td></tr>
<tr><th id="2065">2065</th><td>    <var>73</var>,</td></tr>
<tr><th id="2066">2066</th><td>    <var>76</var>,</td></tr>
<tr><th id="2067">2067</th><td>    <var>79</var>,</td></tr>
<tr><th id="2068">2068</th><td>    <var>82</var>,</td></tr>
<tr><th id="2069">2069</th><td>    <var>83</var>,</td></tr>
<tr><th id="2070">2070</th><td>    <var>84</var>,</td></tr>
<tr><th id="2071">2071</th><td>    <var>86</var>,</td></tr>
<tr><th id="2072">2072</th><td>    <var>88</var>,</td></tr>
<tr><th id="2073">2073</th><td>    <var>91</var>,</td></tr>
<tr><th id="2074">2074</th><td>    <var>93</var>,</td></tr>
<tr><th id="2075">2075</th><td>    <var>97</var>,</td></tr>
<tr><th id="2076">2076</th><td>    <var>99</var>,</td></tr>
<tr><th id="2077">2077</th><td>    <var>101</var>,</td></tr>
<tr><th id="2078">2078</th><td>    <var>103</var>,</td></tr>
<tr><th id="2079">2079</th><td>    <var>105</var>,</td></tr>
<tr><th id="2080">2080</th><td>    <var>107</var>,</td></tr>
<tr><th id="2081">2081</th><td>    <var>109</var>,</td></tr>
<tr><th id="2082">2082</th><td>    <var>111</var>,</td></tr>
<tr><th id="2083">2083</th><td>    <var>113</var>,</td></tr>
<tr><th id="2084">2084</th><td>    <var>115</var>,</td></tr>
<tr><th id="2085">2085</th><td>    <var>117</var>,</td></tr>
<tr><th id="2086">2086</th><td>    <var>119</var>,</td></tr>
<tr><th id="2087">2087</th><td>    <var>121</var>,</td></tr>
<tr><th id="2088">2088</th><td>    <var>122</var>,</td></tr>
<tr><th id="2089">2089</th><td>    <var>124</var>,</td></tr>
<tr><th id="2090">2090</th><td>    <var>126</var>,</td></tr>
<tr><th id="2091">2091</th><td>    <var>128</var>,</td></tr>
<tr><th id="2092">2092</th><td>    <var>133</var>,</td></tr>
<tr><th id="2093">2093</th><td>    <var>138</var>,</td></tr>
<tr><th id="2094">2094</th><td>    <var>143</var>,</td></tr>
<tr><th id="2095">2095</th><td>    <var>145</var>,</td></tr>
<tr><th id="2096">2096</th><td>    <var>150</var>,</td></tr>
<tr><th id="2097">2097</th><td>    <var>155</var>,</td></tr>
<tr><th id="2098">2098</th><td>    <var>159</var>,</td></tr>
<tr><th id="2099">2099</th><td>    <var>162</var>,</td></tr>
<tr><th id="2100">2100</th><td>    <var>165</var>,</td></tr>
<tr><th id="2101">2101</th><td>    <var>168</var>,</td></tr>
<tr><th id="2102">2102</th><td>    <var>171</var>,</td></tr>
<tr><th id="2103">2103</th><td>    <var>174</var>,</td></tr>
<tr><th id="2104">2104</th><td>    <var>177</var>,</td></tr>
<tr><th id="2105">2105</th><td>    <var>180</var>,</td></tr>
<tr><th id="2106">2106</th><td>    <var>183</var>,</td></tr>
<tr><th id="2107">2107</th><td>    <var>186</var>,</td></tr>
<tr><th id="2108">2108</th><td>    <var>189</var>,</td></tr>
<tr><th id="2109">2109</th><td>    <var>192</var>,</td></tr>
<tr><th id="2110">2110</th><td>    <var>195</var>,</td></tr>
<tr><th id="2111">2111</th><td>    <var>198</var>,</td></tr>
<tr><th id="2112">2112</th><td>    <var>200</var>,</td></tr>
<tr><th id="2113">2113</th><td>    <var>202</var>,</td></tr>
<tr><th id="2114">2114</th><td>    <var>203</var>,</td></tr>
<tr><th id="2115">2115</th><td>    <var>204</var>,</td></tr>
<tr><th id="2116">2116</th><td>    <var>205</var>,</td></tr>
<tr><th id="2117">2117</th><td>    <var>207</var>,</td></tr>
<tr><th id="2118">2118</th><td>    <var>209</var>,</td></tr>
<tr><th id="2119">2119</th><td>    <var>211</var>,</td></tr>
<tr><th id="2120">2120</th><td>    <var>213</var>,</td></tr>
<tr><th id="2121">2121</th><td>    <var>214</var>,</td></tr>
<tr><th id="2122">2122</th><td>    <var>217</var>,</td></tr>
<tr><th id="2123">2123</th><td>    <var>219</var>,</td></tr>
<tr><th id="2124">2124</th><td>    <var>222</var>,</td></tr>
<tr><th id="2125">2125</th><td>    <var>224</var>,</td></tr>
<tr><th id="2126">2126</th><td>    <var>227</var>,</td></tr>
<tr><th id="2127">2127</th><td>    <var>230</var>,</td></tr>
<tr><th id="2128">2128</th><td>    <var>233</var>,</td></tr>
<tr><th id="2129">2129</th><td>    <var>237</var>,</td></tr>
<tr><th id="2130">2130</th><td>    <var>241</var>,</td></tr>
<tr><th id="2131">2131</th><td>    <var>245</var>,</td></tr>
<tr><th id="2132">2132</th><td>    <var>249</var>,</td></tr>
<tr><th id="2133">2133</th><td>    <var>253</var>,</td></tr>
<tr><th id="2134">2134</th><td>    <var>257</var>,</td></tr>
<tr><th id="2135">2135</th><td>    <var>262</var>,</td></tr>
<tr><th id="2136">2136</th><td>    <var>266</var>,</td></tr>
<tr><th id="2137">2137</th><td>    <var>271</var>,</td></tr>
<tr><th id="2138">2138</th><td>    <var>275</var>,</td></tr>
<tr><th id="2139">2139</th><td>    <var>280</var>,</td></tr>
<tr><th id="2140">2140</th><td>    <var>284</var>,</td></tr>
<tr><th id="2141">2141</th><td>    <var>289</var>,</td></tr>
<tr><th id="2142">2142</th><td>    <var>293</var>,</td></tr>
<tr><th id="2143">2143</th><td>    <var>297</var>,</td></tr>
<tr><th id="2144">2144</th><td>    <var>300</var>,</td></tr>
<tr><th id="2145">2145</th><td>    <var>303</var>,</td></tr>
<tr><th id="2146">2146</th><td>    <var>306</var>,</td></tr>
<tr><th id="2147">2147</th><td>    <var>309</var>,</td></tr>
<tr><th id="2148">2148</th><td>    <var>312</var>,</td></tr>
<tr><th id="2149">2149</th><td>    <var>315</var>,</td></tr>
<tr><th id="2150">2150</th><td>    <var>318</var>,</td></tr>
<tr><th id="2151">2151</th><td>    <var>321</var>,</td></tr>
<tr><th id="2152">2152</th><td>    <var>325</var>,</td></tr>
<tr><th id="2153">2153</th><td>    <var>329</var>,</td></tr>
<tr><th id="2154">2154</th><td>    <var>333</var>,</td></tr>
<tr><th id="2155">2155</th><td>    <var>337</var>,</td></tr>
<tr><th id="2156">2156</th><td>    <var>341</var>,</td></tr>
<tr><th id="2157">2157</th><td>    <var>345</var>,</td></tr>
<tr><th id="2158">2158</th><td>    <var>349</var>,</td></tr>
<tr><th id="2159">2159</th><td>    <var>353</var>,</td></tr>
<tr><th id="2160">2160</th><td>    <var>356</var>,</td></tr>
<tr><th id="2161">2161</th><td>    <var>359</var>,</td></tr>
<tr><th id="2162">2162</th><td>    <var>362</var>,</td></tr>
<tr><th id="2163">2163</th><td>    <var>366</var>,</td></tr>
<tr><th id="2164">2164</th><td>    <var>370</var>,</td></tr>
<tr><th id="2165">2165</th><td>    <var>373</var>,</td></tr>
<tr><th id="2166">2166</th><td>    <var>376</var>,</td></tr>
<tr><th id="2167">2167</th><td>    <var>379</var>,</td></tr>
<tr><th id="2168">2168</th><td>    <var>382</var>,</td></tr>
<tr><th id="2169">2169</th><td>    <var>384</var>,</td></tr>
<tr><th id="2170">2170</th><td>    <var>386</var>,</td></tr>
<tr><th id="2171">2171</th><td>    <var>388</var>,</td></tr>
<tr><th id="2172">2172</th><td>    <var>390</var>,</td></tr>
<tr><th id="2173">2173</th><td>    <var>392</var>,</td></tr>
<tr><th id="2174">2174</th><td>    <var>394</var>,</td></tr>
<tr><th id="2175">2175</th><td>    <var>396</var>,</td></tr>
<tr><th id="2176">2176</th><td>    <var>398</var>,</td></tr>
<tr><th id="2177">2177</th><td>    <var>400</var>,</td></tr>
<tr><th id="2178">2178</th><td>    <var>402</var>,</td></tr>
<tr><th id="2179">2179</th><td>    <var>404</var>,</td></tr>
<tr><th id="2180">2180</th><td>    <var>406</var>,</td></tr>
<tr><th id="2181">2181</th><td>    <var>408</var>,</td></tr>
<tr><th id="2182">2182</th><td>    <var>411</var>,</td></tr>
<tr><th id="2183">2183</th><td>    <var>413</var>,</td></tr>
<tr><th id="2184">2184</th><td>    <var>416</var>,</td></tr>
<tr><th id="2185">2185</th><td>    <var>419</var>,</td></tr>
<tr><th id="2186">2186</th><td>    <var>422</var>,</td></tr>
<tr><th id="2187">2187</th><td>    <var>425</var>,</td></tr>
<tr><th id="2188">2188</th><td>    <var>428</var>,</td></tr>
<tr><th id="2189">2189</th><td>    <var>431</var>,</td></tr>
<tr><th id="2190">2190</th><td>    <var>434</var>,</td></tr>
<tr><th id="2191">2191</th><td>    <var>437</var>,</td></tr>
<tr><th id="2192">2192</th><td>    <var>440</var>,</td></tr>
<tr><th id="2193">2193</th><td>    <var>443</var>,</td></tr>
<tr><th id="2194">2194</th><td>    <var>446</var>,</td></tr>
<tr><th id="2195">2195</th><td>    <var>449</var>,</td></tr>
<tr><th id="2196">2196</th><td>    <var>451</var>,</td></tr>
<tr><th id="2197">2197</th><td>    <var>452</var>,</td></tr>
<tr><th id="2198">2198</th><td>    <var>455</var>,</td></tr>
<tr><th id="2199">2199</th><td>    <var>459</var>,</td></tr>
<tr><th id="2200">2200</th><td>    <var>462</var>,</td></tr>
<tr><th id="2201">2201</th><td>    <var>466</var>,</td></tr>
<tr><th id="2202">2202</th><td>    <var>468</var>,</td></tr>
<tr><th id="2203">2203</th><td>    <var>470</var>,</td></tr>
<tr><th id="2204">2204</th><td>    <var>472</var>,</td></tr>
<tr><th id="2205">2205</th><td>    <var>474</var>,</td></tr>
<tr><th id="2206">2206</th><td>    <var>476</var>,</td></tr>
<tr><th id="2207">2207</th><td>    <var>478</var>,</td></tr>
<tr><th id="2208">2208</th><td>    <var>480</var>,</td></tr>
<tr><th id="2209">2209</th><td>    <var>482</var>,</td></tr>
<tr><th id="2210">2210</th><td>    <var>484</var>,</td></tr>
<tr><th id="2211">2211</th><td>    <var>486</var>,</td></tr>
<tr><th id="2212">2212</th><td>    <var>488</var>,</td></tr>
<tr><th id="2213">2213</th><td>    <var>490</var>,</td></tr>
<tr><th id="2214">2214</th><td>    <var>492</var>,</td></tr>
<tr><th id="2215">2215</th><td>    <var>494</var>,</td></tr>
<tr><th id="2216">2216</th><td>    <var>496</var>,</td></tr>
<tr><th id="2217">2217</th><td>    <var>498</var>,</td></tr>
<tr><th id="2218">2218</th><td>    <var>500</var>,</td></tr>
<tr><th id="2219">2219</th><td>    <var>503</var>,</td></tr>
<tr><th id="2220">2220</th><td>    <var>506</var>,</td></tr>
<tr><th id="2221">2221</th><td>    <var>509</var>,</td></tr>
<tr><th id="2222">2222</th><td>    <var>512</var>,</td></tr>
<tr><th id="2223">2223</th><td>    <var>515</var>,</td></tr>
<tr><th id="2224">2224</th><td>    <var>518</var>,</td></tr>
<tr><th id="2225">2225</th><td>    <var>522</var>,</td></tr>
<tr><th id="2226">2226</th><td>    <var>524</var>,</td></tr>
<tr><th id="2227">2227</th><td>    <var>526</var>,</td></tr>
<tr><th id="2228">2228</th><td>    <var>528</var>,</td></tr>
<tr><th id="2229">2229</th><td>    <var>532</var>,</td></tr>
<tr><th id="2230">2230</th><td>    <var>536</var>,</td></tr>
<tr><th id="2231">2231</th><td>    <var>540</var>,</td></tr>
<tr><th id="2232">2232</th><td>    <var>543</var>,</td></tr>
<tr><th id="2233">2233</th><td>    <var>546</var>,</td></tr>
<tr><th id="2234">2234</th><td>    <var>548</var>,</td></tr>
<tr><th id="2235">2235</th><td>    <var>550</var>,</td></tr>
<tr><th id="2236">2236</th><td>    <var>552</var>,</td></tr>
<tr><th id="2237">2237</th><td>    <var>554</var>,</td></tr>
<tr><th id="2238">2238</th><td>    <var>556</var>,</td></tr>
<tr><th id="2239">2239</th><td>    <var>558</var>,</td></tr>
<tr><th id="2240">2240</th><td>    <var>560</var>,</td></tr>
<tr><th id="2241">2241</th><td>    <var>562</var>,</td></tr>
<tr><th id="2242">2242</th><td>    <var>564</var>,</td></tr>
<tr><th id="2243">2243</th><td>    <var>566</var>,</td></tr>
<tr><th id="2244">2244</th><td>    <var>568</var>,</td></tr>
<tr><th id="2245">2245</th><td>    <var>570</var>,</td></tr>
<tr><th id="2246">2246</th><td>    <var>572</var>,</td></tr>
<tr><th id="2247">2247</th><td>    <var>575</var>,</td></tr>
<tr><th id="2248">2248</th><td>    <var>578</var>,</td></tr>
<tr><th id="2249">2249</th><td>    <var>582</var>,</td></tr>
<tr><th id="2250">2250</th><td>    <var>585</var>,</td></tr>
<tr><th id="2251">2251</th><td>    <var>588</var>,</td></tr>
<tr><th id="2252">2252</th><td>    <var>591</var>,</td></tr>
<tr><th id="2253">2253</th><td>    <var>594</var>,</td></tr>
<tr><th id="2254">2254</th><td>    <var>597</var>,</td></tr>
<tr><th id="2255">2255</th><td>    <var>601</var>,</td></tr>
<tr><th id="2256">2256</th><td>    <var>604</var>,</td></tr>
<tr><th id="2257">2257</th><td>    <var>608</var>,</td></tr>
<tr><th id="2258">2258</th><td>    <var>611</var>,</td></tr>
<tr><th id="2259">2259</th><td>    <var>614</var>,</td></tr>
<tr><th id="2260">2260</th><td>    <var>617</var>,</td></tr>
<tr><th id="2261">2261</th><td>    <var>621</var>,</td></tr>
<tr><th id="2262">2262</th><td>    <var>624</var>,</td></tr>
<tr><th id="2263">2263</th><td>    <var>627</var>,</td></tr>
<tr><th id="2264">2264</th><td>    <var>630</var>,</td></tr>
<tr><th id="2265">2265</th><td>    <var>633</var>,</td></tr>
<tr><th id="2266">2266</th><td>    <var>636</var>,</td></tr>
<tr><th id="2267">2267</th><td>    <var>640</var>,</td></tr>
<tr><th id="2268">2268</th><td>    <var>643</var>,</td></tr>
<tr><th id="2269">2269</th><td>    <var>647</var>,</td></tr>
<tr><th id="2270">2270</th><td>    <var>650</var>,</td></tr>
<tr><th id="2271">2271</th><td>    <var>653</var>,</td></tr>
<tr><th id="2272">2272</th><td>    <var>656</var>,</td></tr>
<tr><th id="2273">2273</th><td>    <var>660</var>,</td></tr>
<tr><th id="2274">2274</th><td>    <var>663</var>,</td></tr>
<tr><th id="2275">2275</th><td>    <var>666</var>,</td></tr>
<tr><th id="2276">2276</th><td>    <var>669</var>,</td></tr>
<tr><th id="2277">2277</th><td>    <var>672</var>,</td></tr>
<tr><th id="2278">2278</th><td>    <var>675</var>,</td></tr>
<tr><th id="2279">2279</th><td>    <var>679</var>,</td></tr>
<tr><th id="2280">2280</th><td>    <var>682</var>,</td></tr>
<tr><th id="2281">2281</th><td>    <var>686</var>,</td></tr>
<tr><th id="2282">2282</th><td>    <var>689</var>,</td></tr>
<tr><th id="2283">2283</th><td>    <var>692</var>,</td></tr>
<tr><th id="2284">2284</th><td>    <var>695</var>,</td></tr>
<tr><th id="2285">2285</th><td>    <var>699</var>,</td></tr>
<tr><th id="2286">2286</th><td>    <var>702</var>,</td></tr>
<tr><th id="2287">2287</th><td>    <var>705</var>,</td></tr>
<tr><th id="2288">2288</th><td>    <var>708</var>,</td></tr>
<tr><th id="2289">2289</th><td>    <var>711</var>,</td></tr>
<tr><th id="2290">2290</th><td>    <var>714</var>,</td></tr>
<tr><th id="2291">2291</th><td>    <var>718</var>,</td></tr>
<tr><th id="2292">2292</th><td>    <var>721</var>,</td></tr>
<tr><th id="2293">2293</th><td>    <var>725</var>,</td></tr>
<tr><th id="2294">2294</th><td>    <var>728</var>,</td></tr>
<tr><th id="2295">2295</th><td>    <var>731</var>,</td></tr>
<tr><th id="2296">2296</th><td>    <var>733</var>,</td></tr>
<tr><th id="2297">2297</th><td>    <var>735</var>,</td></tr>
<tr><th id="2298">2298</th><td>    <var>738</var>,</td></tr>
<tr><th id="2299">2299</th><td>    <var>741</var>,</td></tr>
<tr><th id="2300">2300</th><td>    <var>745</var>,</td></tr>
<tr><th id="2301">2301</th><td>    <var>748</var>,</td></tr>
<tr><th id="2302">2302</th><td>    <var>751</var>,</td></tr>
<tr><th id="2303">2303</th><td>    <var>754</var>,</td></tr>
<tr><th id="2304">2304</th><td>    <var>757</var>,</td></tr>
<tr><th id="2305">2305</th><td>    <var>760</var>,</td></tr>
<tr><th id="2306">2306</th><td>    <var>764</var>,</td></tr>
<tr><th id="2307">2307</th><td>    <var>767</var>,</td></tr>
<tr><th id="2308">2308</th><td>    <var>771</var>,</td></tr>
<tr><th id="2309">2309</th><td>    <var>774</var>,</td></tr>
<tr><th id="2310">2310</th><td>    <var>777</var>,</td></tr>
<tr><th id="2311">2311</th><td>    <var>780</var>,</td></tr>
<tr><th id="2312">2312</th><td>    <var>784</var>,</td></tr>
<tr><th id="2313">2313</th><td>    <var>787</var>,</td></tr>
<tr><th id="2314">2314</th><td>    <var>790</var>,</td></tr>
<tr><th id="2315">2315</th><td>    <var>793</var>,</td></tr>
<tr><th id="2316">2316</th><td>    <var>796</var>,</td></tr>
<tr><th id="2317">2317</th><td>    <var>799</var>,</td></tr>
<tr><th id="2318">2318</th><td>    <var>803</var>,</td></tr>
<tr><th id="2319">2319</th><td>    <var>806</var>,</td></tr>
<tr><th id="2320">2320</th><td>    <var>810</var>,</td></tr>
<tr><th id="2321">2321</th><td>    <var>813</var>,</td></tr>
<tr><th id="2322">2322</th><td>    <var>816</var>,</td></tr>
<tr><th id="2323">2323</th><td>    <var>819</var>,</td></tr>
<tr><th id="2324">2324</th><td>    <var>823</var>,</td></tr>
<tr><th id="2325">2325</th><td>    <var>826</var>,</td></tr>
<tr><th id="2326">2326</th><td>    <var>829</var>,</td></tr>
<tr><th id="2327">2327</th><td>    <var>832</var>,</td></tr>
<tr><th id="2328">2328</th><td>    <var>835</var>,</td></tr>
<tr><th id="2329">2329</th><td>    <var>838</var>,</td></tr>
<tr><th id="2330">2330</th><td>    <var>842</var>,</td></tr>
<tr><th id="2331">2331</th><td>    <var>845</var>,</td></tr>
<tr><th id="2332">2332</th><td>    <var>849</var>,</td></tr>
<tr><th id="2333">2333</th><td>    <var>852</var>,</td></tr>
<tr><th id="2334">2334</th><td>    <var>855</var>,</td></tr>
<tr><th id="2335">2335</th><td>    <var>858</var>,</td></tr>
<tr><th id="2336">2336</th><td>    <var>862</var>,</td></tr>
<tr><th id="2337">2337</th><td>    <var>865</var>,</td></tr>
<tr><th id="2338">2338</th><td>    <var>868</var>,</td></tr>
<tr><th id="2339">2339</th><td>    <var>871</var>,</td></tr>
<tr><th id="2340">2340</th><td>    <var>874</var>,</td></tr>
<tr><th id="2341">2341</th><td>    <var>877</var>,</td></tr>
<tr><th id="2342">2342</th><td>    <var>881</var>,</td></tr>
<tr><th id="2343">2343</th><td>    <var>884</var>,</td></tr>
<tr><th id="2344">2344</th><td>    <var>888</var>,</td></tr>
<tr><th id="2345">2345</th><td>    <var>891</var>,</td></tr>
<tr><th id="2346">2346</th><td>    <var>894</var>,</td></tr>
<tr><th id="2347">2347</th><td>    <var>897</var>,</td></tr>
<tr><th id="2348">2348</th><td>    <var>901</var>,</td></tr>
<tr><th id="2349">2349</th><td>    <var>904</var>,</td></tr>
<tr><th id="2350">2350</th><td>    <var>907</var>,</td></tr>
<tr><th id="2351">2351</th><td>    <var>910</var>,</td></tr>
<tr><th id="2352">2352</th><td>    <var>913</var>,</td></tr>
<tr><th id="2353">2353</th><td>    <var>916</var>,</td></tr>
<tr><th id="2354">2354</th><td>    <var>920</var>,</td></tr>
<tr><th id="2355">2355</th><td>    <var>923</var>,</td></tr>
<tr><th id="2356">2356</th><td>    <var>927</var>,</td></tr>
<tr><th id="2357">2357</th><td>    <var>930</var>,</td></tr>
<tr><th id="2358">2358</th><td>    <var>933</var>,</td></tr>
<tr><th id="2359">2359</th><td>    <var>936</var>,</td></tr>
<tr><th id="2360">2360</th><td>    <var>940</var>,</td></tr>
<tr><th id="2361">2361</th><td>    <var>943</var>,</td></tr>
<tr><th id="2362">2362</th><td>    <var>946</var>,</td></tr>
<tr><th id="2363">2363</th><td>    <var>949</var>,</td></tr>
<tr><th id="2364">2364</th><td>    <var>952</var>,</td></tr>
<tr><th id="2365">2365</th><td>    <var>955</var>,</td></tr>
<tr><th id="2366">2366</th><td>    <var>959</var>,</td></tr>
<tr><th id="2367">2367</th><td>    <var>962</var>,</td></tr>
<tr><th id="2368">2368</th><td>    <var>966</var>,</td></tr>
<tr><th id="2369">2369</th><td>    <var>969</var>,</td></tr>
<tr><th id="2370">2370</th><td>    <var>972</var>,</td></tr>
<tr><th id="2371">2371</th><td>    <var>975</var>,</td></tr>
<tr><th id="2372">2372</th><td>    <var>979</var>,</td></tr>
<tr><th id="2373">2373</th><td>    <var>982</var>,</td></tr>
<tr><th id="2374">2374</th><td>    <var>985</var>,</td></tr>
<tr><th id="2375">2375</th><td>    <var>988</var>,</td></tr>
<tr><th id="2376">2376</th><td>    <var>990</var>,</td></tr>
<tr><th id="2377">2377</th><td>    <var>992</var>,</td></tr>
<tr><th id="2378">2378</th><td>    <var>995</var>,</td></tr>
<tr><th id="2379">2379</th><td>    <var>997</var>,</td></tr>
<tr><th id="2380">2380</th><td>    <var>999</var>,</td></tr>
<tr><th id="2381">2381</th><td>    <var>1001</var>,</td></tr>
<tr><th id="2382">2382</th><td>    <var>1004</var>,</td></tr>
<tr><th id="2383">2383</th><td>    <var>1007</var>,</td></tr>
<tr><th id="2384">2384</th><td>    <var>1011</var>,</td></tr>
<tr><th id="2385">2385</th><td>    <var>1014</var>,</td></tr>
<tr><th id="2386">2386</th><td>    <var>1017</var>,</td></tr>
<tr><th id="2387">2387</th><td>    <var>1020</var>,</td></tr>
<tr><th id="2388">2388</th><td>    <var>1022</var>,</td></tr>
<tr><th id="2389">2389</th><td>    <var>1024</var>,</td></tr>
<tr><th id="2390">2390</th><td>    <var>1027</var>,</td></tr>
<tr><th id="2391">2391</th><td>    <var>1029</var>,</td></tr>
<tr><th id="2392">2392</th><td>    <var>1031</var>,</td></tr>
<tr><th id="2393">2393</th><td>    <var>1033</var>,</td></tr>
<tr><th id="2394">2394</th><td>    <var>1034</var>,</td></tr>
<tr><th id="2395">2395</th><td>    <var>1036</var>,</td></tr>
<tr><th id="2396">2396</th><td>    <var>1037</var>,</td></tr>
<tr><th id="2397">2397</th><td>    <var>1038</var>,</td></tr>
<tr><th id="2398">2398</th><td>    <var>1040</var>,</td></tr>
<tr><th id="2399">2399</th><td>    <var>1041</var>,</td></tr>
<tr><th id="2400">2400</th><td>    <var>1042</var>,</td></tr>
<tr><th id="2401">2401</th><td>    <var>1043</var>,</td></tr>
<tr><th id="2402">2402</th><td>    <var>1046</var>,</td></tr>
<tr><th id="2403">2403</th><td>    <var>1049</var>,</td></tr>
<tr><th id="2404">2404</th><td>    <var>1053</var>,</td></tr>
<tr><th id="2405">2405</th><td>    <var>1056</var>,</td></tr>
<tr><th id="2406">2406</th><td>    <var>1059</var>,</td></tr>
<tr><th id="2407">2407</th><td>    <var>1062</var>,</td></tr>
<tr><th id="2408">2408</th><td>    <var>1064</var>,</td></tr>
<tr><th id="2409">2409</th><td>    <var>1066</var>,</td></tr>
<tr><th id="2410">2410</th><td>    <var>1069</var>,</td></tr>
<tr><th id="2411">2411</th><td>    <var>1071</var>,</td></tr>
<tr><th id="2412">2412</th><td>    <var>1073</var>,</td></tr>
<tr><th id="2413">2413</th><td>    <var>1075</var>,</td></tr>
<tr><th id="2414">2414</th><td>    <var>1078</var>,</td></tr>
<tr><th id="2415">2415</th><td>    <var>1081</var>,</td></tr>
<tr><th id="2416">2416</th><td>    <var>1085</var>,</td></tr>
<tr><th id="2417">2417</th><td>    <var>1088</var>,</td></tr>
<tr><th id="2418">2418</th><td>    <var>1091</var>,</td></tr>
<tr><th id="2419">2419</th><td>    <var>1094</var>,</td></tr>
<tr><th id="2420">2420</th><td>    <var>1096</var>,</td></tr>
<tr><th id="2421">2421</th><td>    <var>1098</var>,</td></tr>
<tr><th id="2422">2422</th><td>    <var>1101</var>,</td></tr>
<tr><th id="2423">2423</th><td>    <var>1103</var>,</td></tr>
<tr><th id="2424">2424</th><td>    <var>1105</var>,</td></tr>
<tr><th id="2425">2425</th><td>    <var>1107</var>,</td></tr>
<tr><th id="2426">2426</th><td>    <var>1110</var>,</td></tr>
<tr><th id="2427">2427</th><td>    <var>1113</var>,</td></tr>
<tr><th id="2428">2428</th><td>    <var>1117</var>,</td></tr>
<tr><th id="2429">2429</th><td>    <var>1120</var>,</td></tr>
<tr><th id="2430">2430</th><td>    <var>1123</var>,</td></tr>
<tr><th id="2431">2431</th><td>    <var>1126</var>,</td></tr>
<tr><th id="2432">2432</th><td>    <var>1129</var>,</td></tr>
<tr><th id="2433">2433</th><td>    <var>1132</var>,</td></tr>
<tr><th id="2434">2434</th><td>    <var>1136</var>,</td></tr>
<tr><th id="2435">2435</th><td>    <var>1139</var>,</td></tr>
<tr><th id="2436">2436</th><td>    <var>1143</var>,</td></tr>
<tr><th id="2437">2437</th><td>    <var>1146</var>,</td></tr>
<tr><th id="2438">2438</th><td>    <var>1149</var>,</td></tr>
<tr><th id="2439">2439</th><td>    <var>1152</var>,</td></tr>
<tr><th id="2440">2440</th><td>    <var>1156</var>,</td></tr>
<tr><th id="2441">2441</th><td>    <var>1159</var>,</td></tr>
<tr><th id="2442">2442</th><td>    <var>1162</var>,</td></tr>
<tr><th id="2443">2443</th><td>    <var>1165</var>,</td></tr>
<tr><th id="2444">2444</th><td>    <var>1168</var>,</td></tr>
<tr><th id="2445">2445</th><td>    <var>1171</var>,</td></tr>
<tr><th id="2446">2446</th><td>    <var>1175</var>,</td></tr>
<tr><th id="2447">2447</th><td>    <var>1178</var>,</td></tr>
<tr><th id="2448">2448</th><td>    <var>1182</var>,</td></tr>
<tr><th id="2449">2449</th><td>    <var>1185</var>,</td></tr>
<tr><th id="2450">2450</th><td>    <var>1187</var>,</td></tr>
<tr><th id="2451">2451</th><td>    <var>1188</var>,</td></tr>
<tr><th id="2452">2452</th><td>    <var>1191</var>,</td></tr>
<tr><th id="2453">2453</th><td>    <var>1194</var>,</td></tr>
<tr><th id="2454">2454</th><td>    <var>1198</var>,</td></tr>
<tr><th id="2455">2455</th><td>    <var>1201</var>,</td></tr>
<tr><th id="2456">2456</th><td>    <var>1204</var>,</td></tr>
<tr><th id="2457">2457</th><td>    <var>1206</var>,</td></tr>
<tr><th id="2458">2458</th><td>    <var>1208</var>,</td></tr>
<tr><th id="2459">2459</th><td>    <var>1211</var>,</td></tr>
<tr><th id="2460">2460</th><td>    <var>1213</var>,</td></tr>
<tr><th id="2461">2461</th><td>    <var>1216</var>,</td></tr>
<tr><th id="2462">2462</th><td>    <var>1218</var>,</td></tr>
<tr><th id="2463">2463</th><td>    <var>1221</var>,</td></tr>
<tr><th id="2464">2464</th><td>    <var>1224</var>,</td></tr>
<tr><th id="2465">2465</th><td>    <var>1228</var>,</td></tr>
<tr><th id="2466">2466</th><td>    <var>1231</var>,</td></tr>
<tr><th id="2467">2467</th><td>    <var>1234</var>,</td></tr>
<tr><th id="2468">2468</th><td>    <var>1236</var>,</td></tr>
<tr><th id="2469">2469</th><td>    <var>1238</var>,</td></tr>
<tr><th id="2470">2470</th><td>    <var>1241</var>,</td></tr>
<tr><th id="2471">2471</th><td>    <var>1243</var>,</td></tr>
<tr><th id="2472">2472</th><td>    <var>1246</var>,</td></tr>
<tr><th id="2473">2473</th><td>    <var>1248</var>,</td></tr>
<tr><th id="2474">2474</th><td>    <var>1251</var>,</td></tr>
<tr><th id="2475">2475</th><td>    <var>1253</var>,</td></tr>
<tr><th id="2476">2476</th><td>    <var>1254</var>,</td></tr>
<tr><th id="2477">2477</th><td>    <var>1255</var>,</td></tr>
<tr><th id="2478">2478</th><td>    <var>1256</var>,</td></tr>
<tr><th id="2479">2479</th><td>    <var>1257</var>,</td></tr>
<tr><th id="2480">2480</th><td>    <var>1258</var>,</td></tr>
<tr><th id="2481">2481</th><td>    <var>1258</var>,</td></tr>
<tr><th id="2482">2482</th><td>    <var>1258</var>,</td></tr>
<tr><th id="2483">2483</th><td>    <var>1260</var>,</td></tr>
<tr><th id="2484">2484</th><td>    <var>1261</var>,</td></tr>
<tr><th id="2485">2485</th><td>    <var>1262</var>,</td></tr>
<tr><th id="2486">2486</th><td>    <var>1264</var>,</td></tr>
<tr><th id="2487">2487</th><td>    <var>1266</var>,</td></tr>
<tr><th id="2488">2488</th><td>    <var>1267</var>,</td></tr>
<tr><th id="2489">2489</th><td>    <var>1268</var>,</td></tr>
<tr><th id="2490">2490</th><td>    <var>1270</var>,</td></tr>
<tr><th id="2491">2491</th><td>    <var>1272</var>,</td></tr>
<tr><th id="2492">2492</th><td>    <var>1273</var>,</td></tr>
<tr><th id="2493">2493</th><td>    <var>1274</var>,</td></tr>
<tr><th id="2494">2494</th><td>    <var>1276</var>,</td></tr>
<tr><th id="2495">2495</th><td>    <var>1278</var>,</td></tr>
<tr><th id="2496">2496</th><td>    <var>1279</var>,</td></tr>
<tr><th id="2497">2497</th><td>    <var>1280</var>,</td></tr>
<tr><th id="2498">2498</th><td>    <var>1282</var>,</td></tr>
<tr><th id="2499">2499</th><td>    <var>1284</var>,</td></tr>
<tr><th id="2500">2500</th><td>    <var>1286</var>,</td></tr>
<tr><th id="2501">2501</th><td>    <var>1288</var>,</td></tr>
<tr><th id="2502">2502</th><td>    <var>1289</var>,</td></tr>
<tr><th id="2503">2503</th><td>    <var>1290</var>,</td></tr>
<tr><th id="2504">2504</th><td>    <var>1292</var>,</td></tr>
<tr><th id="2505">2505</th><td>    <var>1295</var>,</td></tr>
<tr><th id="2506">2506</th><td>    <var>1298</var>,</td></tr>
<tr><th id="2507">2507</th><td>    <var>1302</var>,</td></tr>
<tr><th id="2508">2508</th><td>    <var>1305</var>,</td></tr>
<tr><th id="2509">2509</th><td>    <var>1308</var>,</td></tr>
<tr><th id="2510">2510</th><td>    <var>1311</var>,</td></tr>
<tr><th id="2511">2511</th><td>    <var>1314</var>,</td></tr>
<tr><th id="2512">2512</th><td>    <var>1317</var>,</td></tr>
<tr><th id="2513">2513</th><td>    <var>1321</var>,</td></tr>
<tr><th id="2514">2514</th><td>    <var>1324</var>,</td></tr>
<tr><th id="2515">2515</th><td>    <var>1328</var>,</td></tr>
<tr><th id="2516">2516</th><td>    <var>1331</var>,</td></tr>
<tr><th id="2517">2517</th><td>    <var>1334</var>,</td></tr>
<tr><th id="2518">2518</th><td>    <var>1337</var>,</td></tr>
<tr><th id="2519">2519</th><td>    <var>1341</var>,</td></tr>
<tr><th id="2520">2520</th><td>    <var>1344</var>,</td></tr>
<tr><th id="2521">2521</th><td>    <var>1347</var>,</td></tr>
<tr><th id="2522">2522</th><td>    <var>1350</var>,</td></tr>
<tr><th id="2523">2523</th><td>    <var>1353</var>,</td></tr>
<tr><th id="2524">2524</th><td>    <var>1356</var>,</td></tr>
<tr><th id="2525">2525</th><td>    <var>1360</var>,</td></tr>
<tr><th id="2526">2526</th><td>    <var>1363</var>,</td></tr>
<tr><th id="2527">2527</th><td>    <var>1367</var>,</td></tr>
<tr><th id="2528">2528</th><td>    <var>1370</var>,</td></tr>
<tr><th id="2529">2529</th><td>    <var>1373</var>,</td></tr>
<tr><th id="2530">2530</th><td>    <var>1376</var>,</td></tr>
<tr><th id="2531">2531</th><td>    <var>1380</var>,</td></tr>
<tr><th id="2532">2532</th><td>    <var>1383</var>,</td></tr>
<tr><th id="2533">2533</th><td>    <var>1386</var>,</td></tr>
<tr><th id="2534">2534</th><td>    <var>1389</var>,</td></tr>
<tr><th id="2535">2535</th><td>    <var>1392</var>,</td></tr>
<tr><th id="2536">2536</th><td>    <var>1395</var>,</td></tr>
<tr><th id="2537">2537</th><td>    <var>1399</var>,</td></tr>
<tr><th id="2538">2538</th><td>    <var>1402</var>,</td></tr>
<tr><th id="2539">2539</th><td>    <var>1406</var>,</td></tr>
<tr><th id="2540">2540</th><td>    <var>1409</var>,</td></tr>
<tr><th id="2541">2541</th><td>    <var>1412</var>,</td></tr>
<tr><th id="2542">2542</th><td>    <var>1415</var>,</td></tr>
<tr><th id="2543">2543</th><td>    <var>1419</var>,</td></tr>
<tr><th id="2544">2544</th><td>    <var>1422</var>,</td></tr>
<tr><th id="2545">2545</th><td>    <var>1425</var>,</td></tr>
<tr><th id="2546">2546</th><td>    <var>1428</var>,</td></tr>
<tr><th id="2547">2547</th><td>    <var>1431</var>,</td></tr>
<tr><th id="2548">2548</th><td>    <var>1434</var>,</td></tr>
<tr><th id="2549">2549</th><td>    <var>1438</var>,</td></tr>
<tr><th id="2550">2550</th><td>    <var>1441</var>,</td></tr>
<tr><th id="2551">2551</th><td>    <var>1445</var>,</td></tr>
<tr><th id="2552">2552</th><td>    <var>1448</var>,</td></tr>
<tr><th id="2553">2553</th><td>    <var>1450</var>,</td></tr>
<tr><th id="2554">2554</th><td>    <var>1451</var>,</td></tr>
<tr><th id="2555">2555</th><td>    <var>1452</var>,</td></tr>
<tr><th id="2556">2556</th><td>    <var>1454</var>,</td></tr>
<tr><th id="2557">2557</th><td>    <var>1458</var>,</td></tr>
<tr><th id="2558">2558</th><td>    <var>1462</var>,</td></tr>
<tr><th id="2559">2559</th><td>    <var>1465</var>,</td></tr>
<tr><th id="2560">2560</th><td>    <var>1468</var>,</td></tr>
<tr><th id="2561">2561</th><td>    <var>1471</var>,</td></tr>
<tr><th id="2562">2562</th><td>    <var>1474</var>,</td></tr>
<tr><th id="2563">2563</th><td>    <var>1477</var>,</td></tr>
<tr><th id="2564">2564</th><td>    <var>1480</var>,</td></tr>
<tr><th id="2565">2565</th><td>    <var>1483</var>,</td></tr>
<tr><th id="2566">2566</th><td>    <var>1486</var>,</td></tr>
<tr><th id="2567">2567</th><td>    <var>1490</var>,</td></tr>
<tr><th id="2568">2568</th><td>    <var>1493</var>,</td></tr>
<tr><th id="2569">2569</th><td>    <var>1496</var>,</td></tr>
<tr><th id="2570">2570</th><td>    <var>1499</var>,</td></tr>
<tr><th id="2571">2571</th><td>    <var>1502</var>,</td></tr>
<tr><th id="2572">2572</th><td>    <var>1505</var>,</td></tr>
<tr><th id="2573">2573</th><td>    <var>1509</var>,</td></tr>
<tr><th id="2574">2574</th><td>    <var>1512</var>,</td></tr>
<tr><th id="2575">2575</th><td>    <var>1516</var>,</td></tr>
<tr><th id="2576">2576</th><td>    <var>1519</var>,</td></tr>
<tr><th id="2577">2577</th><td>    <var>1522</var>,</td></tr>
<tr><th id="2578">2578</th><td>    <var>1525</var>,</td></tr>
<tr><th id="2579">2579</th><td>    <var>1529</var>,</td></tr>
<tr><th id="2580">2580</th><td>    <var>1532</var>,</td></tr>
<tr><th id="2581">2581</th><td>    <var>1535</var>,</td></tr>
<tr><th id="2582">2582</th><td>    <var>1538</var>,</td></tr>
<tr><th id="2583">2583</th><td>    <var>1541</var>,</td></tr>
<tr><th id="2584">2584</th><td>    <var>1544</var>,</td></tr>
<tr><th id="2585">2585</th><td>    <var>1548</var>,</td></tr>
<tr><th id="2586">2586</th><td>    <var>1551</var>,</td></tr>
<tr><th id="2587">2587</th><td>    <var>1555</var>,</td></tr>
<tr><th id="2588">2588</th><td>    <var>1558</var>,</td></tr>
<tr><th id="2589">2589</th><td>  };</td></tr>
<tr><th id="2590">2590</th><td>  <em>const</em> int8_t OpcodeOperandTypes[] = {</td></tr>
<tr><th id="2591">2591</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2592">2592</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2593">2593</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2594">2594</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2595">2595</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2596">2596</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2597">2597</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2598">2598</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2599">2599</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2600">2600</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2601">2601</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2602">2602</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2603">2603</th><td>    -<var>1</var>, -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2604">2604</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2605">2605</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2606">2606</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2607">2607</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2608">2608</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2609">2609</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2610">2610</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2611">2611</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2612">2612</th><td>    OpTypes::i64imm, OpTypes::i64imm, OpTypes::i8imm, OpTypes::i32imm, </td></tr>
<tr><th id="2613">2613</th><td>    OpTypes::i64imm, OpTypes::i32imm, </td></tr>
<tr><th id="2614">2614</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2615">2615</th><td>    -<var>1</var>, OpTypes::i64imm, OpTypes::i32imm, -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2616">2616</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2617">2617</th><td>    OpTypes::i32imm, </td></tr>
<tr><th id="2618">2618</th><td>    -<var>1</var>, OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2619">2619</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2620">2620</th><td>    -<var>1</var>, OpTypes::i32imm, </td></tr>
<tr><th id="2621">2621</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2622">2622</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2623">2623</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2624">2624</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2625">2625</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2626">2626</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2627">2627</th><td>    -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2628">2628</th><td>    -<var>1</var>, -<var>1</var>, -<var>1</var>, </td></tr>
<tr><th id="2629">2629</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="2630">2630</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2631">2631</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2632">2632</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2633">2633</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2634">2634</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2635">2635</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2636">2636</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2637">2637</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2638">2638</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2639">2639</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2640">2640</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2641">2641</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2642">2642</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2643">2643</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2644">2644</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2645">2645</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2646">2646</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2647">2647</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2648">2648</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2649">2649</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2650">2650</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2651">2651</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2652">2652</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2653">2653</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2654">2654</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2655">2655</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2656">2656</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2657">2657</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2658">2658</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2659">2659</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2660">2660</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2661">2661</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2662">2662</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2663">2663</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2664">2664</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2665">2665</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::ptype1, OpTypes::type2, -<var>1</var>, </td></tr>
<tr><th id="2666">2666</th><td>    OpTypes::type0, OpTypes::ptype1, </td></tr>
<tr><th id="2667">2667</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::ptype0, OpTypes::ptype2, -<var>1</var>, </td></tr>
<tr><th id="2668">2668</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2669">2669</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2670">2670</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2671">2671</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2672">2672</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2673">2673</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2674">2674</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2675">2675</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2676">2676</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2677">2677</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2678">2678</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2679">2679</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2680">2680</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2681">2681</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2682">2682</th><td>    OpTypes::type0, OpTypes::ptype1, OpTypes::type0, </td></tr>
<tr><th id="2683">2683</th><td>    OpTypes::i32imm, OpTypes::i32imm, </td></tr>
<tr><th id="2684">2684</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2685">2685</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2686">2686</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2687">2687</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2688">2688</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2689">2689</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2690">2690</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2691">2691</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2692">2692</th><td>    OpTypes::type0, </td></tr>
<tr><th id="2693">2693</th><td>    OpTypes::type0, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2694">2694</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2695">2695</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2696">2696</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2697">2697</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2698">2698</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2699">2699</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2700">2700</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2701">2701</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2702">2702</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2703">2703</th><td>    OpTypes::type0, -<var>1</var>, OpTypes::type1, OpTypes::type1, </td></tr>
<tr><th id="2704">2704</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2705">2705</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2706">2706</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2707">2707</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2708">2708</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2709">2709</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2710">2710</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2711">2711</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2712">2712</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2713">2713</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2714">2714</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2715">2715</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2716">2716</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2717">2717</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2718">2718</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2719">2719</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2720">2720</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2721">2721</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2722">2722</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2723">2723</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2724">2724</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2725">2725</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2726">2726</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2727">2727</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2728">2728</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2729">2729</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2730">2730</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2731">2731</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2732">2732</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2733">2733</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2734">2734</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2735">2735</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2736">2736</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2737">2737</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2738">2738</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2739">2739</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2740">2740</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2741">2741</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2742">2742</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2743">2743</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2744">2744</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2745">2745</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2746">2746</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2747">2747</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2748">2748</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2749">2749</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2750">2750</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2751">2751</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2752">2752</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2753">2753</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2754">2754</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2755">2755</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2756">2756</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2757">2757</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2758">2758</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2759">2759</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2760">2760</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2761">2761</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2762">2762</th><td>    OpTypes::ptype0, OpTypes::ptype0, OpTypes::type1, </td></tr>
<tr><th id="2763">2763</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2764">2764</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2765">2765</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2766">2766</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2767">2767</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2768">2768</th><td>    -<var>1</var>, </td></tr>
<tr><th id="2769">2769</th><td>    OpTypes::ptype0, -<var>1</var>, OpTypes::type1, </td></tr>
<tr><th id="2770">2770</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2771">2771</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2772">2772</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type1, -<var>1</var>, </td></tr>
<tr><th id="2773">2773</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2774">2774</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2775">2775</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2776">2776</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2777">2777</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2778">2778</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2779">2779</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2780">2780</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2781">2781</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2782">2782</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2783">2783</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2784">2784</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2785">2785</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2786">2786</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2787">2787</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2788">2788</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2789">2789</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2790">2790</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::i32imm, </td></tr>
<tr><th id="2791">2791</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2792">2792</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2793">2793</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2794">2794</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2795">2795</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2796">2796</th><td>    OpTypes::type0, OpTypes::type0, OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2797">2797</th><td>    OpTypes::type0, OpTypes::type0, </td></tr>
<tr><th id="2798">2798</th><td>    OpTypes::type0, -<var>1</var>, </td></tr>
<tr><th id="2799">2799</th><td>    -<var>1</var>, OpTypes::type0, </td></tr>
<tr><th id="2800">2800</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2801">2801</th><td>    OpTypes::ptype0, OpTypes::ptype1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2802">2802</th><td>    OpTypes::ptype0, OpTypes::type1, OpTypes::type2, OpTypes::untyped_imm_0, </td></tr>
<tr><th id="2803">2803</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2804">2804</th><td>    OpTypes::type0, OpTypes::type1, OpTypes::type2, </td></tr>
<tr><th id="2805">2805</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2806">2806</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2807">2807</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2808">2808</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2809">2809</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2810">2810</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2811">2811</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2812">2812</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2813">2813</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2814">2814</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2815">2815</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2816">2816</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2817">2817</th><td>    OpTypes::type0, OpTypes::type1, </td></tr>
<tr><th id="2818">2818</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2819">2819</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2820">2820</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2821">2821</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2822">2822</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2823">2823</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2824">2824</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2825">2825</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2826">2826</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2827">2827</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2828">2828</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2829">2829</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2830">2830</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2831">2831</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2832">2832</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2833">2833</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2834">2834</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2835">2835</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2836">2836</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2837">2837</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2838">2838</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2839">2839</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2840">2840</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2841">2841</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2842">2842</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2843">2843</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2844">2844</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2845">2845</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2846">2846</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2847">2847</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2848">2848</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2849">2849</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2850">2850</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2851">2851</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2852">2852</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2853">2853</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2854">2854</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2855">2855</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2856">2856</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2857">2857</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2858">2858</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2859">2859</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2860">2860</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2861">2861</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2862">2862</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2863">2863</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2864">2864</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2865">2865</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2866">2866</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2867">2867</th><td>    OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2868">2868</th><td>    OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2869">2869</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2870">2870</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2871">2871</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2872">2872</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2873">2873</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2874">2874</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2875">2875</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2876">2876</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2877">2877</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2878">2878</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2879">2879</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2880">2880</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2881">2881</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2882">2882</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2883">2883</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2884">2884</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2885">2885</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2886">2886</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2887">2887</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2888">2888</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2889">2889</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2890">2890</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2891">2891</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2892">2892</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2893">2893</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2894">2894</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2895">2895</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2896">2896</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2897">2897</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2898">2898</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2899">2899</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2900">2900</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2901">2901</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2902">2902</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2903">2903</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2904">2904</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2905">2905</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2906">2906</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2907">2907</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2908">2908</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2909">2909</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2910">2910</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2911">2911</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2912">2912</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2913">2913</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2914">2914</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2915">2915</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2916">2916</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2917">2917</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2918">2918</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2919">2919</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2920">2920</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2921">2921</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2922">2922</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2923">2923</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2924">2924</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2925">2925</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2926">2926</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2927">2927</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2928">2928</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2929">2929</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2930">2930</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2931">2931</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2932">2932</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2933">2933</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2934">2934</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2935">2935</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2936">2936</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2937">2937</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2938">2938</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2939">2939</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2940">2940</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2941">2941</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2942">2942</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2943">2943</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2944">2944</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2945">2945</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2946">2946</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2947">2947</th><td>    OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2948">2948</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2949">2949</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2950">2950</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2951">2951</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2952">2952</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2953">2953</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2954">2954</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2955">2955</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2956">2956</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2957">2957</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2958">2958</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2959">2959</th><td>    OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2960">2960</th><td>    OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2961">2961</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2962">2962</th><td>    OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2963">2963</th><td>    OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2964">2964</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2965">2965</th><td>    OpTypes::i16imm, </td></tr>
<tr><th id="2966">2966</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2967">2967</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="2968">2968</th><td>    OpTypes::i16imm, </td></tr>
<tr><th id="2969">2969</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2970">2970</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="2971">2971</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="2972">2972</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="2973">2973</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2974">2974</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2975">2975</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2976">2976</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2977">2977</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2978">2978</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2979">2979</th><td>    OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="2980">2980</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2981">2981</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2982">2982</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2983">2983</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2984">2984</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="2985">2985</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="2986">2986</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="2987">2987</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2988">2988</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2989">2989</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="2990">2990</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="2991">2991</th><td>    OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="2992">2992</th><td>    OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="2993">2993</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="2994">2994</th><td>    OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2995">2995</th><td>    OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="2996">2996</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="2997">2997</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="2998">2998</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="2999">2999</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3000">3000</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3001">3001</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3002">3002</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3003">3003</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="3004">3004</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3005">3005</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3006">3006</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3007">3007</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3008">3008</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3009">3009</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="3010">3010</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="3011">3011</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3012">3012</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3013">3013</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3014">3014</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="3015">3015</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="3016">3016</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3017">3017</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3018">3018</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3019">3019</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3020">3020</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3021">3021</th><td>    OpTypes::jmptarget, OpTypes::cc, </td></tr>
<tr><th id="3022">3022</th><td>    OpTypes::jmptarget, </td></tr>
<tr><th id="3023">3023</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="3024">3024</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="3025">3025</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3026">3026</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3027">3027</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3028">3028</th><td>    OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="3029">3029</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3030">3030</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3031">3031</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3032">3032</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3033">3033</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3034">3034</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="3035">3035</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="3036">3036</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3037">3037</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3038">3038</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="3039">3039</th><td>    OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="3040">3040</th><td>    OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3041">3041</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3042">3042</th><td>    OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3043">3043</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3044">3044</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3045">3045</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3046">3046</th><td>    OpTypes::GR16, OpTypes::GR8, </td></tr>
<tr><th id="3047">3047</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3048">3048</th><td>    OpTypes::cg16imm, </td></tr>
<tr><th id="3049">3049</th><td>    OpTypes::i16imm, </td></tr>
<tr><th id="3050">3050</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3051">3051</th><td>    OpTypes::GR8, </td></tr>
<tr><th id="3052">3052</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="3053">3053</th><td>    <i class="doc">/**/</i></td></tr>
<tr><th id="3054">3054</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3055">3055</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3056">3056</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3057">3057</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3058">3058</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3059">3059</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3060">3060</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3061">3061</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3062">3062</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3063">3063</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3064">3064</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3065">3065</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3066">3066</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3067">3067</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3068">3068</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3069">3069</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3070">3070</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3071">3071</th><td>    OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3072">3072</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3073">3073</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3074">3074</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3075">3075</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3076">3076</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="3077">3077</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="3078">3078</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3079">3079</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3080">3080</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3081">3081</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3082">3082</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="3083">3083</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3084">3084</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3085">3085</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3086">3086</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3087">3087</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3088">3088</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="3089">3089</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="3090">3090</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3091">3091</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3092">3092</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3093">3093</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="3094">3094</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="3095">3095</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3096">3096</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3097">3097</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3098">3098</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3099">3099</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3100">3100</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="3101">3101</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="3102">3102</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3103">3103</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3104">3104</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3105">3105</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3106">3106</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="3107">3107</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3108">3108</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3109">3109</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3110">3110</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3111">3111</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3112">3112</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="3113">3113</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="3114">3114</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3115">3115</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3116">3116</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3117">3117</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="3118">3118</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="3119">3119</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3120">3120</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3121">3121</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3122">3122</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3123">3123</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3124">3124</th><td>    OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3125">3125</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3126">3126</th><td>    OpTypes::GR16, </td></tr>
<tr><th id="3127">3127</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3128">3128</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i8imm, </td></tr>
<tr><th id="3129">3129</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3130">3130</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR8, </td></tr>
<tr><th id="3131">3131</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3132">3132</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR8, </td></tr>
<tr><th id="3133">3133</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3134">3134</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR8, </td></tr>
<tr><th id="3135">3135</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3136">3136</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg16imm, </td></tr>
<tr><th id="3137">3137</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i16imm, </td></tr>
<tr><th id="3138">3138</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3139">3139</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3140">3140</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3141">3141</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3142">3142</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::cg16imm, </td></tr>
<tr><th id="3143">3143</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3144">3144</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3145">3145</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3146">3146</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3147">3147</th><td>    OpTypes::GR16, OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3148">3148</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::cg8imm, </td></tr>
<tr><th id="3149">3149</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::i8imm, </td></tr>
<tr><th id="3150">3150</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3151">3151</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3152">3152</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR16, </td></tr>
<tr><th id="3153">3153</th><td>    OpTypes::GR16, OpTypes::i16imm, OpTypes::GR8, </td></tr>
<tr><th id="3154">3154</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::cg8imm, </td></tr>
<tr><th id="3155">3155</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::i8imm, </td></tr>
<tr><th id="3156">3156</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, OpTypes::i16imm, </td></tr>
<tr><th id="3157">3157</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3158">3158</th><td>    OpTypes::GR8, OpTypes::GR16, OpTypes::GR8, OpTypes::GR16, </td></tr>
<tr><th id="3159">3159</th><td>    OpTypes::GR8, OpTypes::GR8, OpTypes::GR8, </td></tr>
<tr><th id="3160">3160</th><td>    OpTypes::GR16, OpTypes::GR16, </td></tr>
<tr><th id="3161">3161</th><td>  };</td></tr>
<tr><th id="3162">3162</th><td>  <b>return</b> OpcodeOperandTypes[Offsets[Opcode] + OpIdx];</td></tr>
<tr><th id="3163">3163</th><td>}</td></tr>
<tr><th id="3164">3164</th><td>} <i>// end namespace MSP430</i></td></tr>
<tr><th id="3165">3165</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3166">3166</th><td><u>#<span data-ppcond="2012">endif</span> // GET_INSTRINFO_OPERAND_TYPE</u></td></tr>
<tr><th id="3167">3167</th><td></td></tr>
<tr><th id="3168">3168</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp.html'>llvm/llvm/lib/Target/MSP430/AsmParser/MSP430AsmParser.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>