

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Sat Apr 30 19:23:12 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DDR_TO_AXIS_READER_VGA64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  346502|  346502|  346503|  346503|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |  346500|  346500|      4620|          -|          -|    75|    no    |
        | + memcpy.buffer.base_ddr_addr  |     513|     513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |    4097|    4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    733|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     543|    691|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|     339|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      1|     882|   1493|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_base_ddr_addr_m_axi  |        0|      0|  543|  691|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        0|      0|  543|  691|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_reader_buffer  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                           |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |tmp_1_fu_254_p2            |     *    |      1|  0|    0|           3|          19|
    |frame_count                |     +    |      0|  0|   32|          32|           1|
    |frame_count_equals         |     +    |      0|  0|   32|          32|           1|
    |i_1_fu_276_p2              |     +    |      0|  0|    7|           7|           1|
    |indvar_next_fu_347_p2      |     +    |      0|  0|   10|          10|           1|
    |inner_index_V_2_fu_242_p2  |     +    |      0|  0|    3|           3|           2|
    |j_1_fu_364_p2              |     +    |      0|  0|   13|          13|           1|
    |offset_fu_503_p2           |     +    |      0|  0|   19|          19|          10|
    |tmp_13_fu_426_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_15_fu_438_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_19_fu_478_p2           |     -    |      0|  0|    7|           6|           7|
    |tmp_16_fu_444_p3           |  Select  |      0|  0|    7|           1|           7|
    |tmp_17_fu_452_p3           |  Select  |      0|  0|   64|           1|          64|
    |tmp_18_fu_460_p3           |  Select  |      0|  0|    7|           1|           7|
    |ap_sig_bdd_194             |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_348             |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_378             |    and   |      0|  0|    1|           1|           1|
    |tmp_24_fu_493_p2           |    and   |      0|  0|   87|          64|          64|
    |exitcond1_fu_270_p2        |   icmp   |      0|  0|    3|           7|           7|
    |exitcond2_fu_341_p2        |   icmp   |      0|  0|    4|          10|          11|
    |exitcond_fu_358_p2         |   icmp   |      0|  0|    5|          13|          14|
    |tmp_4_fu_314_p2            |   icmp   |      0|  0|   11|          32|          32|
    |tmp_8_fu_402_p2            |   icmp   |      0|  0|    3|           6|           6|
    |tmp_22_fu_472_p2           |   lshr   |      0|  0|  193|          64|          64|
    |tmp_23_fu_487_p2           |   lshr   |      0|  0|  193|           2|          64|
    |end_pos_fu_396_p2          |    or    |      0|  0|    8|           6|           3|
    |tmp_14_fu_432_p2           |    xor   |      0|  0|    8|           7|           6|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      1|  0|  733|         356|         409|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |   6|         13|    1|         13|
    |ap_reg_ppiten_pp0_it2                 |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                 |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_V_TREADY     |   1|          2|    1|          2|
    |i_reg_208                             |   7|          2|    7|         14|
    |indvar_phi_fu_223_p4                  |  10|          2|   10|         20|
    |indvar_reg_219                        |  10|          2|   10|         20|
    |j_reg_231                             |  13|          2|   13|         26|
    |offset1_reg_198                       |  19|          2|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  69|         31|   64|        139|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_outStream_V_TREADY       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_543_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_557_pp1_it1   |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_219_pp0_it1     |  10|   0|   10|          0|
    |base_ddr_addr_addr_read_reg_552         |  64|   0|   64|          0|
    |exitcond2_reg_543                       |   1|   0|    1|          0|
    |exitcond_reg_557                        |   1|   0|    1|          0|
    |frame_count_equals_inner                |  32|   0|   32|          0|
    |frame_count_inner                       |  32|   0|   32|          0|
    |i_1_reg_529                             |   7|   0|    7|          0|
    |i_reg_208                               |   7|   0|    7|          0|
    |index_old                               |  32|   0|   32|          0|
    |indvar_next_reg_547                     |  10|   0|   10|          0|
    |indvar_reg_219                          |  10|   0|   10|          0|
    |inner_index_V_2_reg_509                 |   3|   0|    3|          0|
    |j_reg_231                               |  13|   0|   13|          0|
    |offset1_reg_198                         |  19|   0|   19|          0|
    |tmp_16_reg_576                          |   6|   0|    7|          1|
    |tmp_22_reg_581                          |  64|   0|   64|          0|
    |tmp_6_reg_566                           |   3|   0|    3|          0|
    |tmp_reg_515                             |   3|   0|   32|         29|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 339|   0|  369|         30|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_done                       | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|outStream_V_TDATA             | out |    8|    axis    |     outStream_V    |    pointer   |
|outStream_V_TVALID            | out |    1|    axis    |     outStream_V    |    pointer   |
|outStream_V_TREADY            |  in |    1|    axis    |     outStream_V    |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 |  in |    3|   ap_none  |    frame_index_V   |    pointer   |
|frame_count                   | out |   32|   ap_none  |     frame_count    |    pointer   |
|frame_count_equals            | out |   32|   ap_none  | frame_count_equals |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1: II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond2)
	11  / (!exitcond2)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: buffer [1/1] 2.71ns
:6  %buffer = alloca [512 x i64], align 16

ST_1: inner_index_V [1/1] 0.00ns
:16  %inner_index_V = call i3 @_ssdm_op_Read.ap_none.i3P(i3* %frame_index_V)

ST_1: inner_index_V_2 [1/1] 0.80ns
:17  %inner_index_V_2 = add i3 %inner_index_V, -1


 <State 2>: 7.95ns
ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V), !map !7

ST_2: stg_21 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !11

ST_2: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %frame_index_V), !map !17

ST_2: stg_23 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !21

ST_2: stg_24 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count_equals), !map !25

ST_2: stg_25 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ddr_to_axis_reader_str) nounwind

ST_2: stg_26 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count_equals, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_27 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_28 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_29 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i3* %frame_index_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_32 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecReset(i32* @frame_count_inner, i32 1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecReset(i32* @index_old, i32 1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecReset(i32* @frame_count_equals_inner, i32 1, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:18  %tmp = zext i3 %inner_index_V_2 to i32

ST_2: tmp_cast [1/1] 0.00ns
:19  %tmp_cast = zext i3 %inner_index_V_2 to i22

ST_2: tmp_1 [1/1] 6.38ns
:20  %tmp_1 = mul i22 %tmp_cast, 307200

ST_2: offset_cast [1/1] 0.00ns
:21  %offset_cast = call i19 @_ssdm_op_PartSelect.i19.i22.i32.i32(i22 %tmp_1, i32 3, i32 21)

ST_2: stg_39 [1/1] 1.57ns
:22  br label %1


 <State 3>: 8.75ns
ST_3: offset1 [1/1] 0.00ns
:0  %offset1 = phi i19 [ %offset_cast, %0 ], [ %offset, %3 ]

ST_3: i [1/1] 0.00ns
:1  %i = phi i7 [ 0, %0 ], [ %i_1, %3 ]

ST_3: exitcond1 [1/1] 1.97ns
:2  %exitcond1 = icmp eq i7 %i, -53

ST_3: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

ST_3: i_1 [1/1] 1.72ns
:4  %i_1 = add i7 %i, 1

ST_3: stg_45 [1/1] 0.00ns
:5  br i1 %exitcond1, label %4, label %burst.rd.header.preheader

ST_3: tmp_2 [1/1] 0.00ns
burst.rd.header.preheader:0  %tmp_2 = zext i19 %offset1 to i64

ST_3: base_ddr_addr_addr [1/1] 0.00ns
burst.rd.header.preheader:1  %base_ddr_addr_addr = getelementptr i64* %base_ddr_addr, i64 %tmp_2

ST_3: p_rd_req [7/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_3: frame_count_inner_load [1/1] 0.00ns
:0  %frame_count_inner_load = load i32* @frame_count_inner, align 4

ST_3: tmp_3 [1/1] 2.44ns
:1  %tmp_3 = add nsw i32 %frame_count_inner_load, 1

ST_3: stg_51 [1/1] 0.00ns
:2  store i32 %tmp_3, i32* @frame_count_inner, align 4

ST_3: stg_52 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_3)

ST_3: index_old_load [1/1] 0.00ns
:4  %index_old_load = load i32* @index_old, align 4

ST_3: tmp_4 [1/1] 2.52ns
:5  %tmp_4 = icmp eq i32 %tmp, %index_old_load

ST_3: stg_55 [1/1] 0.00ns
:6  br i1 %tmp_4, label %5, label %._crit_edge

ST_3: frame_count_equals_inner_load [1/1] 0.00ns
:0  %frame_count_equals_inner_load = load i32* @frame_count_equals_inner, align 4

ST_3: tmp_5 [1/1] 2.44ns
:1  %tmp_5 = add nsw i32 %frame_count_equals_inner_load, 1

ST_3: stg_58 [1/1] 0.00ns
:2  store i32 %tmp_5, i32* @frame_count_equals_inner, align 4

ST_3: stg_59 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count_equals, i32 %tmp_5)

ST_3: stg_60 [1/1] 0.00ns
:4  br label %._crit_edge

ST_3: stg_61 [1/1] 0.00ns
._crit_edge:0  store i32 %tmp, i32* @index_old, align 4

ST_3: stg_62 [1/1] 0.00ns
._crit_edge:1  ret void


 <State 4>: 8.75ns
ST_4: p_rd_req [6/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 5>: 8.75ns
ST_5: p_rd_req [5/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 6>: 8.75ns
ST_6: p_rd_req [4/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 7>: 8.75ns
ST_7: p_rd_req [3/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 8>: 8.75ns
ST_8: p_rd_req [2/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 9>: 8.75ns
ST_9: p_rd_req [1/7] 8.75ns
burst.rd.header.preheader:2  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_9: stg_69 [1/1] 1.57ns
burst.rd.header.preheader:3  br label %burst.rd.header


 <State 10>: 3.64ns
ST_10: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i10 [ %indvar_next, %burst.rd.body ], [ 0, %burst.rd.header.preheader ]

ST_10: exitcond2 [1/1] 2.07ns
burst.rd.header:1  %exitcond2 = icmp eq i10 %indvar, -512

ST_10: empty_9 [1/1] 0.00ns
burst.rd.header:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_10: indvar_next [1/1] 1.84ns
burst.rd.header:3  %indvar_next = add i10 %indvar, 1

ST_10: stg_74 [1/1] 1.57ns
burst.rd.header:4  br i1 %exitcond2, label %burst.rd.end, label %burst.rd.body


 <State 11>: 8.75ns
ST_11: base_ddr_addr_addr_read [1/1] 8.75ns
burst.rd.body:3  %base_ddr_addr_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 12>: 2.71ns
ST_12: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_12: stg_77 [1/1] 0.00ns
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6)

ST_12: empty_10 [1/1] 0.00ns
burst.rd.body:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_base_ddr_a) nounwind

ST_12: tmp_7 [1/1] 0.00ns
burst.rd.body:4  %tmp_7 = zext i10 %indvar to i64

ST_12: buffer_addr [1/1] 0.00ns
burst.rd.body:5  %buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %tmp_7

ST_12: stg_81 [1/1] 2.71ns
burst.rd.body:6  store i64 %base_ddr_addr_addr_read, i64* %buffer_addr, align 8

ST_12: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_12: stg_83 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 13>: 3.55ns
ST_13: j [1/1] 0.00ns
burst.rd.end:0  %j = phi i13 [ %j_1, %2 ], [ 0, %burst.rd.header ]

ST_13: exitcond [1/1] 2.18ns
burst.rd.end:1  %exitcond = icmp eq i13 %j, -4096

ST_13: j_1 [1/1] 1.96ns
burst.rd.end:2  %j_1 = add i13 %j, 1

ST_13: stg_87 [1/1] 0.00ns
burst.rd.end:3  br i1 %exitcond, label %3, label %2

ST_13: tmp_6 [1/1] 0.00ns
:3  %tmp_6 = trunc i13 %j to i3

ST_13: gepindex_cast [1/1] 0.00ns
:4  %gepindex_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)

ST_13: gepindex2_cast [1/1] 0.00ns
:5  %gepindex2_cast = zext i9 %gepindex_cast to i64

ST_13: buffer_addr_1 [1/1] 0.00ns
:6  %buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast

ST_13: buffer_load [2/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8


 <State 14>: 7.65ns
ST_14: buffer_load [1/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8

ST_14: start_pos [1/1] 0.00ns
:8  %start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)

ST_14: end_pos [1/1] 0.00ns
:9  %end_pos = or i6 %start_pos, 7

ST_14: tmp_8 [1/1] 1.94ns
:10  %tmp_8 = icmp ugt i6 %start_pos, %end_pos

ST_14: tmp_10 [1/1] 0.00ns
:11  %tmp_10 = zext i6 %start_pos to i7

ST_14: tmp_11 [1/1] 0.00ns
:12  %tmp_11 = zext i6 %end_pos to i7

ST_14: tmp_12 [1/1] 0.00ns
:13  %tmp_12 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)

ST_14: tmp_13 [1/1] 1.72ns
:14  %tmp_13 = sub i7 %tmp_10, %tmp_11

ST_14: tmp_14 [1/1] 1.37ns
:15  %tmp_14 = xor i7 %tmp_10, 63

ST_14: tmp_15 [1/1] 1.72ns
:16  %tmp_15 = sub i7 %tmp_11, %tmp_10

ST_14: tmp_16 [1/1] 1.37ns
:17  %tmp_16 = select i1 %tmp_8, i7 %tmp_13, i7 %tmp_15

ST_14: tmp_17 [1/1] 1.37ns
:18  %tmp_17 = select i1 %tmp_8, i64 %tmp_12, i64 %buffer_load

ST_14: tmp_18 [1/1] 1.37ns
:19  %tmp_18 = select i1 %tmp_8, i7 %tmp_14, i7 %tmp_10

ST_14: tmp_20 [1/1] 0.00ns
:21  %tmp_20 = zext i7 %tmp_18 to i64

ST_14: tmp_22 [1/1] 3.57ns
:23  %tmp_22 = lshr i64 %tmp_17, %tmp_20


 <State 15>: 4.27ns
ST_15: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_15: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_15: stg_110 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_15: tmp_19 [1/1] 1.72ns
:20  %tmp_19 = sub i7 63, %tmp_16

ST_15: tmp_21 [1/1] 0.00ns
:22  %tmp_21 = zext i7 %tmp_19 to i64

ST_15: tmp_23 [1/1] 1.18ns
:24  %tmp_23 = lshr i64 -1, %tmp_21

ST_15: tmp_24 [1/1] 1.37ns
:25  %tmp_24 = and i64 %tmp_22, %tmp_23

ST_15: tmp_25 [1/1] 0.00ns
:26  %tmp_25 = trunc i64 %tmp_24 to i8

ST_15: stg_116 [1/1] 0.00ns
:27  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_25)

ST_15: empty_12 [1/1] 0.00ns
:28  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_9)

ST_15: stg_118 [1/1] 0.00ns
:29  br label %burst.rd.end


 <State 16>: 2.08ns
ST_16: offset [1/1] 2.08ns
:0  %offset = add i19 %offset1, 512

ST_16: stg_120 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x137436132c0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x13743612c90; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x137436133e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x13743613c50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count_equals]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x13743614700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x13743614310; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ index_old]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x13743613470; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_equals_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x13743613500; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer                        (alloca           ) [ 00111111111111111]
inner_index_V                 (read             ) [ 00000000000000000]
inner_index_V_2               (add              ) [ 00100000000000000]
stg_20                        (specbitsmap      ) [ 00000000000000000]
stg_21                        (specbitsmap      ) [ 00000000000000000]
stg_22                        (specbitsmap      ) [ 00000000000000000]
stg_23                        (specbitsmap      ) [ 00000000000000000]
stg_24                        (specbitsmap      ) [ 00000000000000000]
stg_25                        (spectopmodule    ) [ 00000000000000000]
stg_26                        (specinterface    ) [ 00000000000000000]
stg_27                        (specinterface    ) [ 00000000000000000]
stg_28                        (specinterface    ) [ 00000000000000000]
stg_29                        (specinterface    ) [ 00000000000000000]
stg_30                        (specinterface    ) [ 00000000000000000]
stg_31                        (specmemcore      ) [ 00000000000000000]
stg_32                        (specreset        ) [ 00000000000000000]
stg_33                        (specreset        ) [ 00000000000000000]
stg_34                        (specreset        ) [ 00000000000000000]
tmp                           (zext             ) [ 00011111111111111]
tmp_cast                      (zext             ) [ 00000000000000000]
tmp_1                         (mul              ) [ 00000000000000000]
offset_cast                   (partselect       ) [ 00111111111111111]
stg_39                        (br               ) [ 00111111111111111]
offset1                       (phi              ) [ 00011111111111111]
i                             (phi              ) [ 00010000000000000]
exitcond1                     (icmp             ) [ 00011111111111111]
empty                         (speclooptripcount) [ 00000000000000000]
i_1                           (add              ) [ 00111111111111111]
stg_45                        (br               ) [ 00000000000000000]
tmp_2                         (zext             ) [ 00000000000000000]
base_ddr_addr_addr            (getelementptr    ) [ 00001111111110000]
frame_count_inner_load        (load             ) [ 00000000000000000]
tmp_3                         (add              ) [ 00000000000000000]
stg_51                        (store            ) [ 00000000000000000]
stg_52                        (write            ) [ 00000000000000000]
index_old_load                (load             ) [ 00000000000000000]
tmp_4                         (icmp             ) [ 00011111111111111]
stg_55                        (br               ) [ 00000000000000000]
frame_count_equals_inner_load (load             ) [ 00000000000000000]
tmp_5                         (add              ) [ 00000000000000000]
stg_58                        (store            ) [ 00000000000000000]
stg_59                        (write            ) [ 00000000000000000]
stg_60                        (br               ) [ 00000000000000000]
stg_61                        (store            ) [ 00000000000000000]
stg_62                        (ret              ) [ 00000000000000000]
p_rd_req                      (readreq          ) [ 00000000000000000]
stg_69                        (br               ) [ 00011111111111111]
indvar                        (phi              ) [ 00000000001110000]
exitcond2                     (icmp             ) [ 00011111111111111]
empty_9                       (speclooptripcount) [ 00000000000000000]
indvar_next                   (add              ) [ 00011111111111111]
stg_74                        (br               ) [ 00011111111111111]
base_ddr_addr_addr_read       (read             ) [ 00000000001010000]
burstread_rbegin              (specregionbegin  ) [ 00000000000000000]
stg_77                        (specpipeline     ) [ 00000000000000000]
empty_10                      (specloopname     ) [ 00000000000000000]
tmp_7                         (zext             ) [ 00000000000000000]
buffer_addr                   (getelementptr    ) [ 00000000000000000]
stg_81                        (store            ) [ 00000000000000000]
burstread_rend                (specregionend    ) [ 00000000000000000]
stg_83                        (br               ) [ 00011111111111111]
j                             (phi              ) [ 00000000000001000]
exitcond                      (icmp             ) [ 00011111111111111]
j_1                           (add              ) [ 00011111111111111]
stg_87                        (br               ) [ 00000000000000000]
tmp_6                         (trunc            ) [ 00000000000001100]
gepindex_cast                 (partselect       ) [ 00000000000000000]
gepindex2_cast                (zext             ) [ 00000000000000000]
buffer_addr_1                 (getelementptr    ) [ 00000000000001100]
buffer_load                   (load             ) [ 00000000000000000]
start_pos                     (bitconcatenate   ) [ 00000000000000000]
end_pos                       (or               ) [ 00000000000000000]
tmp_8                         (icmp             ) [ 00000000000000000]
tmp_10                        (zext             ) [ 00000000000000000]
tmp_11                        (zext             ) [ 00000000000000000]
tmp_12                        (partselect       ) [ 00000000000000000]
tmp_13                        (sub              ) [ 00000000000000000]
tmp_14                        (xor              ) [ 00000000000000000]
tmp_15                        (sub              ) [ 00000000000000000]
tmp_16                        (select           ) [ 00000000000001010]
tmp_17                        (select           ) [ 00000000000000000]
tmp_18                        (select           ) [ 00000000000000000]
tmp_20                        (zext             ) [ 00000000000000000]
tmp_22                        (lshr             ) [ 00000000000001010]
empty_11                      (speclooptripcount) [ 00000000000000000]
tmp_9                         (specregionbegin  ) [ 00000000000000000]
stg_110                       (specpipeline     ) [ 00000000000000000]
tmp_19                        (sub              ) [ 00000000000000000]
tmp_21                        (zext             ) [ 00000000000000000]
tmp_23                        (lshr             ) [ 00000000000000000]
tmp_24                        (and              ) [ 00000000000000000]
tmp_25                        (trunc            ) [ 00000000000000000]
stg_116                       (write            ) [ 00000000000000000]
empty_12                      (specregionend    ) [ 00000000000000000]
stg_118                       (br               ) [ 00011111111111111]
offset                        (add              ) [ 00111111111111111]
stg_120                       (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_count_equals">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_equals"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_count_inner">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="index_old">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_old"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_count_equals_inner">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_equals_inner"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i3P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="buffer_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inner_index_V_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_index_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="stg_52_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_52/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="stg_59_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="base_ddr_addr_addr_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="8"/>
<pin id="168" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_read/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_116_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_116/15 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buffer_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="187" dir="0" index="3" bw="9" slack="0"/>
<pin id="188" dir="0" index="4" bw="64" slack="1"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
<pin id="189" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_81/12 buffer_load/13 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buffer_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="198" class="1005" name="offset1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="19" slack="9"/>
<pin id="200" dir="1" index="1" bw="19" slack="9"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="offset1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="19" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="231" class="1005" name="j_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="1"/>
<pin id="233" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="242" class="1004" name="inner_index_V_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_index_V_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="20" slack="0"/>
<pin id="257" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="offset_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="0"/>
<pin id="262" dir="0" index="1" bw="22" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="offset_cast/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="19" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="base_ddr_addr_addr_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="frame_count_inner_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_load/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="stg_51_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="index_old_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_old_load/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="frame_count_equals_inner_load_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_equals_inner_load/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="stg_58_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="stg_61_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_next_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="0" index="1" bw="13" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="364" class="1004" name="j_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="374" class="1004" name="gepindex_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="0" index="2" bw="3" slack="0"/>
<pin id="378" dir="0" index="3" bw="5" slack="0"/>
<pin id="379" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex_cast/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="gepindex2_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="start_pos_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="1"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/14 "/>
</bind>
</comp>

<comp id="396" class="1004" name="end_pos_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="6" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_10_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_12_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="1" slack="0"/>
<pin id="421" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_13_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_14_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_15_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_16_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_17_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="64" slack="0"/>
<pin id="456" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_18_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="0" index="2" bw="7" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_20_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_22_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_19_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="1"/>
<pin id="481" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_21_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_23_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="0"/>
<pin id="490" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_24_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_25_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="offset_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="19" slack="9"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/16 "/>
</bind>
</comp>

<comp id="509" class="1005" name="inner_index_V_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="1"/>
<pin id="511" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inner_index_V_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="521" class="1005" name="offset_cast_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="19" slack="1"/>
<pin id="523" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset_cast "/>
</bind>
</comp>

<comp id="529" class="1005" name="i_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="base_ddr_addr_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="1"/>
<pin id="536" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="exitcond2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_next_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="552" class="1005" name="base_ddr_addr_addr_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="exitcond_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="561" class="1005" name="j_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_6_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="571" class="1005" name="buffer_addr_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="1"/>
<pin id="573" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_16_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_22_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="586" class="1005" name="offset_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="19" slack="1"/>
<pin id="588" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="74" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="84" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="130" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="98" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="98" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="207"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="138" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="212" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="212" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="201" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="12" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="223" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="78" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="223" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="219" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="362"><net_src comp="235" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="104" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="235" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="106" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="235" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="108" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="235" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="110" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="387"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="394"><net_src comp="112" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="114" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="116" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="389" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="389" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="118" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="183" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="120" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="430"><net_src comp="408" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="412" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="408" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="122" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="412" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="408" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="402" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="426" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="402" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="416" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="183" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="402" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="432" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="408" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="452" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="122" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="128" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="493" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="507"><net_src comp="198" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="132" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="242" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="518"><net_src comp="248" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="524"><net_src comp="260" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="532"><net_src comp="276" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="537"><net_src comp="286" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="546"><net_src comp="341" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="347" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="555"><net_src comp="165" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="560"><net_src comp="358" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="364" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="569"><net_src comp="370" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="574"><net_src comp="191" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="579"><net_src comp="444" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="584"><net_src comp="472" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="589"><net_src comp="503" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V | {15 }
	Port: frame_count | {3 }
	Port: frame_count_equals | {3 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		offset_cast : 2
	State 3
		exitcond1 : 1
		i_1 : 1
		stg_45 : 2
		tmp_2 : 1
		base_ddr_addr_addr : 2
		p_rd_req : 3
		tmp_3 : 1
		stg_51 : 2
		stg_52 : 2
		tmp_4 : 1
		stg_55 : 2
		tmp_5 : 1
		stg_58 : 2
		stg_59 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond2 : 1
		indvar_next : 1
		stg_74 : 2
	State 11
	State 12
		buffer_addr : 1
		stg_81 : 2
		burstread_rend : 1
	State 13
		exitcond : 1
		j_1 : 1
		stg_87 : 2
		tmp_6 : 1
		gepindex_cast : 1
		gepindex2_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 14
		end_pos : 1
		tmp_8 : 1
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		tmp_13 : 2
		tmp_14 : 2
		tmp_15 : 2
		tmp_16 : 3
		tmp_17 : 2
		tmp_18 : 2
		tmp_20 : 3
		tmp_22 : 4
	State 15
		tmp_21 : 1
		tmp_23 : 2
		tmp_24 : 3
		tmp_25 : 3
		stg_116 : 4
		empty_12 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   lshr   |            tmp_22_fu_472            |    0    |    0    |   193   |
|          |            tmp_23_fu_487            |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|
|          |        inner_index_V_2_fu_242       |    0    |    0    |    3    |
|          |              i_1_fu_276             |    0    |    0    |    7    |
|          |             tmp_3_fu_297            |    0    |    0    |    32   |
|    add   |             tmp_5_fu_323            |    0    |    0    |    32   |
|          |          indvar_next_fu_347         |    0    |    0    |    10   |
|          |              j_1_fu_364             |    0    |    0    |    13   |
|          |            offset_fu_503            |    0    |    0    |    19   |
|----------|-------------------------------------|---------|---------|---------|
|    and   |            tmp_24_fu_493            |    0    |    0    |    87   |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_16_fu_444            |    0    |    0    |    7    |
|  select  |            tmp_17_fu_452            |    0    |    0    |    64   |
|          |            tmp_18_fu_460            |    0    |    0    |    7    |
|----------|-------------------------------------|---------|---------|---------|
|          |           exitcond1_fu_270          |    0    |    0    |    3    |
|          |             tmp_4_fu_314            |    0    |    0    |    11   |
|   icmp   |           exitcond2_fu_341          |    0    |    0    |    4    |
|          |           exitcond_fu_358           |    0    |    0    |    5    |
|          |             tmp_8_fu_402            |    0    |    0    |    3    |
|----------|-------------------------------------|---------|---------|---------|
|          |            tmp_13_fu_426            |    0    |    0    |    6    |
|    sub   |            tmp_15_fu_438            |    0    |    0    |    6    |
|          |            tmp_19_fu_478            |    0    |    0    |    7    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |            tmp_14_fu_432            |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    mul   |             tmp_1_fu_254            |    1    |    0    |    1    |
|----------|-------------------------------------|---------|---------|---------|
|   read   |      inner_index_V_read_fu_138      |    0    |    0    |    0    |
|          | base_ddr_addr_addr_read_read_fu_165 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_144         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |         stg_52_write_fu_151         |    0    |    0    |    0    |
|   write  |         stg_59_write_fu_158         |    0    |    0    |    0    |
|          |         stg_116_write_fu_170        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |              tmp_fu_248             |    0    |    0    |    0    |
|          |           tmp_cast_fu_251           |    0    |    0    |    0    |
|          |             tmp_2_fu_282            |    0    |    0    |    0    |
|          |             tmp_7_fu_353            |    0    |    0    |    0    |
|   zext   |        gepindex2_cast_fu_384        |    0    |    0    |    0    |
|          |            tmp_10_fu_408            |    0    |    0    |    0    |
|          |            tmp_11_fu_412            |    0    |    0    |    0    |
|          |            tmp_20_fu_468            |    0    |    0    |    0    |
|          |            tmp_21_fu_483            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          offset_cast_fu_260         |    0    |    0    |    0    |
|partselect|         gepindex_cast_fu_374        |    0    |    0    |    0    |
|          |            tmp_12_fu_416            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |             tmp_6_fu_370            |    0    |    0    |    0    |
|          |            tmp_25_fu_498            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|bitconcatenate|           start_pos_fu_389          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |            end_pos_fu_396           |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    1    |    0    |   538   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|base_ddr_addr_addr_read_reg_552|   64   |
|   base_ddr_addr_addr_reg_534  |   64   |
|     buffer_addr_1_reg_571     |    9   |
|       exitcond2_reg_543       |    1   |
|        exitcond_reg_557       |    1   |
|          i_1_reg_529          |    7   |
|           i_reg_208           |    7   |
|      indvar_next_reg_547      |   10   |
|         indvar_reg_219        |   10   |
|    inner_index_V_2_reg_509    |    3   |
|          j_1_reg_561          |   13   |
|           j_reg_231           |   13   |
|        offset1_reg_198        |   19   |
|      offset_cast_reg_521      |   19   |
|         offset_reg_586        |   19   |
|         tmp_16_reg_576        |    7   |
|         tmp_22_reg_581        |   64   |
|         tmp_6_reg_566         |    3   |
|          tmp_reg_515          |   32   |
+-------------------------------+--------+
|             Total             |   365  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_144 |  p1  |   2  |  64  |   128  ||    64   |
|  grp_access_fu_183 |  p0  |   2  |   9  |   18   ||    9    |
|   indvar_reg_219   |  p0  |   2  |  10  |   20   ||    10   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   166  ||  4.713  ||    83   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   538  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   83   |
|  Register |    -   |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    4   |   365  |   621  |
+-----------+--------+--------+--------+--------+--------+
