// Modified by Princeton University on June 9th, 2015
// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T1 Processor File: manycore.config
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
//
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
//
// The above named program is distributed in the hope that it will be
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
//
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
//
// ========== Copyright Header End ============================================
// 1 core without I/O testbench config file for sims

<manycore>
    -model=manycore
    -toplevel=cmp_top
    -capi_core=openpiton::manycore_tb

    //-config_rtl=DEFAULT_NETTYPE_NONE 
    //-config_rtl=RTL_SPARC0 // neccessary for some borrowed monitors
    // -config_rtl=NO_USE_IBM_SRAMS 

    // trin: set these flags to simulate FPGA memory blocks
    // -config_rtl=SIM_FPGA_SYN_SRAM_ICACHE_TAG 
    // -config_rtl=SIM_FPGA_SYN_SRAM_LSU_ICACHE 
    // -config_rtl=SIM_FPGA_SYN_SRAM_DCACHE_TAG 
    // -config_rtl=SIM_FPGA_SYN_SRAM_LSU_DCACHE 
    // -config_rtl=SIM_FPGA_SYN_SRAM_RF16X160 
    // -config_rtl=SIM_FPGA_SYN_SRAM_RF32X80

    // -config_l1i_size=4096        // not heavily tested
    // -config_l1i_size=8192        // failing ASI tests that accesses L1I tags
    -config_l1i_size=16384       // default
    -config_l1i_associativity=4     // default

    // -config_l1d_size=4096
    -config_l1d_size=8192           // default
    -config_l1d_associativity=4     // default

    -config_l15_size=8192           // default
    -config_l15_associativity=4     // default

    -config_l2_size=65536           // default
    -config_l2_associativity=4      // default

    -env_base=$DV_ROOT/verif/env/cmp
    -rtl_timeout=50000
    -sim_run_args=+spc_pipe=0
    -sim_run_args=+doerrorfinish
    -sim_run_args=+dowarningfinish
    // -vcs_build_args=+notimingcheck
    //-vcs_build_args=+nbaopt
    -vcs_build_args=$DV_ROOT/tools/pli/iop/bwioj.tab
    -vcs_build_args=-P
    -vcs_build_args=$DV_ROOT/tools/pli/socket/bwsocket_pli.tab
    -vcs_build_args=-P
    -vcs_build_args=$DV_ROOT/tools/pli/mem/bwmem_pli.tab
    -vcs_build_args=-P
    -vcs_build_args=-lsocket_pli
    -vcs_build_args=-liob
    -vcs_build_args=-lmem_pli
    -post_process_cmd="regreport -1 > status.log"
    -post_process_cmd="perf > perf.log"
    -asm_diag_root=$DV_ROOT/verif/diag
    -sjm_diag_root=$DV_ROOT/verif/diag
    -image_diag_root=$DV_ROOT/verif/diag
    -midas_args=-mmu=niagara
    -sim_run_args=+wait_cycle_to_kill=10
    -vcs_cm_args=line+tgl+cond+branch+fsm
</manycore>
