#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026ede43d610 .scope module, "luhn_testbench" "luhn_testbench" 2 6;
 .timescale -9 -12;
v0000026ede493a20_0 .var "card_number", 63 0;
v0000026ede4932a0_0 .var "clk", 0 0;
v0000026ede493020_0 .var/i "i", 31 0;
v0000026ede4942e0_0 .var "rst", 0 0;
v0000026ede492580_0 .var "serial_in", 3 0;
v0000026ede4933e0_0 .net "validate", 0 0, v0000026ede492440_0;  1 drivers
S_0000026ede435d90 .scope module, "uut" "luhn_topmodule_cd" 2 14, 3 16 0, S_0000026ede43d610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "serial_in";
    .port_info 3 /OUTPUT 1 "validate";
v0000026ede493f20_0 .net "clk", 0 0, v0000026ede4932a0_0;  1 drivers
v0000026ede492800_0 .net "count_enable", 0 0, v0000026ede4103a0_0;  1 drivers
v0000026ede492620_0 .net "go", 0 0, v0000026ede491b10_0;  1 drivers
v0000026ede493520_0 .net "load_digit", 0 0, v0000026ede5570b0_0;  1 drivers
v0000026ede4924e0_0 .net "load_sum", 0 0, v0000026ede40d0d0_0;  1 drivers
v0000026ede493340_0 .net "mult_sel", 0 0, v0000026ede40d170_0;  1 drivers
v0000026ede4935c0_0 .net "odd", 0 0, v0000026ede492150_0;  1 drivers
v0000026ede493c00_0 .net "output_enable", 0 0, v0000026ede438f90_0;  1 drivers
v0000026ede493d40_0 .net "rst", 0 0, v0000026ede4942e0_0;  1 drivers
v0000026ede493b60_0 .net "serial_in", 3 0, v0000026ede492580_0;  1 drivers
v0000026ede4928a0_0 .net "stop", 0 0, v0000026ede492290_0;  1 drivers
v0000026ede493ca0_0 .net "sum_enable", 0 0, v0000026ede491610_0;  1 drivers
v0000026ede493200_0 .net "validate", 0 0, v0000026ede492440_0;  alias, 1 drivers
S_0000026ede435f20 .scope module, "luhn_controller_inst" "luhn_controller" 3 50, 4 12 0, S_0000026ede435d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "go";
    .port_info 3 /INPUT 1 "odd";
    .port_info 4 /INPUT 1 "stop";
    .port_info 5 /OUTPUT 1 "load_digit";
    .port_info 6 /OUTPUT 1 "mult_sel";
    .port_info 7 /OUTPUT 1 "load_sum";
    .port_info 8 /OUTPUT 1 "output_enable";
    .port_info 9 /OUTPUT 1 "count_enable";
    .port_info 10 /OUTPUT 1 "sum_enable";
P_0000026ede438d20 .param/l "s0" 0 4 27, C4<0000>;
P_0000026ede438d58 .param/l "s1" 0 4 28, C4<0001>;
P_0000026ede438d90 .param/l "s10" 0 4 37, C4<1010>;
P_0000026ede438dc8 .param/l "s2" 0 4 29, C4<0010>;
P_0000026ede438e00 .param/l "s3" 0 4 30, C4<0011>;
P_0000026ede438e38 .param/l "s4" 0 4 31, C4<0100>;
P_0000026ede438e70 .param/l "s5" 0 4 32, C4<0101>;
P_0000026ede438ea8 .param/l "s6" 0 4 33, C4<0110>;
P_0000026ede438ee0 .param/l "s7" 0 4 34, C4<0111>;
P_0000026ede438f18 .param/l "s8" 0 4 35, C4<1000>;
P_0000026ede438f50 .param/l "s9" 0 4 36, C4<1001>;
v0000026ede40ac00_0 .net "clk", 0 0, v0000026ede4932a0_0;  alias, 1 drivers
v0000026ede4103a0_0 .var "count_enable", 0 0;
v0000026ede556e90_0 .net "go", 0 0, v0000026ede491b10_0;  alias, 1 drivers
v0000026ede5570b0_0 .var "load_digit", 0 0;
v0000026ede40d0d0_0 .var "load_sum", 0 0;
v0000026ede40d170_0 .var "mult_sel", 0 0;
v0000026ede4360b0_0 .var "next_state", 3 0;
v0000026ede436150_0 .net "odd", 0 0, v0000026ede492150_0;  alias, 1 drivers
v0000026ede438f90_0 .var "output_enable", 0 0;
v0000026ede491570_0 .var "present_state", 3 0;
v0000026ede4916b0_0 .net "rst", 0 0, v0000026ede4942e0_0;  alias, 1 drivers
v0000026ede491c50_0 .net "stop", 0 0, v0000026ede492290_0;  alias, 1 drivers
v0000026ede491610_0 .var "sum_enable", 0 0;
E_0000026ede40e8b0 .event anyedge, v0000026ede556e90_0, v0000026ede491570_0;
E_0000026ede40eeb0 .event posedge, v0000026ede4916b0_0, v0000026ede40ac00_0;
S_0000026ede556810 .scope module, "luhn_datapath_inst" "luhn_datapath" 3 34, 5 12 0, S_0000026ede435d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "serial_in";
    .port_info 3 /INPUT 1 "load_digit";
    .port_info 4 /INPUT 1 "mult_sel";
    .port_info 5 /INPUT 1 "load_sum";
    .port_info 6 /INPUT 1 "output_enable";
    .port_info 7 /INPUT 1 "count_enable";
    .port_info 8 /INPUT 1 "sum_enable";
    .port_info 9 /OUTPUT 1 "validate";
    .port_info 10 /OUTPUT 1 "odd";
    .port_info 11 /OUTPUT 1 "go";
    .port_info 12 /OUTPUT 1 "stop";
v0000026ede4920b0 .array "card_number", 0 15, 3 0;
v0000026ede491e30_0 .net "clk", 0 0, v0000026ede4932a0_0;  alias, 1 drivers
v0000026ede492010_0 .var "comp_out", 4 0;
v0000026ede491750_0 .var "comp_value_one", 4 0;
v0000026ede491f70_0 .var "comp_value_zero", 4 0;
v0000026ede491430_0 .var "count", 4 0;
v0000026ede491bb0_0 .net "count_enable", 0 0, v0000026ede4103a0_0;  alias, 1 drivers
v0000026ede491b10_0 .var "go", 0 0;
v0000026ede492330_0 .var/i "j", 31 0;
v0000026ede491cf0_0 .var/i "k", 31 0;
v0000026ede4914d0_0 .net "load_digit", 0 0, v0000026ede5570b0_0;  alias, 1 drivers
v0000026ede491930_0 .net "load_sum", 0 0, v0000026ede40d0d0_0;  alias, 1 drivers
v0000026ede491d90_0 .var "mult_out", 4 0;
v0000026ede4921f0_0 .net "mult_sel", 0 0, v0000026ede40d170_0;  alias, 1 drivers
v0000026ede491ed0_0 .var "mult_value_out", 4 0;
v0000026ede492150_0 .var "odd", 0 0;
v0000026ede4917f0_0 .net "output_enable", 0 0, v0000026ede438f90_0;  alias, 1 drivers
v0000026ede4919d0_0 .net "rst", 0 0, v0000026ede4942e0_0;  alias, 1 drivers
v0000026ede491890_0 .net "serial_in", 3 0, v0000026ede492580_0;  alias, 1 drivers
v0000026ede492290_0 .var "stop", 0 0;
v0000026ede491a70_0 .var "sum", 10 0;
v0000026ede493480_0 .net "sum_enable", 0 0, v0000026ede491610_0;  alias, 1 drivers
v0000026ede492440_0 .var "validate", 0 0;
v0000026ede493e80_0 .var "value_out", 3 0;
E_0000026ede40e5f0 .event posedge, v0000026ede40ac00_0;
E_0000026ede40f2f0 .event anyedge, v0000026ede491430_0;
E_0000026ede40eef0/0 .event anyedge, v0000026ede493e80_0, v0000026ede491d90_0, v0000026ede491610_0, v0000026ede491a70_0;
E_0000026ede40eef0/1 .event anyedge, v0000026ede492010_0, v0000026ede491cf0_0;
E_0000026ede40eef0 .event/or E_0000026ede40eef0/0, E_0000026ede40eef0/1;
E_0000026ede40f130 .event posedge, v0000026ede4916b0_0;
    .scope S_0000026ede556810;
T_0 ;
    %wait E_0000026ede40f130;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ede492330_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000026ede492330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0000026ede492330_0;
    %store/vec4a v0000026ede4920b0, 4, 0;
    %load/vec4 v0000026ede492330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ede492330_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026ede492330_0, 0, 32;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000026ede491a70_0, 0, 11;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026ede556810;
T_1 ;
    %wait E_0000026ede40e5f0;
    %load/vec4 v0000026ede491890_0;
    %cmpi/ne 15, 15, 4;
    %flag_get/vec4 6;
    %jmp/0 T_1.3, 6;
    %load/vec4 v0000026ede491890_0;
    %pushi/vec4 0, 15, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000026ede492330_0;
    %cmpi/s 15, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000026ede491890_0;
    %ix/getv/s 3, v0000026ede492330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026ede4920b0, 0, 4;
    %load/vec4 v0000026ede492330_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026ede492330_0, 0;
T_1.0 ;
    %load/vec4 v0000026ede492330_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ede492290_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ede491b10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede491b10_0, 0;
T_1.5 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026ede556810;
T_2 ;
    %wait E_0000026ede40eeb0;
    %load/vec4 v0000026ede4919d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026ede491430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026ede491cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede492290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026ede4914d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %ix/getv/s 4, v0000026ede491cf0_0;
    %load/vec4a v0000026ede4920b0, 4;
    %assign/vec4 v0000026ede493e80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026ede4921f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000026ede491ed0_0;
    %assign/vec4 v0000026ede491d90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000026ede4921f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000026ede493e80_0;
    %pad/u 5;
    %assign/vec4 v0000026ede491d90_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000026ede491d90_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0000026ede491750_0;
    %assign/vec4 v0000026ede492010_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000026ede491f70_0;
    %assign/vec4 v0000026ede492010_0, 0;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026ede556810;
T_3 ;
    %wait E_0000026ede40eef0;
    %load/vec4 v0000026ede493e80_0;
    %pad/u 5;
    %muli 2, 0, 5;
    %store/vec4 v0000026ede491ed0_0, 0, 5;
    %load/vec4 v0000026ede491d90_0;
    %subi 9, 0, 5;
    %store/vec4 v0000026ede491750_0, 0, 5;
    %load/vec4 v0000026ede491d90_0;
    %store/vec4 v0000026ede491f70_0, 0, 5;
    %load/vec4 v0000026ede493480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000026ede491a70_0;
    %load/vec4 v0000026ede492010_0;
    %pad/u 11;
    %add;
    %store/vec4 v0000026ede491a70_0, 0, 11;
    %load/vec4 v0000026ede491cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026ede491cf0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026ede556810;
T_4 ;
    %wait E_0000026ede40e5f0;
    %load/vec4 v0000026ede491bb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ede4919d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026ede491430_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000026ede491430_0, 0;
T_4.0 ;
    %load/vec4 v0000026ede491430_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ede492150_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede492150_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026ede556810;
T_5 ;
    %wait E_0000026ede40f2f0;
    %load/vec4 v0000026ede491430_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede492290_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede492290_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026ede556810;
T_6 ;
    %wait E_0000026ede40e5f0;
    %load/vec4 v0000026ede491a70_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ede492290_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026ede492440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede492440_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026ede435f20;
T_7 ;
    %wait E_0000026ede40eeb0;
    %load/vec4 v0000026ede4916b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede5570b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede40d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede40d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede438f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede4103a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026ede491610_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026ede4360b0_0;
    %assign/vec4 v0000026ede491570_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026ede435f20;
T_8 ;
    %wait E_0000026ede40e8b0;
    %load/vec4 v0000026ede556e90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000026ede491570_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede5570b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede40d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede40d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede4103a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede491610_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026ede491570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede5570b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede40d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede40d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede4103a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0000026ede436150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
T_8.14 ;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede5570b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede40d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede4103a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede5570b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede40d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede4103a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede5570b0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0000026ede40d170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede4103a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede491610_0, 0, 1;
    %load/vec4 v0000026ede491c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede491610_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede438f90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026ede4360b0_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026ede43d610;
T_9 ;
    %pushi/vec4 2791886336, 0, 33;
    %concati/vec4 580462469, 0, 31;
    %store/vec4 v0000026ede493a20_0, 0, 64;
    %end;
    .thread T_9;
    .scope S_0000026ede43d610;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede4932a0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026ede4932a0_0;
    %inv;
    %store/vec4 v0000026ede4932a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000026ede43d610;
T_11 ;
    %vpi_call 2 32 "$dumpfile", "luhn_testbench.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026ede4942e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026ede4942e0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000026ede493020_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000026ede493020_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000026ede493a20_0;
    %load/vec4 v0000026ede493020_0;
    %muli 4, 0, 32;
    %part/s 4;
    %store/vec4 v0000026ede492580_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0000026ede493020_0;
    %subi 1, 0, 32;
    %store/vec4 v0000026ede493020_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %delay 1500000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "luhn_testbench.v";
    "./luhn_topmodule_cd.v";
    "./luhn_controller.v";
    "./luhn_datapath.v";
