INFO-FLOW: Workspace E:/MyPYNQ/HLS/MEAN_HLS/solution1 opened at Sun Apr 14 15:27:06 +0800 2019
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.13 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.289 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.511 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.565 sec.
Command     ap_source done; 0.568 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.184 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.228 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 200MHz -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'MEAN_HLS/mean.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling MEAN_HLS/mean.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted MEAN_HLS/mean.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "MEAN_HLS/mean.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E MEAN_HLS/mean.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp
Command       clang done; 4.61 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp"  -o "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 2.292 sec.
INFO-FLOW: GCC PP time: 6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp std=gnu++98 -directive=E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.647 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp std=gnu++98 -directive=E:/MyPYNQ/HLS/MEAN_HLS/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/MyPYNQ/HLS/MEAN_HLS/solution1/solution1.json -quiet -fix-errors E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.684 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mean.pp.0.cpp.diag.yml E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mean.pp.0.cpp.out.log 2> E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mean.pp.0.cpp.err.log 
Command       ap_eval done; 1.244 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.984 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.81 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.2.cpp
Command       clang done; 1.369 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.bc
Command       clang done; 2.053 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.g.bc -hls-opt -except-internalize mean -LD:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 21.593 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 104.184 ; gain = 46.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 104.184 ; gain = 46.945
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.pp.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.425 sec.
Execute         llvm-ld E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.677 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mean -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.0.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
Command         transform done; 1.246 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 153.094 ; gain = 95.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.1.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:30) automatically.
Command         transform done; 0.477 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.285 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 186.465 ; gain = 129.227
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.g.1.bc to E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.1.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (MEAN_HLS/mean.cpp:36) in function 'mean' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (MEAN_HLS/mean.cpp:40) in function 'mean' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'mean' (MEAN_HLS/mean.cpp:30) automatically.
Command         transform done; 1.174 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MEAN_HLS/mean.cpp:37:4) to (MEAN_HLS/mean.cpp:36:28) in function 'mean'... converting 161 basic blocks.
Command         transform done; 0.633 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 252.582 ; gain = 195.344
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.2.bc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (MEAN_HLS/mean.cpp:24:16) in function 'mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (MEAN_HLS/mean.cpp:34:16) in function 'mean'.
Command         transform done; 1.066 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 261.363 ; gain = 204.125
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.076 sec.
Command     elaborate done; 46.454 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mean' ...
Execute       ap_set_top_model mean 
Execute       get_model_list mean -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mean 
Execute       get_model_list mean -filter all-wo-channel 
INFO-FLOW: Model list for configure: mean
INFO-FLOW: Configuring Module : mean ...
Execute       set_default_model mean 
Execute       apply_spec_resource_limit mean 
INFO-FLOW: Model list for preprocess: mean
INFO-FLOW: Preprocessing Module: mean ...
Execute       set_default_model mean 
Execute       cdfg_preprocess -model mean 
Execute       rtl_gen_preprocess mean 
INFO-FLOW: Model list for synthesis: mean
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mean 
Execute       schedule -model mean 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.34ns) of 'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) exceeds the target cycle time (target cycle time: 5ns, clock uncertainty: 0.625ns, effective cycle time: 4.38ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('img_buf_V_load_2', MEAN_HLS/mean.cpp:46) on array 'img_buf.V', MEAN_HLS/mean.cpp:23 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'img_buf_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 41, Depth = 842.
WARNING: [SCHED 204-21] Estimated clock period (6.338ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sitofp' operation ('tmp_13', MEAN_HLS/mean.cpp:46) (6.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.632 sec.
INFO: [HLS 200-111]  Elapsed time: 61.375 seconds; current allocated memory: 216.788 MB.
Execute       report -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.verbose.sched.rpt -verbose -f 
Command       report done; 3.042 sec.
Execute       db_write -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.sched.adb -f 
Command       db_write done; 0.42 sec.
INFO-FLOW: Finish scheduling mean.
Execute       set_default_model mean 
Execute       bind -model mean 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mean
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.121 sec.
INFO: [HLS 200-111]  Elapsed time: 5.648 seconds; current allocated memory: 229.869 MB.
Execute       report -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.verbose.bind.rpt -verbose -f 
Command       report done; 2.295 sec.
Execute       db_write -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.bind.adb -f 
Command       db_write done; 0.528 sec.
INFO-FLOW: Finish binding mean.
Execute       get_model_list mean -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mean 
INFO-FLOW: Model list for RTL generation: mean
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mean -vendor xilinx -mg_file E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mean/image_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mean' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mean_fadd_32ns_32ns_32_9_full_dsp_1' to 'mean_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_fdiv_32ns_32ns_32_30_1' to 'mean_fdiv_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_sitofp_32ns_32_8_1' to 'mean_sitofp_32ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mean_shl_55ns_32ns_55_2_1' to 'mean_shl_55ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mean_fadd_32ns_32bkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_fdiv_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_shl_55ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mean_sitofp_32ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mean'.
Command       create_rtl_model done; 1.778 sec.
INFO: [HLS 200-111]  Elapsed time: 4.742 seconds; current allocated memory: 249.412 MB.
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute       gen_rtl mean -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/syn/systemc/mean -synmodules mean 
Command       gen_rtl done; 0.141 sec.
Execute       gen_rtl mean -istop -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/syn/vhdl/mean 
Command       gen_rtl done; 0.593 sec.
Execute       gen_rtl mean -istop -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/syn/verilog/mean 
Command       gen_rtl done; 0.401 sec.
Execute       export_constraint_db -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl -f -tool general 
Execute       report -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.design.xml -verbose -f -dv 
Command       report done; 0.541 sec.
Execute       report -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 1.091 sec.
Execute       gen_tb_info mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean -p E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.136 sec.
Execute       report -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/syn/report/mean_csynth.rpt -f 
Command       report done; 0.291 sec.
Execute       report -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/syn/report/mean_csynth.xml -f -x 
Command       report done; 0.304 sec.
Execute       report -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.verbose.rpt -verbose -f 
Command       report done; 2.803 sec.
Execute       db_write -model mean -o E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.adb -f 
Command       db_write done; 1.07 sec.
Execute       sc_get_clocks mean 
Execute       sc_get_portdomain mean 
INFO-FLOW: Model list for RTL component generation: mean
INFO-FLOW: Handling components in module [mean] ... 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
INFO-FLOW: Found component mean_fadd_32ns_32bkb.
INFO-FLOW: Append model mean_fadd_32ns_32bkb
INFO-FLOW: Found component mean_fdiv_32ns_32cud.
INFO-FLOW: Append model mean_fdiv_32ns_32cud
INFO-FLOW: Found component mean_sitofp_32ns_dEe.
INFO-FLOW: Append model mean_sitofp_32ns_dEe
INFO-FLOW: Found component mean_shl_55ns_32neOg.
INFO-FLOW: Append model mean_shl_55ns_32neOg
INFO-FLOW: Found component mean_img_buf_V.
INFO-FLOW: Append model mean_img_buf_V
INFO-FLOW: Append model mean
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mean_fadd_32ns_32bkb mean_fdiv_32ns_32cud mean_sitofp_32ns_dEe mean_shl_55ns_32neOg mean_img_buf_V mean
INFO-FLOW: To file: write model mean_fadd_32ns_32bkb
INFO-FLOW: To file: write model mean_fdiv_32ns_32cud
INFO-FLOW: To file: write model mean_sitofp_32ns_dEe
INFO-FLOW: To file: write model mean_shl_55ns_32neOg
INFO-FLOW: To file: write model mean_img_buf_V
INFO-FLOW: To file: write model mean
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.116 sec.
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.17 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.174 sec.
Command       ap_source done; 0.174 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
INFO: [RTMG 210-286] Generating pipelined shifter : 'mean_shl_55ns_32neOg'
INFO: [RTMG 210-278] Implementing memory 'mean_img_buf_V_ram (RAM)' using block RAMs.
Command       ap_source done; 0.482 sec.
Execute       get_config_sdx -target 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.117 sec.
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.17 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.173 sec.
Command       ap_source done; 0.174 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute       sc_get_clocks mean 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/impl/misc/mean_ap_fadd_7_full_dsp_32_ip.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/impl/misc/mean_ap_fdiv_28_no_dsp_32_ip.tcl 
Execute       source E:/MyPYNQ/HLS/MEAN_HLS/solution1/impl/misc/mean_ap_sitofp_6_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 338.027 ; gain = 280.789
INFO: [SYSC 207-301] Generating SystemC RTL for mean.
INFO: [VHDL 208-304] Generating VHDL RTL for mean.
INFO: [VLOG 209-307] Generating Verilog RTL for mean.
Command     autosyn done; 34.309 sec.
Command   csynth_design done; 80.769 sec.
Command ap_source done; 82.119 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/MyPYNQ/HLS/MEAN_HLS/solution1 opened at Sun Apr 14 15:29:20 +0800 2019
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.195 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.199 sec.
Command     ap_source done; 0.2 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.361 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.124 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.18 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.183 sec.
Command     ap_source done; 0.183 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.129 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.186 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/mean.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/MEAN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.118 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.174 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.177 sec.
Command     ap_source done; 0.177 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 53.494 sec.
Command ap_source done; 53.86 sec.
Execute cleanup_all 
