// Seed: 105425701
module module_0 (
    output supply1 id_0,
    output supply0 id_1
);
  wire id_3;
  bit  id_4;
  assign module_1.id_7 = 0;
  wire id_5;
  final begin : LABEL_0
    id_6#(.id_7(1));
    id_4 = id_4;
  end
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1
    , id_13,
    output wor id_2,
    input tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9
    , id_14,
    output wand id_10,
    output tri0 id_11
);
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
