{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394234522399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394234522399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 17:22:02 2014 " "Processing started: Fri Mar 07 17:22:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394234522399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394234522399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394234522399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394234522757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(22) " "Verilog HDL warning at HexDriver.sv(22): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/altera/13.0/ece298/6 final/HexDriver.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1394234522807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/altera/13.0/ece298/6 final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/altera/13.0/ece298/6 final/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/altera/13.0/ece298/6 final/add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.sv" "" { Text "C:/altera/13.0/ece298/6 final/FA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/altera/13.0/ece298/6 final/Dreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394234522819 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab4/counter.sv " "Can't analyze file -- file ../Lab4/counter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1394234522822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab4/control_1.sv " "Can't analyze file -- file ../Lab4/control_1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1394234522825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394234522851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Counter_clear multiplier.sv(8) " "Verilog HDL or VHDL warning at multiplier.sv(8): object \"Counter_clear\" assigned a value but never read" {  } { { "multiplier.sv" "" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1394234522852 "|multiplier"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "control_counter_clear multiplier.sv(8) " "Verilog HDL warning at multiplier.sv(8): object control_counter_clear used but never assigned" {  } { { "multiplier.sv" "" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1394234522852 "|multiplier"}
{ "Warning" "WSGN_SEARCH_FILE" "control.sv 1 1 " "Using design file control.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394234522874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1394234522874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "multiplier.sv" "control_unit" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522878 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_r control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"counter_r\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClearA_LoadB control.sv(54) " "Verilog HDL Always Construct warning at control.sv(54): variable \"ClearA_LoadB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(59) " "Verilog HDL Always Construct warning at control.sv(59): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(80) " "Verilog HDL Always Construct warning at control.sv(80): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(101) " "Verilog HDL Always Construct warning at control.sv(101): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(122) " "Verilog HDL Always Construct warning at control.sv(122): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(143) " "Verilog HDL Always Construct warning at control.sv(143): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522879 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(164) " "Verilog HDL Always Construct warning at control.sv(164): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522880 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(185) " "Verilog HDL Always Construct warning at control.sv(185): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522880 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M control.sv(206) " "Verilog HDL Always Construct warning at control.sv(206): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1394234522880 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.sv(51) " "Verilog HDL Case Statement information at control.sv(51): all case item expressions in this case statement are onehot" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Clr_Ld control.sv(49) " "Verilog HDL Always Construct warning at control.sv(49): inferring latch(es) for variable \"Clr_Ld\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "add control.sv(49) " "Verilog HDL Always Construct warning at control.sv(49): inferring latch(es) for variable \"add\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub control.sv(49) " "Verilog HDL Always Construct warning at control.sv(49): inferring latch(es) for variable \"sub\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift control.sv(49) " "Verilog HDL Always Construct warning at control.sv(49): inferring latch(es) for variable \"shift\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift control.sv(49) " "Inferred latch for \"shift\" at control.sv(49)" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub control.sv(49) " "Inferred latch for \"sub\" at control.sv(49)" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add control.sv(49) " "Inferred latch for \"add\" at control.sv(49)" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clr_Ld control.sv(49) " "Inferred latch for \"Clr_Ld\" at control.sv(49)" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_r control.sv(17) " "Inferred latch for \"counter_r\" at control.sv(17)" {  } { { "control.sv" "" { Text "C:/altera/13.0/ece298/6 final/control.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394234522881 "|multiplier|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:nine_bit " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:nine_bit\"" {  } { { "multiplier.sv" "nine_bit" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA add_sub:nine_bit\|FA:one " "Elaborating entity \"FA\" for hierarchy \"add_sub:nine_bit\|FA:one\"" {  } { { "add_sub.sv" "one" { Text "C:/altera/13.0/ece298/6 final/add_sub.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg Dreg:X_reg " "Elaborating entity \"Dreg\" for hierarchy \"Dreg:X_reg\"" {  } { { "multiplier.sv" "X_reg" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:A\"" {  } { { "multiplier.sv" "A" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "multiplier.sv" "HexAL" { Text "C:/altera/13.0/ece298/6 final/multiplier.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1394234522901 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1394234523300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/ece298/6 final/output_files/multiplier.map.smsg " "Generated suppressed messages file C:/altera/13.0/ece298/6 final/output_files/multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1394234523504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1394234523603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394234523603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394234523649 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394234523649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394234523649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394234523649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394234523681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 17:22:03 2014 " "Processing ended: Fri Mar 07 17:22:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394234523681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394234523681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394234523681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394234523681 ""}
