Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov  5 18:26:37 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            mssc/segment_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.999ns (25.227%)  route 2.961ns (74.773%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 7.894 - 10.173 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  macw/clkout1_buf/O
                         net (fo=88, unplaced)        0.584    -1.604    mssc/clk_out
                         FDRE                                         r  mssc/segment_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.148 f  mssc/segment_counter_reg[6]/Q
                         net (fo=2, unplaced)         0.752    -0.396    mssc/segment_counter_reg[6]
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.101 f  mssc/segment_state[7]_i_8/O
                         net (fo=1, unplaced)         0.449     0.348    mssc/segment_state[7]_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     0.472 f  mssc/segment_state[7]_i_4/O
                         net (fo=2, unplaced)         0.913     1.385    mssc/segment_state[7]_i_4_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     1.509 r  mssc/segment_counter[0]_i_1/O
                         net (fo=32, unplaced)        0.847     2.356    mssc/segment_counter[0]_i_1_n_0
                         FDRE                                         r  mssc/segment_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.982    macw/clk_in_audio_clk_wiz
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.605 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.364    macw/clk_out_audio_clk_wiz
                         BUFG (Prop_bufg_I_O)         0.091     7.455 r  macw/clkout1_buf/O
                         net (fo=88, unplaced)        0.439     7.894    mssc/clk_out
                         FDRE                                         r  mssc/segment_counter_reg[0]/C
                         clock pessimism              0.530     8.424    
                         clock uncertainty           -0.107     8.317    
                         FDRE (Setup_fdre_C_R)       -0.433     7.884    mssc/segment_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                  5.528    




