============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Fri Dec 20 13:41:10 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u3_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u7_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u7_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u7_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 14 feed throughs used by 13 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  4.742961s wall, 4.640625s user + 0.187500s system = 4.828125s CPU (101.8%)

RUN-1004 : used memory is 528 MB, reserved memory is 484 MB, peak memory is 557 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(109)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(122)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(139)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(168)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(169)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(170)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(171)
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/tawa_control.v(51)
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(184)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(186)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.304080s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (103.0%)

RUN-1004 : used memory is 475 MB, reserved memory is 496 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(118)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(134)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(149)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(166)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(184)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(186)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  1.289079s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (104.2%)

RUN-1004 : used memory is 487 MB, reserved memory is 509 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
RUN-1002 : start command "report_cfgs -file demo_1st_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
mclk_freq_div                       2.5MHz
active_done                         0
cascade_mode                        None
security                            0
auto_clear_en                       0
persist_bit                         0
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
ch_dedicate_0                       gpio
ch_dedicate_1                       gpio
ch_dedicate_2                       gpio
ch_dedicate_3                       gpio
ch_dedicate_4                       gpio
ch_dedicate_5                       gpio
ch_dedicate_6                       gpio
ch_dedicate_7                       gpio
cso_b_cclk_mosi_miso_dout           gpio
done                                gpio
initn                               gpio
program_b                           dedicate
tdi_tms_tck_tdo                     dedicate

PRG-5101 WARNING: Unknown register type FEATURE_ROW during device setting
RUN-1002 : start command "report_ignored_paths -file falsepath.rpt"
TMR-1026 : Timer is not launched yet. Init Timing ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3098, tnet num: 800, tinst num: 368, tnode num: 3846, tedge num: 5377.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 1.
TMR-2504 : Update delay of 800 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 1.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in falsepath.rpt, timing summary in falsepath.tsm.
TMR-3509 : Import timing summary.
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(183)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-8402 ERROR: Error found at 'PULLTYPE = PULLUP'.
GUI-8402 ERROR: Error found at 'PULLTYPE = PULLUP'.
GUI-8402 ERROR: Error found at 'PULLTYPE = PULLUP'.
GUI-8402 ERROR: Error found at 'PULLTYPE = PULLUP'.
GUI-8405 ERROR: key_in[0] is not the signal of the project.
GUI-8405 ERROR: key_in[1] is not the signal of the project.
GUI-8405 ERROR: key_in[2] is not the signal of the project.
GUI-8405 ERROR: key_in[3] is not the signal of the project.
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(99)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(100)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(101)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(102)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(116)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(117)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(133)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(146)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(147)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(148)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(161)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(162)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(163)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(103)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(104)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(136)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(149)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(150)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(151)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(164)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(165)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(166)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(168)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(160)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(173)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(174)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(175)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(176)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in 01_src/01_rtl/encoder_control.v(177)
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.237045s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (103.6%)

RUN-1004 : used memory is 289 MB, reserved memory is 396 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.195913s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (100.6%)

RUN-1004 : used memory is 280 MB, reserved memory is 396 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.190433s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (101.1%)

RUN-1004 : used memory is 284 MB, reserved memory is 400 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-8007 ERROR: cannot find port 'clk' on this module in 01_src/01_rtl/encoder_control.v(108)
HDL-8007 ERROR: cannot find port 'clk_5M' on this module in 01_src/01_rtl/encoder_control.v(109)
HDL-8007 ERROR: cannot find port 'rst_n' on this module in 01_src/01_rtl/encoder_control.v(110)
HDL-8007 ERROR: cannot find port 'key' on this module in 01_src/01_rtl/encoder_control.v(112)
HDL-8007 ERROR: cannot find port 'data_in' on this module in 01_src/01_rtl/encoder_control.v(113)
HDL-8007 ERROR: cannot find port 'clk_out' on this module in 01_src/01_rtl/encoder_control.v(115)
HDL-8007 ERROR: cannot find port 'crc_data' on this module in 01_src/01_rtl/encoder_control.v(116)
HDL-8007 ERROR: cannot find port 'err_data' on this module in 01_src/01_rtl/encoder_control.v(117)
HDL-8007 ERROR: cannot find port 'crc_err' on this module in 01_src/01_rtl/encoder_control.v(118)
HDL-8007 ERROR: cannot find port 'data_out' on this module in 01_src/01_rtl/encoder_control.v(119)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_c' is not allowed in 01_src/01_rtl/biss_controll.v(27)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_c' is not allowed in 01_src/01_rtl/biss_controll.v(27)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control_in.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_c' is not allowed in 01_src/01_rtl/biss_controll.v(27)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_crc6.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_c' is not allowed in 01_src/01_rtl/biss_controll.v(27)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
HDL-8007 ERROR: 'crc_data' is not a port in 01_src/01_rtl/encoder_control.v(115)
HDL-8007 ERROR: 'crc_data' is not a port in 01_src/01_rtl/encoder_control.v(115)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_c' is not allowed in 01_src/01_rtl/biss_controll.v(27)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_crc6.v
HDL-8007 ERROR: 'crc_data' is not a port in 01_src/01_rtl/encoder_control.v(115)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_rtl.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file 01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in 01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file 01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file 01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in 01_src/01_rtl/demo_1st_top.v(185)
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file 01_src/01_rtl/led.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file 01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file 01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file 01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file 01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file 01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file 01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file 01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in 01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in 01_src/01_rtl/biss_controll.v(26)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in 01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in 01_src/01_rtl/biss_controll.v(32)
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file 01_src/01_rtl/biss_crc6.v
RUN-1001 : reset_run syn_1.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.157152s wall, 1.093750s user + 0.093750s system = 1.187500s CPU (102.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 429 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in 01_src/01_rtl/ssi_control.v(66)
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.241971s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (100.6%)

RUN-1004 : used memory is 326 MB, reserved memory is 428 MB, peak memory is 557 MB
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file 01_src/01_rtl/encoder_control.v
RUN-1001 : reset_run syn_1 -step read_design.
RUN-1001 : reset_run phy_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db" in  1.243842s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (101.8%)

RUN-1004 : used memory is 322 MB, reserved memory is 427 MB, peak memory is 557 MB
