  0~  1: T0, CPU
  1~  2: T0, CPU
  2~  3: T1, CPU
  3~  4: T1, CPU
   ~  4: T1, Return from V1
  4~  5: T0, CPU
  5~  6: T0, CPU
  6~  7: T0, CPU
   ~  7: T0, Return from P1
  7~  8: T0, CPU
  8~  9: T0, CPU
  9~ 10: T1, CPU
 10~ 11: T1, CPU
 11~ 12: T1, CPU
 