Conv2D_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/Conv2D_design/ip/Conv2D_design_processing_system7_0_0/sim/Conv2D_design_processing_system7_0_0.v,incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/ec67/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/86fe/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/ec67/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/86fe/hdl"
Conv2D_design.v,verilog,xil_defaultlib,../../../bd/Conv2D_design/sim/Conv2D_design.v,incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/ec67/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/86fe/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/ec67/hdl"incdir="../../../../Conv2D-design.gen/sources_1/bd/Conv2D_design/ipshared/86fe/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
