digraph "top" {
label="top";
rankdir="LR";
remincross=true;
n4 [ shape=octagon, label="phase_map_out", color="black", fontcolor="black" ];
n5 [ shape=octagon, label="detector_in", color="black", fontcolor="black" ];
n6 [ shape=diamond, label="$auto$verilog_backend.cc:2083:dump_module$1", color="black", fontcolor="black" ];
p0 [shape=box, style=rounded, label="PROC $2\n/home/daquintero/piel/docs/examples/designs/amaranth_driven_flow/amaranth_driven_flow/src/our_truth_table_module.v:7.7-7.56"];
p1 [shape=box, style=rounded, label="PROC $1\n/home/daquintero/piel/docs/examples/designs/amaranth_driven_flow/amaranth_driven_flow/src/our_truth_table_module.v:14.3-32.6"];
p1:e -> n4:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
n5:e -> p1:w [color="black", fontcolor="black", style="setlinewidth(3)", label=""];
p0:e -> n6:w [color="black", fontcolor="black", label=""];
n6:e -> p1:w [color="black", fontcolor="black", label=""];
}
