static inline unsigned long F_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_2 ( int V_3 )\r\n{\r\nV_3 &= 0x1e ;\r\n__asm__ __volatile__ ("stba %0, [%1] %2" : :\r\n"r" ((cpu_leds[cpuid] << 4) | cpu_leds[cpuid+1]),\r\n"r" (ECSR_BASE(cpuid) | BB_LEDS),\r\n"i" (ASI_M_CTL));\r\n}\r\nvoid T_1 F_3 ( void )\r\n{\r\nint V_3 = F_4 () ;\r\nunsigned long V_4 ;\r\nV_5 [ V_3 ] = 0x6 ;\r\nF_2 ( V_3 ) ;\r\nF_5 ( ( F_6 () & ~ 0x8000 ) | 0x4000 ) ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_9 ( V_3 ) ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_12 ( V_3 ) ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_1 ( ( unsigned long * ) & V_6 [ V_3 ] , 1 ) ;\r\nF_7 () ;\r\nF_8 () ;\r\nwhile ( ( unsigned long ) V_7 [ V_3 ] < V_8 )\r\nF_13 () ;\r\nwhile ( V_7 [ V_3 ] -> V_9 != V_3 )\r\nF_13 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nV_5 [ V_3 ] = 0x9 ;\r\nF_2 ( V_3 ) ;\r\nF_14 ( & V_10 . V_11 ) ;\r\nV_12 -> V_13 = & V_10 ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_15 () ;\r\nwhile ( ! F_16 ( V_3 , & V_14 ) )\r\nF_13 () ;\r\nF_17 ( & V_15 , V_4 ) ;\r\nF_5 ( F_6 () & ~ 0x4000 ) ;\r\nF_18 ( & V_15 , V_4 ) ;\r\nF_19 ( V_3 , true ) ;\r\n}\r\nvoid T_2 F_20 ( void )\r\n{\r\nF_21 () ;\r\nif ( V_16 )\r\nV_7 [ 0 ] = NULL ;\r\nF_10 () ;\r\nF_7 () ;\r\n}\r\nint T_1 F_22 ( int V_17 )\r\n{\r\nunsigned long * V_18 = & V_19 ;\r\nstruct V_20 * V_21 ;\r\nint V_22 ;\r\nint V_23 ;\r\nF_23 ( V_17 , & V_23 , NULL ) ;\r\nV_21 = F_24 ( V_17 ) ;\r\nV_7 [ V_17 ] = F_25 ( V_21 ) ;\r\nV_24 . V_25 = 0 ;\r\nV_24 . V_26 = ( unsigned int ) V_27 ;\r\nV_24 . V_28 = 0 ;\r\nF_26 ( V_29 L_1 , V_17 , V_18 ) ;\r\nF_7 () ;\r\nF_27 ( V_23 ,\r\n& V_24 , 0 , ( char * ) V_18 ) ;\r\nF_26 ( V_29 L_2 ) ;\r\nfor ( V_22 = 0 ; V_22 < 10000 ; V_22 ++ ) {\r\nif ( V_6 [ V_17 ] )\r\nbreak;\r\nF_28 ( 200 ) ;\r\n}\r\nif ( ! ( V_6 [ V_17 ] ) ) {\r\nF_26 ( V_30 L_3 , V_17 ) ;\r\nreturn - V_31 ;\r\n}\r\nF_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_29 ( void )\r\n{\r\nint V_17 , V_32 ;\r\nint * V_33 ;\r\nV_32 = 0 ;\r\nV_33 = & V_32 ;\r\nF_30 (i) {\r\n* V_33 = V_17 ;\r\nV_33 = & F_31 ( V_17 ) . V_34 ;\r\n}\r\n* V_33 = V_32 ;\r\nF_7 () ;\r\nV_35 = 1 ;\r\nF_32 () ;\r\n}\r\nstatic void T_2 F_21 ( void )\r\n{\r\nint V_9 ;\r\nstruct V_36 * V_37 ;\r\nF_26 ( V_29 L_4 , V_38 ) ;\r\nF_33 (cpu) {\r\nV_37 = & F_34 ( V_36 , V_9 ) ;\r\nV_37 -> V_39 = V_37 -> V_40 = V_37 -> V_41 = 0 ;\r\n}\r\n}\r\nvoid F_35 ( void )\r\n{\r\nstruct V_36 * V_37 = & F_36 ( V_36 ) ;\r\nif ( V_37 -> V_39 ) {\r\nV_37 -> V_39 = 0 ;\r\nF_37 () ;\r\n}\r\nif ( V_37 -> V_40 ) {\r\nV_37 -> V_40 = 0 ;\r\nF_38 () ;\r\n}\r\nif ( V_37 -> V_41 ) {\r\nV_37 -> V_41 = 0 ;\r\nF_39 () ;\r\n}\r\n}\r\nstatic void F_40 ( int V_9 )\r\n{\r\nstruct V_36 * V_37 = & F_34 ( V_36 , V_9 ) ;\r\nV_37 -> V_39 = 1 ;\r\nF_41 ( V_9 , V_38 ) ;\r\n}\r\nstatic void F_42 ( int V_9 )\r\n{\r\nstruct V_36 * V_37 = & F_34 ( V_36 , V_9 ) ;\r\nV_37 -> V_40 = 1 ;\r\nF_41 ( V_9 , V_38 ) ;\r\n}\r\nstatic void F_43 ( int V_9 )\r\n{\r\nstruct V_36 * V_37 = & F_34 ( V_36 , V_9 ) ;\r\nV_37 -> V_41 = 1 ;\r\nF_41 ( V_9 , V_38 ) ;\r\n}\r\nstatic void F_44 ( T_3 V_42 , T_4 V_43 , unsigned long V_44 ,\r\nunsigned long V_45 , unsigned long V_46 ,\r\nunsigned long V_47 )\r\n{\r\nif ( V_35 ) {\r\nregister int V_48 = V_49 ;\r\nunsigned long V_4 ;\r\nF_17 ( & V_50 , V_4 ) ;\r\n{\r\nregister T_3 T_5 V_51 ( L_5 ) = V_42 ;\r\nregister unsigned long T_6 V_51 ( L_6 ) = V_44 ;\r\nregister unsigned long T_7 V_51 ( L_7 ) = V_45 ;\r\nregister unsigned long T_8 V_51 ( L_8 ) = V_46 ;\r\nregister unsigned long T_9 V_51 ( L_9 ) = V_47 ;\r\nregister unsigned long T_10 V_51 ( L_10 ) = 0 ;\r\n__asm__ __volatile__(\r\n"std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5),\r\n"r" (&ccall_info.func));\r\n}\r\n{\r\nregister int V_17 ;\r\nF_45 ( F_46 () , & V_43 ) ;\r\nF_47 ( & V_43 , V_52 , & V_43 ) ;\r\nfor ( V_17 = 0 ; V_17 <= V_48 ; V_17 ++ ) {\r\nif ( F_16 ( V_17 , & V_43 ) ) {\r\nV_53 . V_54 [ V_17 ] = 0 ;\r\nV_53 . V_55 [ V_17 ] = 0 ;\r\nF_41 ( V_17 , V_56 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_17 ;\r\nV_17 = 0 ;\r\ndo {\r\nif ( ! F_16 ( V_17 , & V_43 ) )\r\ncontinue;\r\nwhile ( ! V_53 . V_54 [ V_17 ] )\r\nF_13 () ;\r\n} while ( ++ V_17 <= V_48 );\r\nV_17 = 0 ;\r\ndo {\r\nif ( ! F_16 ( V_17 , & V_43 ) )\r\ncontinue;\r\nwhile ( ! V_53 . V_55 [ V_17 ] )\r\nF_13 () ;\r\n} while ( ++ V_17 <= V_48 );\r\n}\r\nF_18 ( & V_50 , V_4 ) ;\r\n}\r\n}\r\nvoid F_48 ( void )\r\n{\r\nint V_17 = F_4 () ;\r\nV_53 . V_54 [ V_17 ] = 1 ;\r\nV_53 . V_42 ( V_53 . V_44 , V_53 . V_45 , V_53 . V_46 ,\r\nV_53 . V_47 , V_53 . V_57 ) ;\r\nV_53 . V_55 [ V_17 ] = 1 ;\r\n}\r\nvoid F_49 ( struct V_58 * V_59 )\r\n{\r\nstruct V_58 * V_60 ;\r\nint V_9 = F_4 () ;\r\nstatic int V_61 [ V_62 ] ;\r\nstatic char V_63 [] = { 0xe , 0xd , 0xb , 0x7 , 0xb , 0xd } ;\r\nV_60 = F_50 ( V_59 ) ;\r\nF_51 ( V_9 ) ;\r\nF_52 ( 0 , 1 ) ;\r\nV_61 [ V_9 ] ++ ;\r\nif ( ! ( V_61 [ V_9 ] & 15 ) ) {\r\nif ( V_61 [ V_9 ] == 0x60 )\r\nV_61 [ V_9 ] = 0 ;\r\nV_5 [ V_9 ] = V_63 [ V_61 [ V_9 ] >> 4 ] ;\r\nF_2 ( V_9 ) ;\r\n}\r\nF_53 ( V_64 ) ;\r\nif ( ! -- F_54 ( V_9 ) ) {\r\nint V_65 = F_55 ( V_59 ) ;\r\nF_56 () ;\r\nF_57 ( V_65 ) ;\r\nF_58 () ;\r\nF_54 ( V_9 ) = F_59 ( V_9 ) ;\r\n}\r\nF_50 ( V_60 ) ;\r\n}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nint V_9 = F_4 () ;\r\nF_54 ( V_9 ) = F_59 ( V_9 ) = 1 ;\r\nF_60 ( V_9 , V_66 ) ;\r\n}\r\nvoid T_2 F_61 ( unsigned * V_67 )\r\n{\r\nint V_68 = * V_67 & 0x3e000000 ;\r\nV_67 [ 0 ] = 0xc0800800 | V_68 ;\r\nV_67 [ 1 ] = 0x01000000 ;\r\nV_67 [ 2 ] = 0x01000000 ;\r\n}\r\nvoid T_2 F_62 ( unsigned * V_67 )\r\n{\r\nint V_68 = * V_67 & 0x3e000000 ;\r\nV_67 [ 0 ] = 0xc0800800 | V_68 ;\r\nV_67 [ 2 ] = 0x81282002 | V_68 | ( V_68 >> 11 ) ;\r\nV_67 [ 4 ] = 0x01000000 ;\r\n}\r\nvoid T_2 F_63 ( void )\r\n{\r\nint V_17 ;\r\nV_69 [ 1 ] = V_69 [ 1 ] + ( V_70 - V_71 ) ;\r\nF_64 ( V_72 , F_61 ) ;\r\nF_64 ( V_73 , F_62 ) ;\r\nF_65 ( V_74 , F_44 , V_75 ) ;\r\nF_65 ( V_76 , V_77 , V_75 ) ;\r\nF_65 ( V_78 , F_43 , V_75 ) ;\r\nF_65 ( V_79 , F_40 , V_75 ) ;\r\nF_65 ( V_80 , F_42 , V_75 ) ;\r\nfor ( V_17 = 0 ; V_17 < V_62 ; V_17 ++ ) {\r\nV_53 . V_54 [ V_17 ] = 1 ;\r\nV_53 . V_55 [ V_17 ] = 1 ;\r\n}\r\n}
