/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((in_data[107] | celloutsig_1_2z[0]) & celloutsig_1_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_9z ^ celloutsig_0_1z[0]);
  assign celloutsig_0_3z = { celloutsig_0_2z[5:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_1_2z = celloutsig_1_1z[3:1] / { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_4z[14:10] == celloutsig_1_12z[9:5];
  assign celloutsig_0_11z = in_data[71:68] == in_data[41:38];
  assign celloutsig_1_19z = { in_data[187:166], celloutsig_1_8z, celloutsig_1_14z } >= { celloutsig_1_12z[16:4], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_18z = celloutsig_0_10z[6:2] >= { celloutsig_0_2z[5:2], celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[166:161], celloutsig_1_5z } >= in_data[129:123];
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z } <= { celloutsig_0_4z[6:4], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_7z[8:3] || celloutsig_0_3z[5:0];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z } || { in_data[190:184], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_3z } || { celloutsig_1_4z[13:12], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[11] & ~(in_data[93]);
  assign celloutsig_1_13z = celloutsig_1_6z & ~(celloutsig_1_8z);
  assign celloutsig_1_18z = { celloutsig_1_4z[11:9], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[21:20], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_7z = { in_data[111:107], celloutsig_1_5z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[1], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[5] ? in_data[86:80] : { celloutsig_0_3z[5:3], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_0z ? { celloutsig_0_7z[6:1], celloutsig_0_8z, celloutsig_0_1z } : { celloutsig_0_2z[4:2], celloutsig_0_4z };
  assign celloutsig_1_4z = - { in_data[180:159], celloutsig_1_0z };
  assign celloutsig_1_12z = - { celloutsig_1_4z[20:13], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_0z = & in_data[124:120];
  assign celloutsig_1_8z = | in_data[191:184];
  assign celloutsig_1_10z = | celloutsig_1_4z[20:14];
  assign celloutsig_1_17z = ~^ { celloutsig_1_1z[1], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_9z = ~^ celloutsig_0_3z[7:2];
  assign celloutsig_0_5z = { celloutsig_0_4z[4:3], celloutsig_0_1z, celloutsig_0_1z } - celloutsig_0_3z;
  assign celloutsig_0_7z = { celloutsig_0_2z[1:0], celloutsig_0_3z } - { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[106:102] - { in_data[173:170], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
