[
    {
        "info": "opensouce RISC-V cpu core implemented in Verilog from scratch in one night!",
        "src": "https://github.com/darklife/darkriscv/archive/refs/heads/master.zip",
        "stars": "2.1k",
        "updated": "on Nov 12"
    },
    {
        "info": "Open source FPGA-based NIC and platform for in-network compute",
        "src": "https://github.com/corundum/corundum/archive/refs/heads/master.zip",
        "stars": "1.8k",
        "updated": "on Jul 5"
    },
    {
        "info": "Must-have verilog systemverilog modules",
        "src": "https://github.com/pConst/basic_verilog/archive/refs/heads/master.zip",
        "stars": "1.7k",
        "updated": "on Nov 7"
    },
    {
        "info": "Verilog library for ASIC and FPGA designers",
        "src": "https://github.com/aolofsson/oh/archive/refs/heads/master.zip",
        "stars": "1.2k",
        "updated": "on May 8"
    },
    {
        "info": "An open source GPU based off of the AMD Southern Islands ISA.",
        "src": "https://github.com/VerticalResearchGroup/miaow/archive/refs/heads/master.zip",
        "stars": "1.1k",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "The USRPâ„¢ Hardware Driver Repository",
        "src": "https://github.com/EttusResearch/uhd/archive/refs/heads/master.zip",
        "stars": "1k",
        "updated": "9 days ago"
    },
    {
        "info": "FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software",
        "src": "https://github.com/ufrisk/pcileech-fpga/archive/refs/heads/master.zip",
        "stars": "964",
        "updated": "12 days ago"
    },
    {
        "info": "32-bit Superscalar RISC-V CPU",
        "src": "https://github.com/ultraembedded/biriscv/archive/refs/heads/master.zip",
        "stars": "889",
        "updated": "on Sep 18, 2021"
    },
    {
        "info": "An Open-source FPGA IP Generator",
        "src": "https://github.com/lnis-uofu/OpenFPGA/archive/refs/heads/master.zip",
        "stars": "854",
        "updated": "18 hours ago"
    },
    {
        "info": "ğŸŒ± Open source ecosystem for open FPGA boards",
        "src": "https://github.com/FPGAwars/apio/archive/refs/heads/master.zip",
        "stars": "806",
        "updated": "yesterday"
    },
    {
        "info": "Verilog I2C interface for FPGA implementation",
        "src": "https://github.com/alexforencich/verilog-i2c/archive/refs/heads/master.zip",
        "stars": "561",
        "updated": "on Jul 15"
    },
    {
        "info": "synthesiseable ieee 754 floating point library in verilog",
        "src": "https://github.com/dawsonjon/fpu/archive/refs/heads/master.zip",
        "stars": "541",
        "updated": "on Mar 13, 2023"
    },
    {
        "info": "Project Apicula ğŸ: bitstream documentation for Gowin FPGAs",
        "src": "https://github.com/YosysHQ/apicula/archive/refs/heads/master.zip",
        "stars": "509",
        "updated": "7 days ago"
    },
    {
        "info": "Bus bridges and other odds and ends",
        "src": "https://github.com/ZipCPU/wb2axip/archive/refs/heads/master.zip",
        "stars": "501",
        "updated": "on Jan 12"
    },
    {
        "info": "The lab schedules for EECS168 at UC Riverside",
        "src": "https://github.com/sheldonucr/ucr-eecs168-lab/archive/refs/heads/master.zip",
        "stars": "494",
        "updated": "on Oct 1"
    },
    {
        "info": "A Pi emulating a GameBoy sounds cheap. What about an FPGA?",
        "src": "https://github.com/zephray/VerilogBoy/archive/refs/heads/master.zip",
        "stars": "467",
        "updated": "on Dec 10, 2022"
    },
    {
        "info": "Volumetric Display using an Acoustically Trapped Particle",
        "src": "https://github.com/danfoisy/vdatp/archive/refs/heads/master.zip",
        "stars": "455",
        "updated": "24 days ago"
    },
    {
        "info": "All in one vscode plugin for HDL development",
        "src": "https://github.com/Digital-EDA/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "418",
        "updated": "yesterday"
    },
    {
        "info": "AMBA bus lecture material",
        "src": "https://github.com/adki/AMBA_AXI_AHB_APB/archive/refs/heads/master.zip",
        "stars": "387",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "A Verilog HDL model of the MOS 6502 CPU",
        "src": "https://github.com/Arlet/verilog-6502/archive/refs/heads/master.zip",
        "stars": "334",
        "updated": "on Apr 8, 2023"
    },
    {
        "info": "The lab schedules for EECS168 at UC Riverside",
        "src": "https://github.com/sheldonucr/ucr-eecs168-lab/archive/refs/heads/master.zip",
        "stars": "494",
        "updated": "on Oct 1"
    },
    {
        "info": "A Pi emulating a GameBoy sounds cheap. What about an FPGA?",
        "src": "https://github.com/zephray/VerilogBoy/archive/refs/heads/master.zip",
        "stars": "467",
        "updated": "on Dec 10, 2022"
    },
    {
        "info": "Volumetric Display using an Acoustically Trapped Particle",
        "src": "https://github.com/danfoisy/vdatp/archive/refs/heads/master.zip",
        "stars": "455",
        "updated": "24 days ago"
    },
    {
        "info": "All in one vscode plugin for HDL development",
        "src": "https://github.com/Digital-EDA/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "418",
        "updated": "yesterday"
    },
    {
        "info": "Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database",
        "src": "https://github.com/omarelhedaby/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "415",
        "updated": "on Feb 19, 2021"
    },
    {
        "info": "CNN acceleration on virtex-7 FPGA with verilog HDL",
        "src": "https://github.com/hunterlew/convolution_network_on_FPGA/archive/refs/heads/master.zip",
        "stars": "407",
        "updated": "on Feb 27, 2018"
    },
    {
        "info": "Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key ğŸ”‘",
        "src": "https://github.com/tillitis/tillitis-key1/archive/refs/heads/master.zip",
        "stars": "404",
        "updated": "14 hours ago"
    },
    {
        "info": "AMBA bus lecture material",
        "src": "https://github.com/adki/AMBA_AXI_AHB_APB/archive/refs/heads/master.zip",
        "stars": "387",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "ğŸŒŸ IceZUM Alhambra: an Arduino-like Open FPGA electronic board",
        "src": "https://github.com/FPGAwars/icezum/archive/refs/heads/master.zip",
        "stars": "342",
        "updated": "on Jan 14, 2022"
    },
    {
        "info": "åœ¨vscodeä¸Šçš„æ•°å­—è®¾è®¡å¼€å‘æ’ä»¶",
        "src": "https://github.com/Nitcloud/Digital-IDE/archive/refs/heads/master.zip",
        "stars": "335",
        "updated": "on Jan 27, 2023"
    },
    {
        "info": "A Verilog HDL model of the MOS 6502 CPU",
        "src": "https://github.com/Arlet/verilog-6502/archive/refs/heads/master.zip",
        "stars": "334",
        "updated": "on Apr 8, 2023"
    },
    {
        "info": "RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.",
        "src": "https://github.com/ridecore/ridecore/archive/refs/heads/master.zip",
        "stars": "332",
        "updated": "on Jul 12, 2017"
    },
    {
        "info": "RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)",
        "src": "https://github.com/bluespec/Piccolo/archive/refs/heads/master.zip",
        "stars": "311",
        "updated": "on Jan 23, 2022"
    },
    {
        "info": "FuseSoC-based SoC for VeeR EH1 and EL2",
        "src": "https://github.com/chipsalliance/VeeRwolf/archive/refs/heads/master.zip",
        "stars": "295",
        "updated": "9 days ago"
    },
    {
        "info": "Verilog Generator of Neural Net Digit Detector for FPGA",
        "src": "https://github.com/ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA/archive/refs/heads/master.zip",
        "stars": "292",
        "updated": "on Sep 7, 2022"
    },
    {
        "info": "åŸºäºFPGAçš„æ•°å­—è¯†åˆ«-å®æ—¶è§†é¢‘å¤„ç†çš„å®šç‚¹å·ç§¯ç¥ç»ç½‘ç»œå®ç°",
        "src": "https://github.com/suisuisi/FPGAandCNN/archive/refs/heads/master.zip",
        "stars": "284",
        "updated": "on May 2, 2023"
    },
    {
        "info": "An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. åŸºäºFPGAçš„SDå¡è¯»å–å™¨ï¼Œå¯ä»¥ä»FAT16æˆ–FAT32æ ¼å¼çš„SDå¡ä¸­è¯»å–æ–‡ä»¶ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-SDcard-Reader/archive/refs/heads/master.zip",
        "stars": "271",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "current focus on Colorlight i5 and i9 & i9plus module",
        "src": "https://github.com/wuxx/Colorlight-FPGA-Projects/archive/refs/heads/master.zip",
        "stars": "271",
        "updated": "on Oct 6"
    },
    {
        "info": "An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. ä½¿ç”¨FT232H/FT600èŠ¯ç‰‡è¿›è¡ŒFPGAä¸ç”µè„‘ä¹‹é—´çš„é«˜é€Ÿæ•°æ®ä¼ è¾“ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-ftdi245fifo/archive/refs/heads/master.zip",
        "stars": "269",
        "updated": "on May 21"
    },
    {
        "info": "xkISPï¼šXinkai ISP IP Core (HLS)",
        "src": "https://github.com/openasic-org/xkISP/archive/refs/heads/master.zip",
        "stars": "254",
        "updated": "on Mar 14, 2023"
    },
    {
        "info": "It's a core. Made on Twitch.",
        "src": "https://github.com/geohot/twitchcore/archive/refs/heads/master.zip",
        "stars": "252",
        "updated": "on Nov 1, 2021"
    },
    {
        "info": "RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.",
        "src": "https://github.com/Evensgn/RISC-V-CPU/archive/refs/heads/master.zip",
        "stars": "244",
        "updated": "on Jan 12, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/budude2/openfpga-GBC/archive/refs/heads/master.zip",
        "stars": "238",
        "updated": "25 days ago"
    },
    {
        "info": "A Verilog implementation of DisplayPort protocol for FPGAs",
        "src": "https://github.com/hamsternz/DisplayPort_Verilog/archive/refs/heads/master.zip",
        "stars": "237",
        "updated": "on Mar 15, 2019"
    },
    {
        "info": "A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals",
        "src": "https://github.com/cliffordwolf/SimpleVOut/archive/refs/heads/master.zip",
        "stars": "232",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "SystemC/TLM-2.0 Co-simulation framework",
        "src": "https://github.com/Xilinx/libsystemctlm-soc/archive/refs/heads/master.zip",
        "stars": "227",
        "updated": "on Oct 25"
    },
    {
        "info": "FPGA display controller with support for VGA, DVI, and HDMI.",
        "src": "https://github.com/projf/display_controller/archive/refs/heads/master.zip",
        "stars": "222",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "High throughput JPEG decoder in Verilog for FPGA",
        "src": "https://github.com/ultraembedded/core_jpeg/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "on Mar 5, 2022"
    },
    {
        "info": "RePlAce global placement tool",
        "src": "https://github.com/The-OpenROAD-Project/RePlAce/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "on Aug 13, 2020"
    },
    {
        "info": "SD-Card controller, using either SPI, SDIO, or eMMC interfaces",
        "src": "https://github.com/ZipCPU/sdspi/archive/refs/heads/master.zip",
        "stars": "218",
        "updated": "23 days ago"
    },
    {
        "info": "åœ¨FPGAä¸Šé¢å®ç°ä¸€ä¸ªNPUè®¡ç®—å•å…ƒã€‚èƒ½å¤Ÿæ‰§è¡ŒçŸ©é˜µè¿ç®—ï¼ˆADD/ADDi/ADDs/MULT/MULTi/DOTç­‰ï¼‰ã€å›¾åƒå¤„ç†è¿ç®—ï¼ˆCONV/POOLç­‰ï¼‰ã€éçº¿æ€§æ˜ å°„ï¼ˆRELU/TANH/SIGMç­‰ï¼‰ã€‚",
        "src": "https://github.com/cxdzyq1110/NPU_on_FPGA/archive/refs/heads/master.zip",
        "stars": "206",
        "updated": "on Aug 16, 2018"
    },
    {
        "info": "A minimal Linux-capable 64-bit RISC-V SoC built around CVA6",
        "src": "https://github.com/pulp-platform/cheshire/archive/refs/heads/master.zip",
        "stars": "205",
        "updated": "10 hours ago"
    },
    {
        "info": "Minimax: a Compressed-First, Microcoded RISC-V CPU",
        "src": "https://github.com/gsmecher/minimax/archive/refs/heads/master.zip",
        "stars": "205",
        "updated": "on Apr 21"
    },
    {
        "info": "This is an attempt to make clean Verilog sources for each chip on the Amiga.",
        "src": "https://github.com/nonarkitten/amiga_replacement_project/archive/refs/heads/master.zip",
        "stars": "197",
        "updated": "on Apr 27"
    },
    {
        "info": "é€šè¿‡å­¦ä¹ ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹ï¼Œå°†ä¹¦ä¸­å®ç°çš„å…¼å®¹MIPS32æŒ‡ä»¤é›†æ¶æ„çš„å¤„ç†å™¨â€”â€”OpenMIPSï¼ˆäº”çº§æµæ°´çº¿ç»“æ„ï¼‰ï¼Œç®€åŒ–æˆå•æŒ‡ä»¤å‘¨æœŸå®ç°çš„å¤„ç†å™¨",
        "src": "https://github.com/zach0zhang/Single_instruction_cycle_OpenMIPS/archive/refs/heads/master.zip",
        "stars": "195",
        "updated": "on Mar 2, 2022"
    },
    {
        "info": "Implementation of CNN using Verilog",
        "src": "https://github.com/AniketBadhan/Convolutional-Neural-Network/archive/refs/heads/master.zip",
        "stars": "194",
        "updated": "on Oct 13, 2017"
    },
    {
        "info": "SPI Slave for FPGA in Verilog and VHDL",
        "src": "https://github.com/nandland/spi-slave/archive/refs/heads/master.zip",
        "stars": "188",
        "updated": "on May 11"
    },
    {
        "info": "CHIP-8 console on FPGA",
        "src": "https://github.com/pwmarcz/fpga-chip8/archive/refs/heads/master.zip",
        "stars": "188",
        "updated": "on Dec 16, 2018"
    },
    {
        "info": "This is the main repository for all the examples for the book Practical UVM",
        "src": "https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-Step-By-Step/archive/refs/heads/master.zip",
        "stars": "177",
        "updated": "on Oct 21, 2020"
    },
    {
        "info": "FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.",
        "src": "https://github.com/mtmd/FPGA_Based_CNN/archive/refs/heads/master.zip",
        "stars": "175",
        "updated": "on Jan 28, 2017"
    },
    {
        "info": "Nintendo Entertainment System (NES) / Famicom / Famiclones chip reversing",
        "src": "https://github.com/emu-russia/breaks/archive/refs/heads/master.zip",
        "stars": "167",
        "updated": "on Aug 24"
    },
    {
        "info": "IC implementation of Systolic Array for TPU",
        "src": "https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU/archive/refs/heads/master.zip",
        "stars": "165",
        "updated": "on Oct 21"
    },
    {
        "info": "8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.",
        "src": "https://github.com/risclite/R8051/archive/refs/heads/master.zip",
        "stars": "164",
        "updated": "on Oct 9, 2019"
    },
    {
        "info": "Support files for participating in a Fomu workshop",
        "src": "https://github.com/im-tomu/fomu-workshop/archive/refs/heads/master.zip",
        "stars": "162",
        "updated": "on Mar 17"
    },
    {
        "info": "Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs",
        "src": "https://github.com/ulixxe/usb_cdc/archive/refs/heads/master.zip",
        "stars": "160",
        "updated": "on Mar 10"
    },
    {
        "info": "A low pin count sniffer for ICEStick - targeting TPM chips",
        "src": "https://github.com/denandz/lpc_sniffer_tpm/archive/refs/heads/master.zip",
        "stars": "157",
        "updated": "on Jun 8, 2020"
    },
    {
        "info": "ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen",
        "src": "https://github.com/mflowgen/freepdk-45nm/archive/refs/heads/master.zip",
        "stars": "155",
        "updated": "on Mar 8, 2020"
    },
    {
        "info": "VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideâ€¦",
        "src": "https://github.com/kunalg123/vsdflow/archive/refs/heads/master.zip",
        "stars": "154",
        "updated": "on May 11, 2023"
    },
    {
        "info": "Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline vâ€¦",
        "src": "https://github.com/WangXuan95/FPGA-FixedPoint/archive/refs/heads/master.zip",
        "stars": "151",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "CDBUS (Controller Distributed Bus) Protocol and IP Core",
        "src": "https://github.com/dukelec/cdbus/archive/refs/heads/master.zip",
        "stars": "149",
        "updated": "8 days ago"
    },
    {
        "info": "Support files for participating in a Fomu workshop",
        "src": "https://github.com/im-tomu/fomu-workshop/archive/refs/heads/master.zip",
        "stars": "162",
        "updated": "on Mar 17"
    },
    {
        "info": "Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs",
        "src": "https://github.com/ulixxe/usb_cdc/archive/refs/heads/master.zip",
        "stars": "160",
        "updated": "on Mar 10"
    },
    {
        "info": "A low pin count sniffer for ICEStick - targeting TPM chips",
        "src": "https://github.com/denandz/lpc_sniffer_tpm/archive/refs/heads/master.zip",
        "stars": "157",
        "updated": "on Jun 8, 2020"
    },
    {
        "info": "ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen",
        "src": "https://github.com/mflowgen/freepdk-45nm/archive/refs/heads/master.zip",
        "stars": "155",
        "updated": "on Mar 8, 2020"
    },
    {
        "info": "VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft their ideâ€¦",
        "src": "https://github.com/kunalg123/vsdflow/archive/refs/heads/master.zip",
        "stars": "154",
        "updated": "on May 11, 2023"
    },
    {
        "info": "Dreamcast HDMI",
        "src": "https://github.com/chriz2600/DreamcastHDMI/archive/refs/heads/master.zip",
        "stars": "154",
        "updated": "on Mar 25, 2023"
    },
    {
        "info": "Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline vâ€¦",
        "src": "https://github.com/WangXuan95/FPGA-FixedPoint/archive/refs/heads/master.zip",
        "stars": "151",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "CDBUS (Controller Distributed Bus) Protocol and IP Core",
        "src": "https://github.com/dukelec/cdbus/archive/refs/heads/master.zip",
        "stars": "149",
        "updated": "8 days ago"
    },
    {
        "info": "SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU",
        "src": "https://github.com/m-labs/milkymist/archive/refs/heads/master.zip",
        "stars": "149",
        "updated": "on Feb 18, 2014"
    },
    {
        "info": "A collection of demonstration digital filters",
        "src": "https://github.com/ZipCPU/dspfilters/archive/refs/heads/master.zip",
        "stars": "143",
        "updated": "on Jan 18"
    },
    {
        "info": "Sega Genesis for MiSTer",
        "src": "https://github.com/MiSTer-devel/Genesis_MiSTer/archive/refs/heads/master.zip",
        "stars": "126",
        "updated": "on Feb 24, 2023"
    },
    {
        "info": "Core description files for FuseSoC",
        "src": "https://github.com/openrisc/orpsoc-cores/archive/refs/heads/master.zip",
        "stars": "125",
        "updated": "on Jun 26, 2020"
    },
    {
        "info": "A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.",
        "src": "https://github.com/jasonlin316/RISC-V-CPU/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Dec 2, 2019"
    },
    {
        "info": "Chisel components for FPGA projects",
        "src": "https://github.com/maltanar/fpga-tidbits/archive/refs/heads/master.zip",
        "stars": "119",
        "updated": "on Sep 19, 2023"
    },
    {
        "info": "Verilog simulation files for a replica of the Apollo Guidance Computer",
        "src": "https://github.com/virtualagc/agc_simulation/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "on May 2, 2022"
    },
    {
        "info": "The last Pcileech DMA CFW guide you will ever need.",
        "src": "https://github.com/JPShag/PCILEECH-DMA-FW-Guide-2.0/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "2 days ago"
    },
    {
        "info": "An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). åŸºäºFPGAçš„MPEG2è§†é¢‘ç¼–ç å™¨ï¼Œå¯å®ç°è§†é¢‘å‹ç¼©ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-MPEG2-encoder/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Jan 26"
    },
    {
        "info": "Regression test suite for Icarus Verilog. (OBSOLETE)",
        "src": "https://github.com/steveicarus/ivtest/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Mar 2, 2023"
    },
    {
        "info": "A single-wire bi-directional chip-to-chip interface for FPGAs",
        "src": "https://github.com/cliffordwolf/PonyLink/archive/refs/heads/master.zip",
        "stars": "115",
        "updated": "on Jul 7, 2016"
    },
    {
        "info": "Tiny ASIC implementation for \"The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits\" matrix multiplication unit",
        "src": "https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul/archive/refs/heads/master.zip",
        "stars": "114",
        "updated": "on Apr 19"
    },
    {
        "info": "Core description files for FuseSoC",
        "src": "https://github.com/openrisc/orpsoc-cores/archive/refs/heads/master.zip",
        "stars": "125",
        "updated": "on Jun 26, 2020"
    },
    {
        "info": "A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.",
        "src": "https://github.com/jasonlin316/RISC-V-CPU/archive/refs/heads/master.zip",
        "stars": "122",
        "updated": "on Dec 2, 2019"
    },
    {
        "info": "Chisel components for FPGA projects",
        "src": "https://github.com/maltanar/fpga-tidbits/archive/refs/heads/master.zip",
        "stars": "119",
        "updated": "on Sep 19, 2023"
    },
    {
        "info": "Verilog simulation files for a replica of the Apollo Guidance Computer",
        "src": "https://github.com/virtualagc/agc_simulation/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "on May 2, 2022"
    },
    {
        "info": "The last Pcileech DMA CFW guide you will ever need.",
        "src": "https://github.com/JPShag/PCILEECH-DMA-FW-Guide-2.0/archive/refs/heads/master.zip",
        "stars": "118",
        "updated": "2 days ago"
    },
    {
        "info": "An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). åŸºäºFPGAçš„MPEG2è§†é¢‘ç¼–ç å™¨ï¼Œå¯å®ç°è§†é¢‘å‹ç¼©ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-MPEG2-encoder/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Jan 26"
    },
    {
        "info": "Regression test suite for Icarus Verilog. (OBSOLETE)",
        "src": "https://github.com/steveicarus/ivtest/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Mar 2, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/C64_MiSTer/archive/refs/heads/master.zip",
        "stars": "116",
        "updated": "on Apr 18"
    },
    {
        "info": "A single-wire bi-directional chip-to-chip interface for FPGAs",
        "src": "https://github.com/cliffordwolf/PonyLink/archive/refs/heads/master.zip",
        "stars": "115",
        "updated": "on Jul 7, 2016"
    },
    {
        "info": "Tiny ASIC implementation for \"The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits\" matrix multiplication unit",
        "src": "https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul/archive/refs/heads/master.zip",
        "stars": "114",
        "updated": "on Apr 19"
    },
    {
        "info": "FPGA exercise for beginners",
        "src": "https://github.com/yuri-panchul/basics-graphics-music/archive/refs/heads/master.zip",
        "stars": "91",
        "updated": "3 days ago"
    },
    {
        "info": "Homotopy theory in Coq.",
        "src": "https://github.com/andrejbauer/Homotopy/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Mar 26, 2011"
    },
    {
        "info": "Pipeline FFT Implementation in Verilog HDL",
        "src": "https://github.com/nanamake/r22sdf/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Apr 14, 2019"
    },
    {
        "info": "An FPGA-based PNG image decoder, which can extract original pixels from PNG files. åŸºäºFPGAçš„PNGå›¾åƒè§£ç å™¨ï¼Œå¯ä»¥ä»PNGæ–‡ä»¶ä¸­è§£ç å‡ºåŸå§‹åƒç´ ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-PNG-decoder/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV",
        "src": "https://github.com/LIV2/GottaGoFastRAM/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "Simple 8-bit UART realization on Verilog HDL.",
        "src": "https://github.com/hell03end/verilog-uart/archive/refs/heads/master.zip",
        "stars": "87",
        "updated": "on Apr 27"
    },
    {
        "info": "Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks",
        "src": "https://github.com/SymbioticEDA/MARLANN/archive/refs/heads/master.zip",
        "stars": "85",
        "updated": "on Jul 3, 2019"
    },
    {
        "info": "hardware design of universal NPU(CNN accelerator) for various convolution neural network",
        "src": "https://github.com/thousrm/universal_NPU-CNN_accelerator/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "12 hours ago"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "AXI Interface Nand Flash Controller (Sync mode)",
        "src": "https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Aug 9"
    },
    {
        "info": "An FPGA-based PNG image decoder, which can extract original pixels from PNG files. åŸºäºFPGAçš„PNGå›¾åƒè§£ç å™¨ï¼Œå¯ä»¥ä»PNGæ–‡ä»¶ä¸­è§£ç å‡ºåŸå§‹åƒç´ ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-PNG-decoder/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV",
        "src": "https://github.com/LIV2/GottaGoFastRAM/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "Simple 8-bit UART realization on Verilog HDL.",
        "src": "https://github.com/hell03end/verilog-uart/archive/refs/heads/master.zip",
        "stars": "87",
        "updated": "on Apr 27"
    },
    {
        "info": "Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks",
        "src": "https://github.com/SymbioticEDA/MARLANN/archive/refs/heads/master.zip",
        "stars": "85",
        "updated": "on Jul 3, 2019"
    },
    {
        "info": "hardware design of universal NPU(CNN accelerator) for various convolution neural network",
        "src": "https://github.com/thousrm/universal_NPU-CNN_accelerator/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "12 hours ago"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "AXI Interface Nand Flash Controller (Sync mode)",
        "src": "https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Aug 9"
    },
    {
        "info": "FPGA-based C64 Accelerator / C65 like computer",
        "src": "https://github.com/gardners/c65gs/archive/refs/heads/master.zip",
        "stars": "83",
        "updated": "on Nov 14, 2017"
    },
    {
        "info": "Analogue-Amiga",
        "src": "https://github.com/Mazamars312/Analogue-Amiga/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Feb 5"
    },
    {
        "info": "è¿™æ˜¯æˆ‘æ‰€å¼€å‘çš„ä¸¤ä¸ªé¡¹ç›®ï¼ŒåŒ…æ‹¬ov5640-ddr3-usb2.0é«˜é€Ÿå›¾åƒé‡‡é›†ç³»ç»Ÿä»¥åŠNOIP1SN1300A-ddr3-sdhcé«˜é€Ÿåœ°è¡¨å›¾åƒé‡‡é›†åŠå­˜å‚¨ç³»ç»Ÿ",
        "src": "https://github.com/Frogwells/fpga_design/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks",
        "src": "https://github.com/SymbioticEDA/MARLANN/archive/refs/heads/master.zip",
        "stars": "85",
        "updated": "on Jul 3, 2019"
    },
    {
        "info": "hardware design of universal NPU(CNN accelerator) for various convolution neural network",
        "src": "https://github.com/thousrm/universal_NPU-CNN_accelerator/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "12 hours ago"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "AXI Interface Nand Flash Controller (Sync mode)",
        "src": "https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Aug 9"
    },
    {
        "info": "FPGA-based C64 Accelerator / C65 like computer",
        "src": "https://github.com/gardners/c65gs/archive/refs/heads/master.zip",
        "stars": "83",
        "updated": "on Nov 14, 2017"
    },
    {
        "info": "Analogue-Amiga",
        "src": "https://github.com/Mazamars312/Analogue-Amiga/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Feb 5"
    },
    {
        "info": "è¿™æ˜¯æˆ‘æ‰€å¼€å‘çš„ä¸¤ä¸ªé¡¹ç›®ï¼ŒåŒ…æ‹¬ov5640-ddr3-usb2.0é«˜é€Ÿå›¾åƒé‡‡é›†ç³»ç»Ÿä»¥åŠNOIP1SN1300A-ddr3-sdhcé«˜é€Ÿåœ°è¡¨å›¾åƒé‡‡é›†åŠå­˜å‚¨ç³»ç»Ÿ",
        "src": "https://github.com/Frogwells/fpga_design/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC",
        "src": "https://github.com/blackmesalabs/hyperram/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Aug 10, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/CospanDesign/nysa-sata/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on May 4, 2017"
    },
    {
        "info": "Audio controller (I2S, SPDIF, DAC)",
        "src": "https://github.com/ultraembedded/core_audio/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on Sep 1, 2019"
    },
    {
        "info": "FPGA based transmitter",
        "src": "https://github.com/dawsonjon/FPGA-TX/archive/refs/heads/master.zip",
        "stars": "91",
        "updated": "on Apr 14, 2017"
    },
    {
        "info": "Homotopy theory in Coq.",
        "src": "https://github.com/andrejbauer/Homotopy/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Mar 26, 2011"
    },
    {
        "info": "Pipeline FFT Implementation in Verilog HDL",
        "src": "https://github.com/nanamake/r22sdf/archive/refs/heads/master.zip",
        "stars": "90",
        "updated": "on Apr 14, 2019"
    },
    {
        "info": "An FPGA-based PNG image decoder, which can extract original pixels from PNG files. åŸºäºFPGAçš„PNGå›¾åƒè§£ç å™¨ï¼Œå¯ä»¥ä»PNGæ–‡ä»¶ä¸­è§£ç å‡ºåŸå§‹åƒç´ ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-PNG-decoder/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "8MB Autoconfig FastRAM for Amiga 500/1000/2000/CDTV",
        "src": "https://github.com/LIV2/GottaGoFastRAM/archive/refs/heads/master.zip",
        "stars": "89",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "Simple 8-bit UART realization on Verilog HDL.",
        "src": "https://github.com/hell03end/verilog-uart/archive/refs/heads/master.zip",
        "stars": "87",
        "updated": "on Apr 27"
    },
    {
        "info": "Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks",
        "src": "https://github.com/SymbioticEDA/MARLANN/archive/refs/heads/master.zip",
        "stars": "85",
        "updated": "on Jul 3, 2019"
    },
    {
        "info": "hardware design of universal NPU(CNN accelerator) for various convolution neural network",
        "src": "https://github.com/thousrm/universal_NPU-CNN_accelerator/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "12 hours ago"
    },
    {
        "info": "INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.",
        "src": "https://github.com/erihsu/INT_FP_MAC/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Sep 27, 2020"
    },
    {
        "info": "AXI Interface Nand Flash Controller (Sync mode)",
        "src": "https://github.com/cjhonlyone/NandFlashController/archive/refs/heads/master.zip",
        "stars": "84",
        "updated": "on Aug 9"
    },
    {
        "info": "Analogue-Amiga",
        "src": "https://github.com/Mazamars312/Analogue-Amiga/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Feb 5"
    },
    {
        "info": "è¿™æ˜¯æˆ‘æ‰€å¼€å‘çš„ä¸¤ä¸ªé¡¹ç›®ï¼ŒåŒ…æ‹¬ov5640-ddr3-usb2.0é«˜é€Ÿå›¾åƒé‡‡é›†ç³»ç»Ÿä»¥åŠNOIP1SN1300A-ddr3-sdhcé«˜é€Ÿåœ°è¡¨å›¾åƒé‡‡é›†åŠå­˜å‚¨ç³»ç»Ÿ",
        "src": "https://github.com/Frogwells/fpga_design/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Sep 25, 2017"
    },
    {
        "info": "Riscv32 CPU Project",
        "src": "https://github.com/lmxyy/Computer-Architecture-Task-2/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Jan 18, 2018"
    },
    {
        "info": "Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC",
        "src": "https://github.com/blackmesalabs/hyperram/archive/refs/heads/master.zip",
        "stars": "82",
        "updated": "on Aug 10, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/CospanDesign/nysa-sata/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on May 4, 2017"
    },
    {
        "info": "Audio controller (I2S, SPDIF, DAC)",
        "src": "https://github.com/ultraembedded/core_audio/archive/refs/heads/master.zip",
        "stars": "81",
        "updated": "on Sep 1, 2019"
    },
    {
        "info": "Plugins for Yosys developed as part of the F4PGA project.",
        "src": "https://github.com/chipsalliance/yosys-f4pga-plugins/archive/refs/heads/master.zip",
        "stars": "80",
        "updated": "on May 14"
    },
    {
        "info": "",
        "src": "https://github.com/compsec-snu/difuzz-rtl/archive/refs/heads/master.zip",
        "stars": "80",
        "updated": "on May 27"
    },
    {
        "info": "Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog",
        "src": "https://github.com/AleksandarKostovic/Riscy-SoC/archive/refs/heads/master.zip",
        "stars": "79",
        "updated": "on Oct 11, 2019"
    },
    {
        "info": "ä¸€ä¸ªFPGAæ ¸å¿ƒæ¿è®¾è®¡ï¼Œä½“ç§¯å°ã€ä½æˆæœ¬ã€æ˜“ç”¨ã€æ‰©å±•æ€§å¼ºã€‚",
        "src": "https://github.com/WangXuan95/UniPlug-FPGA/archive/refs/heads/master.zip",
        "stars": "79",
        "updated": "on Sep 14, 2023"
    },
    {
        "info": "ä½“ç³»ç»“æ„è¯¾ç¨‹å®éªŒï¼šRISC-V 32I æµæ°´çº¿ CPUï¼Œå®ç°37æ¡æŒ‡ä»¤ï¼Œè½¬å‘ï¼Œå†’é™©æ£€æµ‹ï¼ŒCacheï¼Œåˆ†æ”¯é¢„æµ‹å™¨",
        "src": "https://github.com/Lyncien/RISC-V-32I/archive/refs/heads/master.zip",
        "stars": "70",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/RV-BOSC/OpenNoC/archive/refs/heads/master.zip",
        "stars": "69",
        "updated": "yesterday"
    },
    {
        "info": "IBM PC Compatible SoC for a commercially available FPGA board",
        "src": "https://github.com/archlabo/Frix/archive/refs/heads/master.zip",
        "stars": "68",
        "updated": "on Oct 26, 2016"
    },
    {
        "info": "A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.",
        "src": "https://github.com/John-Leitch/fpga-md5-cracker/archive/refs/heads/master.zip",
        "stars": "67",
        "updated": "on Feb 15, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/redlightASl/Notes/archive/refs/heads/master.zip",
        "stars": "66",
        "updated": "13 days ago"
    },
    {
        "info": "ğŸ¥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.",
        "src": "https://github.com/zhajio1988/Open_RegModel/archive/refs/heads/master.zip",
        "stars": "66",
        "updated": "on Nov 22, 2019"
    },
    {
        "info": "The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, ordeâ€¦",
        "src": "https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System/archive/refs/heads/master.zip",
        "stars": "66",
        "updated": "on Apr 25"
    },
    {
        "info": "16-bit Adder Multiplier hardware on Digilent Basys 3",
        "src": "https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier/archive/refs/heads/master.zip",
        "stars": "65",
        "updated": "on Aug 3, 2023"
    },
    {
        "info": "A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n",
        "src": "https://github.com/ika-musume/IKAOPM/archive/refs/heads/master.zip",
        "stars": "65",
        "updated": "on Aug 31"
    },
    {
        "info": "åŸºäºFPGAè¿›è¡Œè½¦ç‰Œè¯†åˆ«",
        "src": "https://github.com/jjejdhhd/License-Plate-Recognition-FPGA/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "FFT implement by verilog_æµ‹è¯•éªŒè¯å·²é€šè¿‡",
        "src": "https://github.com/DexWen/FFT_Verilog/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 14, 2016"
    },
    {
        "info": "A simple DDR3 memory controller",
        "src": "https://github.com/buttercutter/DDR/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jan 9, 2023"
    },
    {
        "info": "BeagleBone HW, SW, & FPGA Development",
        "src": "https://github.com/bikerglen/beagle/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 19, 2015"
    },
    {
        "info": "USB 2.0 Device IP Core",
        "src": "https://github.com/www-asics-ws/usb2_dev/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Oct 1, 2017"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.",
        "src": "https://github.com/codedchip/AMSGateArray/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Mar 6, 2022"
    },
    {
        "info": "Open-source thermal camera project",
        "src": "https://github.com/OVGN/OpenIRV/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "A port of Linux to the OWON SDS7102 scope",
        "src": "https://github.com/wingel/sds7102/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Aug 19, 2016"
    },
    {
        "info": "Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface",
        "src": "https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Aug 10"
    },
    {
        "info": "Tutorial and example projects for the Arrow MAX1000 FPGA board",
        "src": "https://github.com/vpecanins/max1000-tutorial/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jun 24"
    },
    {
        "info": "Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs",
        "src": "https://github.com/SMB784/SQRL_quickstart/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Nov 21, 2021"
    },
    {
        "info": "Mod kit for the Virtual Boy to make it output VGA or RGB video",
        "src": "https://github.com/furrtek/VirtualTap/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Oct 23, 2023"
    },
    {
        "info": "TCP/IP controlled VPI JTAG Interface.",
        "src": "https://github.com/fjullien/jtag_vpi/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Nov 2, 2021"
    },
    {
        "info": "USB DFU bootloader gateware / firmware for FPGAs",
        "src": "https://github.com/no2fpga/no2bootloader/archive/refs/heads/master.zip",
        "stars": "61",
        "updated": "on Oct 8"
    },
    {
        "info": "Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC",
        "src": "https://github.com/forconesi/nfmac10g/archive/refs/heads/master.zip",
        "stars": "61",
        "updated": "on Jan 29, 2017"
    },
    {
        "info": "A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs",
        "src": "https://github.com/gtjennings1/HyperBUS/archive/refs/heads/master.zip",
        "stars": "59",
        "updated": "on Jan 8, 2019"
    },
    {
        "info": "OpenSPARC-based SoC",
        "src": "https://github.com/freecores/sparc64soc/archive/refs/heads/master.zip",
        "stars": "59",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uniâ€¦",
        "src": "https://github.com/grantae/mips32r1_xum/archive/refs/heads/master.zip",
        "stars": "59",
        "updated": "on Jul 29, 2015"
    },
    {
        "info": "spartan6 blackmagic",
        "src": "https://github.com/ekknod/pcileech-multimedia/archive/refs/heads/master.zip",
        "stars": "58",
        "updated": "on Jul 26"
    },
    {
        "info": "A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs",
        "src": "https://github.com/m-labs/tdc-core/archive/refs/heads/master.zip",
        "stars": "58",
        "updated": "on Feb 1, 2015"
    },
    {
        "info": "åŸºäºFPGAè¿›è¡Œè½¦ç‰Œè¯†åˆ«",
        "src": "https://github.com/jjejdhhd/License-Plate-Recognition-FPGA/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Oct 19, 2023"
    },
    {
        "info": "OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology",
        "src": "https://github.com/OpenCAPI/oc-accel/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Aug 29"
    },
    {
        "info": "It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.",
        "src": "https://github.com/CoreyChen922/sata3_host_controller/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Jun 2"
    },
    {
        "info": "Caribou: Distributed Smart Storage built with FPGAs",
        "src": "https://github.com/fpgasystems/caribou/archive/refs/heads/master.zip",
        "stars": "64",
        "updated": "on Jul 25, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/Ravenslofty/74xx-liberty/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on May 5, 2023"
    },
    {
        "info": "A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs",
        "src": "https://github.com/someone755/ddr3-controller/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Dec 1, 2022"
    },
    {
        "info": "An extension module to ShengBTE for computing four-phonon scattering rates and thermal conductivity",
        "src": "https://github.com/FourPhonon/FourPhonon/archive/refs/heads/master.zip",
        "stars": "63",
        "updated": "on Apr 13"
    },
    {
        "info": "Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs",
        "src": "https://github.com/SMB784/SQRL_quickstart/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Nov 21, 2021"
    },
    {
        "info": "Mod kit for the Virtual Boy to make it output VGA or RGB video",
        "src": "https://github.com/furrtek/VirtualTap/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Oct 23, 2023"
    },
    {
        "info": "TCP/IP controlled VPI JTAG Interface.",
        "src": "https://github.com/fjullien/jtag_vpi/archive/refs/heads/master.zip",
        "stars": "62",
        "updated": "on Nov 2, 2021"
    },
    {
        "info": "Another tiny RISC-V implementation",
        "src": "https://github.com/ultraembedded/core_uriscv/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on Jul 19, 2021"
    },
    {
        "info": "Pwn2Win 2020 Challenges",
        "src": "https://github.com/pwn2winctf/challenges-2020/archive/refs/heads/master.zip",
        "stars": "54",
        "updated": "on May 7, 2021"
    },
    {
        "info": "AHB DMA 32 / 64 bits",
        "src": "https://github.com/freecores/dma_ahb/archive/refs/heads/master.zip",
        "stars": "53",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Ğ˜ÑÑ…Ğ¾Ğ´Ğ½Ñ‹Ğµ ĞºĞ¾Ğ´Ñ‹ Ğº Ğ³Ğ»Ğ°Ğ²Ğ°Ğ¼ ĞºĞ½Ğ¸Ğ³Ğ¸ \"Ğ¦Ğ¸Ñ„Ñ€Ğ¾Ğ²Ğ¾Ğ¹ ÑĞ¸Ğ½Ñ‚ĞµĞ·: Ğ¿Ñ€Ğ°ĞºÑ‚Ğ¸Ñ‡ĞµÑĞºĞ¸Ğ¹ ĞºÑƒÑ€Ñ\" (Ğ¿Ğ¾Ğ´ Ñ€ĞµĞ´. Ğ.Ğ®. Ğ Ğ¾Ğ¼Ğ°Ğ½Ğ¾Ğ²Ğ° Ğ¸ Ğ®.Ğ’. ĞŸĞ°Ğ½Ñ‡ÑƒĞ»Ğ°)",
        "src": "https://github.com/RomeoMe5/DDLM/archive/refs/heads/master.zip",
        "stars": "53",
        "updated": "on Sep 15, 2023"
    },
    {
        "info": "FFT implement by verilog_æµ‹è¯•éªŒè¯å·²é€šè¿‡",
        "src": "https://github.com/DexWen/FFT_Verilog/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 14, 2016"
    },
    {
        "info": "A simple DDR3 memory controller",
        "src": "https://github.com/buttercutter/DDR/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jan 9, 2023"
    },
    {
        "info": "BeagleBone HW, SW, & FPGA Development",
        "src": "https://github.com/bikerglen/beagle/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Sep 19, 2015"
    },
    {
        "info": "USB 2.0 Device IP Core",
        "src": "https://github.com/www-asics-ws/usb2_dev/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Oct 1, 2017"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.",
        "src": "https://github.com/codedchip/AMSGateArray/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Mar 6, 2022"
    },
    {
        "info": "USB 2.0 Device IP Core",
        "src": "https://github.com/www-asics-ws/usb2_dev/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Oct 1, 2017"
    },
    {
        "info": "SNK NeoGeo core for the MiSTer platform",
        "src": "https://github.com/furrtek/Neogeo_MiSTer_old/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jun 15, 2019"
    },
    {
        "info": "Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.",
        "src": "https://github.com/codedchip/AMSGateArray/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Mar 6, 2022"
    },
    {
        "info": "Open-source thermal camera project",
        "src": "https://github.com/OVGN/OpenIRV/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "A port of Linux to the OWON SDS7102 scope",
        "src": "https://github.com/wingel/sds7102/archive/refs/heads/master.zip",
        "stars": "52",
        "updated": "on Aug 19, 2016"
    },
    {
        "info": "Verilog implementation of Softmax function",
        "src": "https://github.com/maomran/softmax/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jul 27, 2022"
    },
    {
        "info": "Improved design attempt for Amiga 500 in socket 68000 Accelerator, FastRAM and IDE Interface",
        "src": "https://github.com/PR77/A500_ACCEL_RAM_IDE-Rev-2/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Aug 10"
    },
    {
        "info": "Tutorial and example projects for the Arrow MAX1000 FPGA board",
        "src": "https://github.com/vpecanins/max1000-tutorial/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Jun 24"
    },
    {
        "info": "The Original Nintendo Gameboy in Verilog",
        "src": "https://github.com/geky/gb/archive/refs/heads/master.zip",
        "stars": "51",
        "updated": "on Dec 12, 2014"
    },
    {
        "info": "This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.",
        "src": "https://github.com/pontazaricardo/Verilog_Calculator_Matrix_Multiplication/archive/refs/heads/master.zip",
        "stars": "50",
        "updated": "on Aug 12, 2017"
    },
    {
        "info": "Notes for Colorlight-5A-75B.",
        "src": "https://github.com/kholia/Colorlight-5A-75B/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "26 days ago"
    },
    {
        "info": "[SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference",
        "src": "https://github.com/hipersys-team/lightning/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on Nov 17, 2023"
    },
    {
        "info": "VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs",
        "src": "https://github.com/RSPwFPGAs/qemu-hdl-cosim/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on Jan 19, 2021"
    },
    {
        "info": "An CAN bus Controller implemented in Verilog",
        "src": "https://github.com/Tommydag/CAN-Bus-Controller/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on May 28, 2015"
    },
    {
        "info": "Fork of OpenCores jpegencode with Cocotb testbench",
        "src": "https://github.com/chiggs/oc_jpegencode/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Sep 5, 2015"
    },
    {
        "info": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discâ€¦",
        "src": "https://github.com/praharshapm/vsdmixedsignalflow/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Dec 6, 2020"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrateâ€¦",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images",
        "src": "https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Nov 2, 2021"
    },
    {
        "info": "FLIX-V: FPGA, Linux and RISC-V",
        "src": "https://github.com/FPGAwars/FLIX-V/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Nov 5, 2023"
    },
    {
        "info": "[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)",
        "src": "https://github.com/GraphSAINT/GNN-ARCH/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Mar 30, 2021"
    },
    {
        "info": "å¤æ—¦å¤§å­¦ æ•°å­—é€»è¾‘ä¸éƒ¨ä»¶è®¾è®¡å®éªŒ 2020ç§‹",
        "src": "https://github.com/Tan-YiFan/DigitalLogic-Autumn2020/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Feb 18, 2022"
    },
    {
        "info": "This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes relaâ€¦",
        "src": "https://github.com/mbaykenar/digital-logic-design/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Apr 5, 2023"
    },
    {
        "info": "A simple Verilog SPI master / slave implementation featuring all 4 modes.",
        "src": "https://github.com/janschiefer/verilog_spi/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Dec 7, 2020"
    },
    {
        "info": "A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark",
        "src": "https://github.com/UofT-HPRC/fpga-bpf/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jul 10, 2021"
    },
    {
        "info": "FPGA Tools and Library",
        "src": "https://github.com/davidthings/spokefpga/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on May 1, 2023"
    },
    {
        "info": "CNN-Accelerator based on FPGA developed by verilog HDL.",
        "src": "https://github.com/eda-lab/CNNAF-CNN-Accelerator_init/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Apr 10, 2020"
    },
    {
        "info": "Project template for Artix-7 based Thinpad board",
        "src": "https://github.com/thu-cs-lab/thinpad_top/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on May 12, 2023"
    },
    {
        "info": "FPGA board support and core ports for MiSTeX",
        "src": "https://github.com/MiSTeX-devel/MiSTeX-ports/archive/refs/heads/master.zip",
        "stars": "45",
        "updated": "on Jun 1"
    },
    {
        "info": "",
        "src": "https://github.com/kiwih/qtcore-C1/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Jun 4, 2023"
    },
    {
        "info": "tinyVision.ai Vision & Sensor FPGA System on Module",
        "src": "https://github.com/tinyvision-ai-inc/Vision-FPGA-SoM/archive/refs/heads/master.zip",
        "stars": "44",
        "updated": "on Jun 23, 2021"
    },
    {
        "info": "[SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference",
        "src": "https://github.com/hipersys-team/lightning/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on Nov 17, 2023"
    },
    {
        "info": "VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs",
        "src": "https://github.com/RSPwFPGAs/qemu-hdl-cosim/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on Jan 19, 2021"
    },
    {
        "info": "An CAN bus Controller implemented in Verilog",
        "src": "https://github.com/Tommydag/CAN-Bus-Controller/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on May 28, 2015"
    },
    {
        "info": "Fork of OpenCores jpegencode with Cocotb testbench",
        "src": "https://github.com/chiggs/oc_jpegencode/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Sep 5, 2015"
    },
    {
        "info": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discâ€¦",
        "src": "https://github.com/praharshapm/vsdmixedsignalflow/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Dec 6, 2020"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrateâ€¦",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images",
        "src": "https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Nov 2, 2021"
    },
    {
        "info": "FLIX-V: FPGA, Linux and RISC-V",
        "src": "https://github.com/FPGAwars/FLIX-V/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Nov 5, 2023"
    },
    {
        "info": "[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)",
        "src": "https://github.com/GraphSAINT/GNN-ARCH/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Mar 30, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/C128_MiSTer/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Sep 4"
    },
    {
        "info": "EDA physical synthesis optimization kit",
        "src": "https://github.com/scale-lab/OpenPhySyn/archive/refs/heads/master.zip",
        "stars": "50",
        "updated": "on Nov 13, 2023"
    },
    {
        "info": "Verilog module compatible with Yamaha OPL chips",
        "src": "https://github.com/jotego/jtopl/archive/refs/heads/master.zip",
        "stars": "49",
        "updated": "on Aug 18"
    },
    {
        "info": "Parameterized Booth Multiplier in Verilog 2001",
        "src": "https://github.com/MorrisMA/Booth_Multipliers/archive/refs/heads/master.zip",
        "stars": "49",
        "updated": "on Oct 30, 2022"
    },
    {
        "info": "CÎ»ash/Haskell FPGA-based SKI calculus evaluator",
        "src": "https://github.com/wyager/HaSKI/archive/refs/heads/master.zip",
        "stars": "48",
        "updated": "on Jan 9, 2016"
    },
    {
        "info": "TV80 Z80-compatible microprocessor",
        "src": "https://github.com/hutch31/tv80/archive/refs/heads/master.zip",
        "stars": "48",
        "updated": "on Apr 3, 2020"
    },
    {
        "info": "Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).",
        "src": "https://github.com/amonemi/ProNoC/archive/refs/heads/master.zip",
        "stars": "48",
        "updated": "on Jun 19"
    },
    {
        "info": "DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.",
        "src": "https://github.com/nand2mario/ddr3-tang-primer-20k/archive/refs/heads/master.zip",
        "stars": "48",
        "updated": "on Jul 25, 2023"
    },
    {
        "info": "This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.",
        "src": "https://github.com/IA-C-Lab-Fudan/KWS-SoC/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Aug 29, 2020"
    },
    {
        "info": "Demo projects for various Kintex FPGA boards",
        "src": "https://github.com/openXC7/demo-projects/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on May 28"
    },
    {
        "info": "Experiments with Yosys cxxrtl backend",
        "src": "https://github.com/tomverbeure/cxxrtl_eval/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Dec 23, 2023"
    },
    {
        "info": "Demo projects for various Kintex FPGA boards",
        "src": "https://github.com/openXC7/demo-projects/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on May 28"
    },
    {
        "info": "Experiments with Yosys cxxrtl backend",
        "src": "https://github.com/tomverbeure/cxxrtl_eval/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Dec 23, 2023"
    },
    {
        "info": "128KB AXI cache (32-bit in, 256-bit out)",
        "src": "https://github.com/ultraembedded/core_axi_cache/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on May 10, 2021"
    },
    {
        "info": "configurable cordic core in verilog",
        "src": "https://github.com/freecores/verilog_cordic_core/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.",
        "src": "https://github.com/racerxdl/LVDS-7-to-1-Serializer/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Nov 23, 2013"
    },
    {
        "info": "MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX wâ€¦",
        "src": "https://github.com/circuitvalley/USB3_MIPI_CSI2_RX_V2_Crosslink_NX/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Sep 8, 2020"
    },
    {
        "info": "Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.",
        "src": "https://github.com/cassuto/nano-cpu32k/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Aug 14"
    },
    {
        "info": "Processor repo",
        "src": "https://github.com/Caskman/MIPS-Processor-in-Verilog/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Dec 19, 2013"
    },
    {
        "info": "Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS",
        "src": "https://github.com/cjhonlyone/ADC-lvds/archive/refs/heads/master.zip",
        "stars": "47",
        "updated": "on Oct 20, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/OSCPU/yosys-sta/archive/refs/heads/master.zip",
        "stars": "46",
        "updated": "on Jul 16"
    },
    {
        "info": "",
        "src": "https://github.com/hello-eternity/Cyberrio/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Jun 3, 2023"
    },
    {
        "info": "USB Full Speed PHY",
        "src": "https://github.com/ultraembedded/core_usb_fs_phy/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on May 3, 2020"
    },
    {
        "info": "ç”¨Altera FPGAèŠ¯ç‰‡è‡ªåˆ¶CPU",
        "src": "https://github.com/zhangly/azpr_cpu/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Aug 10, 2014"
    },
    {
        "info": "Two Level Cache Controller implementation in Verilog HDL",
        "src": "https://github.com/omega-rg/Cache-Controller/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Jul 9, 2020"
    },
    {
        "info": "A low cost HDMI video lag tester.",
        "src": "https://github.com/pthalin/video_lag_tester/archive/refs/heads/master.zip",
        "stars": "39",
        "updated": "on Nov 22, 2023"
    },
    {
        "info": "Educational load/store instruction set architecture processor simulator",
        "src": "https://github.com/dwelch67/lsasim/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Mar 20, 2013"
    },
    {
        "info": "Yet Another Tetris on FPGA Implementation",
        "src": "https://github.com/johan92/yafpgatetris/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on May 27, 2021"
    },
    {
        "info": "Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog",
        "src": "https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 4, 2017"
    },
    {
        "info": "A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way",
        "src": "https://github.com/agg23/openfpga-litex/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Aug 9"
    },
    {
        "info": "DMA Firmware",
        "src": "https://github.com/yxlnqs/diviner-full-emu-v2/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jul 26"
    },
    {
        "info": "Quickstart guide on Icarus Verilog.",
        "src": "https://github.com/albertxie/iverilog-tutorial/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 18, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/shubhi704/APB-Protocol/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "upgrade to e203 (a risc-v core)",
        "src": "https://github.com/xiaoerlang0359/E203plus/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Aug 9, 2020"
    },
    {
        "info": "Verilog and MIPS simple programs",
        "src": "https://github.com/vladostan/comparchitecture/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Nov 11, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/open-design/riscv-soc-cores/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Apr 4, 2021"
    },
    {
        "info": "Verilog implementation of various types of CPUs",
        "src": "https://github.com/jaywonchung/Verilog-Harvard-CPU/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Sep 27, 2019"
    },
    {
        "info": "A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.",
        "src": "https://github.com/ZiyangYE/General-Slow-DDR3-Interface/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on May 7"
    },
    {
        "info": "Implementation of the SHA256 Algorithm in Verilog",
        "src": "https://github.com/rnz/verilog-sha256/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 2, 2012"
    },
    {
        "info": "DATC Robust Design Flow.",
        "src": "https://github.com/jinwookjungs/datc_robust_design_flow/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 21, 2020"
    },
    {
        "info": "This is a simple UART echo test for the iCEstick Evaluation Kit",
        "src": "https://github.com/cyrozap/iCEstick-UART-Demo/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Dec 30, 2018"
    },
    {
        "info": "building blocks for accelerating ZK proofs over binary fields",
        "src": "https://github.com/ingonyama-zk/open-binius/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on Aug 8"
    },
    {
        "info": "An CAN bus Controller implemented in Verilog",
        "src": "https://github.com/Tommydag/CAN-Bus-Controller/archive/refs/heads/master.zip",
        "stars": "43",
        "updated": "on May 28, 2015"
    },
    {
        "info": "Fork of OpenCores jpegencode with Cocotb testbench",
        "src": "https://github.com/chiggs/oc_jpegencode/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Sep 5, 2015"
    },
    {
        "info": "This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also discâ€¦",
        "src": "https://github.com/praharshapm/vsdmixedsignalflow/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Dec 6, 2020"
    },
    {
        "info": "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrateâ€¦",
        "src": "https://github.com/pansygrass/ecc/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Apr 29, 2015"
    },
    {
        "info": "Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images",
        "src": "https://github.com/AngeloJacobo/FPGA_RealTime_and_Static_Sobel_Edge_Detection/archive/refs/heads/master.zip",
        "stars": "42",
        "updated": "on Nov 2, 2021"
    },
    {
        "info": "FLIX-V: FPGA, Linux and RISC-V",
        "src": "https://github.com/FPGAwars/FLIX-V/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Nov 5, 2023"
    },
    {
        "info": "[ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)",
        "src": "https://github.com/GraphSAINT/GNN-ARCH/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Mar 30, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/C128_MiSTer/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on Sep 4"
    },
    {
        "info": "A look ahead, round-robing parametrized arbiter written in Verilog.",
        "src": "https://github.com/bmartini/verilog-arbiter/archive/refs/heads/master.zip",
        "stars": "41",
        "updated": "on May 22, 2020"
    },
    {
        "info": "A small 32-bit implementation of the RISC-V architecture",
        "src": "https://github.com/rbarzic/nanorv32/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Jul 17, 2020"
    },
    {
        "info": "Microshift Compression: An Efficient Image Compression Algorithm for Hardware",
        "src": "https://github.com/zhangmozhe/microshift_compression/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Apr 21, 2021"
    },
    {
        "info": "AMD Xilinx University Program Vivado tutorial",
        "src": "https://github.com/Xilinx/xup_fpga_vivado_flow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "Lichee Tang FPGA board examples",
        "src": "https://github.com/piotr-go/Lichee-Tang/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 15, 2018"
    },
    {
        "info": "Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1",
        "src": "https://github.com/OpenCAPI/ThymesisFlow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Dec 2, 2021"
    },
    {
        "info": "Verilog Implementation of modular exponentiation using Montgomery multiplication",
        "src": "https://github.com/lajanugen/Modular-Exponentiation/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Sep 25, 2014"
    },
    {
        "info": "Thunderclap hardware for Intel Arria 10 FPGA",
        "src": "https://github.com/thunderclap-io/thunderclap-fpga-arria10/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on May 21, 2019"
    },
    {
        "info": "I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.",
        "src": "https://github.com/puhitaku/nintendo-switch-i2s-to-spdif/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Aug 15, 2020"
    },
    {
        "info": "Single Cycle RISC MIPS Processor",
        "src": "https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Sep 17, 2021"
    },
    {
        "info": "MERA-400 in an FPGA",
        "src": "https://github.com/jakubfi/mera400f/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on May 15, 2018"
    },
    {
        "info": "Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)",
        "src": "https://github.com/crypt-xie/XCryptCore/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Dec 1, 2019"
    },
    {
        "info": "SDR Micron USB receiver",
        "src": "https://github.com/Dfinitski/SDR-Micron/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 9, 2023"
    },
    {
        "info": "Step by step tutorial for building CortexM0 SoC",
        "src": "https://github.com/flyjancy/CortexM0_SoC_Task/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Mar 29, 2022"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "",
        "src": "https://github.com/cyrozap/osdvu/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 4, 2015"
    },
    {
        "info": "VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.",
        "src": "https://github.com/manili/VSDBabySoC/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jan 4, 2022"
    },
    {
        "info": "EVEREST: e-Versatile Research Stick for peoples",
        "src": "https://github.com/cbalint13/e-verest/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Apr 12, 2023"
    },
    {
        "info": "This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheralâ€¦",
        "src": "https://github.com/renyangang/riscv-mcu/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "14 days ago"
    },
    {
        "info": "Open-source CSI-2 receiver for Xilinx UltraScale parts",
        "src": "https://github.com/stevenbell/csirx/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "Solution to COA LAB Assgn, IIT Kharagpur",
        "src": "https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jan 10, 2019"
    },
    {
        "info": "Educational load/store instruction set architecture processor simulator",
        "src": "https://github.com/dwelch67/lsasim/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Mar 20, 2013"
    },
    {
        "info": "Yet Another Tetris on FPGA Implementation",
        "src": "https://github.com/johan92/yafpgatetris/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on May 27, 2021"
    },
    {
        "info": "Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog",
        "src": "https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 4, 2017"
    },
    {
        "info": "A RISC-V software platform, exposing Analogue Pocket capabilities in a simple way",
        "src": "https://github.com/agg23/openfpga-litex/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Aug 9"
    },
    {
        "info": "DMA Firmware",
        "src": "https://github.com/yxlnqs/diviner-full-emu-v2/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jul 26"
    },
    {
        "info": "A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network",
        "src": "https://github.com/BoooC/CNN-Accelerator-Based-on-Eyeriss-v2/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Aug 28"
    },
    {
        "info": "Quickstart guide on Icarus Verilog.",
        "src": "https://github.com/albertxie/iverilog-tutorial/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 18, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/shubhi704/APB-Protocol/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "upgrade to e203 (a risc-v core)",
        "src": "https://github.com/xiaoerlang0359/E203plus/archive/refs/heads/master.zip",
        "stars": "38",
        "updated": "on Aug 9, 2020"
    },
    {
        "info": "Verilog and MIPS simple programs",
        "src": "https://github.com/vladostan/comparchitecture/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Nov 11, 2018"
    },
    {
        "info": "reference block design for the ASAP7nm library in Cadence Innovus",
        "src": "https://github.com/Centre-for-Hardware-Security/asap7_reference_design/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Jun 25"
    },
    {
        "info": "Verilog Code for a JPEG Decoder",
        "src": "https://github.com/jdocampom/JPEG-Decoder/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Mar 7, 2018"
    },
    {
        "info": "AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc",
        "src": "https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Mar 17, 2022"
    },
    {
        "info": "Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).",
        "src": "https://github.com/rsnikhil/RISCV_Piccolo_v1/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Jul 10, 2016"
    },
    {
        "info": "Drop In USB CDC ACM core for iCE40 FPGA",
        "src": "https://github.com/no2fpga/no2muacm/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Sep 5, 2021"
    },
    {
        "info": "è®¡ç®—æœºç»„æˆåŸç†çš„å®éªŒï¼ŒåŒ…æ‹¬å•å‘¨æœŸCPUå’Œäº”çº§æµæ°´çº¿CPUçš„verilogå®ç°",
        "src": "https://github.com/LSTM-Kirigaya/ComputerDesignExperiment/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Jun 7, 2021"
    },
    {
        "info": "simulation and netfpga code",
        "src": "https://github.com/harvard-cns/opensketch/archive/refs/heads/master.zip",
        "stars": "33",
        "updated": "on Apr 3, 2013"
    },
    {
        "info": "A small 32-bit implementation of the RISC-V architecture",
        "src": "https://github.com/rbarzic/nanorv32/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Jul 17, 2020"
    },
    {
        "info": "Microshift Compression: An Efficient Image Compression Algorithm for Hardware",
        "src": "https://github.com/zhangmozhe/microshift_compression/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Apr 21, 2021"
    },
    {
        "info": "AMD Xilinx University Program Vivado tutorial",
        "src": "https://github.com/Xilinx/xup_fpga_vivado_flow/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface.",
        "src": "https://github.com/GadgetFactory/RetroCade_Synth/archive/refs/heads/master.zip",
        "stars": "37",
        "updated": "on Jan 5, 2017"
    },
    {
        "info": "Repository of NCKU class slides,exams, and homeworks",
        "src": "https://github.com/Darkborderman/schoolWorks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Oct 31, 2023"
    },
    {
        "info": "Small SERV-based SoC primarily for OpenMPW tapeout",
        "src": "https://github.com/olofk/subservient/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "2 days ago"
    },
    {
        "info": "Altera Cyclone IV FPGA project for the PCIe LimeSDR board",
        "src": "https://github.com/myriadrf/LimeSDR-PCIe_GW/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 3, 2022"
    },
    {
        "info": "migen + misoc + redpitaya = digital servo",
        "src": "https://github.com/quartiq/redpid/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Jan 11, 2019"
    },
    {
        "info": "Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)",
        "src": "https://github.com/crypt-xie/XCryptCore/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Dec 1, 2019"
    },
    {
        "info": "An FPGA-based full-stack in-storage computing system.",
        "src": "https://github.com/zainryan/INSIDER-System/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 6, 2020"
    },
    {
        "info": "SDR Micron USB receiver",
        "src": "https://github.com/Dfinitski/SDR-Micron/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Apr 9, 2023"
    },
    {
        "info": "Step by step tutorial for building CortexM0 SoC",
        "src": "https://github.com/flyjancy/CortexM0_SoC_Task/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Mar 29, 2022"
    },
    {
        "info": "Collection of digital hardware modules & projects (benchmarks)",
        "src": "https://github.com/ispras/hdl-benchmarks/archive/refs/heads/master.zip",
        "stars": "36",
        "updated": "on Nov 14"
    },
    {
        "info": "Open-source CSI-2 receiver for Xilinx UltraScale parts",
        "src": "https://github.com/stevenbell/csirx/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "Solution to COA LAB Assgn, IIT Kharagpur",
        "src": "https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jan 10, 2019"
    },
    {
        "info": "A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction",
        "src": "https://github.com/lauchinyuan/Booth4_wallace_MULT16_16/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Aug 13"
    },
    {
        "info": "SPI-Flash XIP Interface (Verilog)",
        "src": "https://github.com/ultraembedded/core_spiflash/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Oct 24, 2021"
    },
    {
        "info": "USB -> AXI Debug Bridge",
        "src": "https://github.com/ultraembedded/core_usb_bridge/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Jun 5, 2021"
    },
    {
        "info": "FPGA-based AI for Super Mario Bros. Designed for an Altera DE2",
        "src": "https://github.com/jpwright/fpganes/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on May 13, 2013"
    },
    {
        "info": "ChipEXPO 2020 Digital Design School Labs",
        "src": "https://github.com/DigitalDesignSchool/ce2020labs/archive/refs/heads/master.zip",
        "stars": "35",
        "updated": "on Nov 11, 2022"
    },
    {
        "info": "2020é¾™èŠ¯æ¯ä¸ªäººèµ› ç®€æ˜“åŒå‘å°„60Mï¼ˆå«ibufferï¼‰",
        "src": "https://github.com/fluctlight001/cpu_for_nscscc2020/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Aug 24, 2020"
    },
    {
        "info": "Mipsäº”çº§æµæ°´çº¿CPU",
        "src": "https://github.com/TCL606/MipsPipeline/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Jan 29, 2023"
    },
    {
        "info": "Open-source software defined radar based on the USRP 1 hardware.",
        "src": "https://github.com/rseal/GnuRadar/archive/refs/heads/master.zip",
        "stars": "34",
        "updated": "on Sep 30, 2018"
    },
    {
        "info": "Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices",
        "src": "https://github.com/SanjayRai/PCIE_AXI_BRIDGE/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 25, 2016"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Basic UART TX/RX module for FPGA",
        "src": "https://github.com/matt-alencar/fpga-uart-tx-rx/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Oct 18, 2018"
    },
    {
        "info": "DMG CPU Reverse Engineering",
        "src": "https://github.com/emu-russia/dmgcpu/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Sep 27"
    },
    {
        "info": "",
        "src": "https://github.com/xiang-rc/cfntt_ref/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Aug 1"
    },
    {
        "info": "Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",
        "src": "https://github.com/amoudgl/iir-bandstop-filter/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 6, 2017"
    },
    {
        "info": "åŒæµå¤§å­¦æ•°å­—é€»è¾‘ç»¼åˆä½œä¸š",
        "src": "https://github.com/ZhengBryan/FPGA-FigureRecognition/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jan 12"
    },
    {
        "info": "my UVM training projects",
        "src": "https://github.com/amamory-verification/uvm-basics/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Mar 14, 2019"
    },
    {
        "info": "Verilog code for C128 custom chips",
        "src": "https://github.com/jgrip/c128-verilog/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Mar 25"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Basic UART TX/RX module for FPGA",
        "src": "https://github.com/matt-alencar/fpga-uart-tx-rx/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Oct 18, 2018"
    },
    {
        "info": "DMG CPU Reverse Engineering",
        "src": "https://github.com/emu-russia/dmgcpu/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Sep 27"
    },
    {
        "info": "",
        "src": "https://github.com/xiang-rc/cfntt_ref/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Aug 1"
    },
    {
        "info": "Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",
        "src": "https://github.com/amoudgl/iir-bandstop-filter/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 6, 2017"
    },
    {
        "info": "Verilog Modules and Python Scripts for Creating IP Core Build Directories",
        "src": "https://github.com/IObundle/iob-lib/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Oct 25, 2023"
    },
    {
        "info": "High Speed Data Acquisition over HDMI - FPGA implementation",
        "src": "https://github.com/steve-m/hsdaoh-fpga/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "13 days ago"
    },
    {
        "info": "Verilog code for C128 custom chips",
        "src": "https://github.com/jgrip/c128-verilog/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Mar 25"
    },
    {
        "info": "Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Elecâ€¦",
        "src": "https://github.com/KorotkiyEugene/digital_lab/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Nov 18, 2019"
    },
    {
        "info": "ã€ä¾‹ç¨‹ã€‘å›½äº§é«˜äº‘FPGA å¼€å‘æ¿åŠå…¶å·¥ç¨‹",
        "src": "https://github.com/BigPig-Bro/Gowin/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Oct 1"
    },
    {
        "info": "å¼‚æ­¥FIFOçš„å†…éƒ¨å®ç°",
        "src": "https://github.com/zhangkunming0216/FIFO_-asynchronous/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 26, 2018"
    },
    {
        "info": "Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator",
        "src": "https://github.com/ika-musume/BubbleDrive8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 4"
    },
    {
        "info": "",
        "src": "https://github.com/jeshraghian/snn-accelerator/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jun 8, 2022"
    },
    {
        "info": "VexRiscv-SMP integration test with LiteX.",
        "src": "https://github.com/enjoy-digital/litex_vexriscv_smp_test/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Nov 16, 2020"
    },
    {
        "info": "Delta-Sigma modulator (DSM) for fractional phase locked loop.",
        "src": "https://github.com/Starrynightzyq/Delta-Sigma-Modulator/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on May 28, 2021"
    },
    {
        "info": "A systolic array matrix multiplier",
        "src": "https://github.com/wzc810049078/systolic-array-matrix-multiplier/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Sep 11, 2019"
    },
    {
        "info": "Projects for building MIL-STD-1553 communications devices",
        "src": "https://github.com/johnathan-convertino-afrl/open1553/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Aug 7"
    },
    {
        "info": "This repository contains the implementation of an image recognition model using a Convolutional Neural Network (CNN). The primary goal ofâ€¦",
        "src": "https://github.com/vaibruce/Image_Recognition_Using_CNN_In_Verilog/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "3 days ago"
    },
    {
        "info": "Dual-core RISC-V SoC with JTAG, atomics, SDRAM",
        "src": "https://github.com/Wren6991/ChristmasSoC/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "This is a practice of verilog coding",
        "src": "https://github.com/M-HHH/HDLBits_Practice_verilog/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "Single Long Short Term Memory (LSTM) cell : Verilog Implementation",
        "src": "https://github.com/ahirsharan/LSTM/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on May 20, 2020"
    },
    {
        "info": "Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.",
        "src": "https://github.com/ronitrex/ARMLEG/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices",
        "src": "https://github.com/SanjayRai/PCIE_AXI_BRIDGE/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 25, 2016"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "Basic UART TX/RX module for FPGA",
        "src": "https://github.com/matt-alencar/fpga-uart-tx-rx/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Oct 18, 2018"
    },
    {
        "info": "DMG CPU Reverse Engineering",
        "src": "https://github.com/emu-russia/dmgcpu/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Sep 27"
    },
    {
        "info": "",
        "src": "https://github.com/xiang-rc/cfntt_ref/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Aug 1"
    },
    {
        "info": "Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",
        "src": "https://github.com/amoudgl/iir-bandstop-filter/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 6, 2017"
    },
    {
        "info": "Use ECP5 JTAG port to interact with user design",
        "src": "https://github.com/tomverbeure/ecp5_jtag/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jul 23, 2021"
    },
    {
        "info": "Orignal code/dev history for Menshen paper (NSDI 2022), see",
        "src": "https://github.com/Winters123/FastRMT/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Apr 26, 2022"
    },
    {
        "info": "Architecting and Building High Speed SoCs, published by Packt",
        "src": "https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jan 18, 2023"
    },
    {
        "info": "FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source",
        "src": "https://github.com/lisper/cpus-pdp8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jan 2, 2016"
    },
    {
        "info": "32 bit RISC-V CPU implementation in Verilog",
        "src": "https://github.com/emilbiju/emil-risc-v/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Feb 9, 2022"
    },
    {
        "info": "ã€ä¾‹ç¨‹ã€‘å›½äº§é«˜äº‘FPGA å¼€å‘æ¿åŠå…¶å·¥ç¨‹",
        "src": "https://github.com/BigPig-Bro/Gowin/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Oct 1"
    },
    {
        "info": "SJTU EI332 CPUå®Œæ•´å®éªŒä»£ç åŠæŠ¥å‘Š",
        "src": "https://github.com/zengkaipeng/EI332/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jul 4, 2020"
    },
    {
        "info": "FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.",
        "src": "https://github.com/richard42/CoCo3FPGA/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Dec 10, 2015"
    },
    {
        "info": "å¼‚æ­¥FIFOçš„å†…éƒ¨å®ç°",
        "src": "https://github.com/zhangkunming0216/FIFO_-asynchronous/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 26, 2018"
    },
    {
        "info": "Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator",
        "src": "https://github.com/ika-musume/BubbleDrive8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 4"
    },
    {
        "info": "Reconfigurable Computing Lab, DESE, Indian Institiute of Science",
        "src": "https://github.com/RClabiisc/I2SRV32-S-v1/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 27, 2022"
    },
    {
        "info": "Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.",
        "src": "https://github.com/hibagus/64pointFFTProcessor/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 20, 2020"
    },
    {
        "info": "Hackaday Supercon 2019 Logic Noise Badge Workshop",
        "src": "https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2019"
    },
    {
        "info": "An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization",
        "src": "https://github.com/scale-lab/BLASYS/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 13, 2023"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "Example designs for the Spartan7 \"S7 Mini\" FPGA board",
        "src": "https://github.com/blackmesalabs/s7_mini_fpga/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 26, 2019"
    },
    {
        "info": "VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!)",
        "src": "https://github.com/uXeBoy/VGA1306/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "DPLL for phase-locking to 1PPS signal",
        "src": "https://github.com/MorrisMA/1PPS-DPLL/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jul 25, 2016"
    },
    {
        "info": "An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization",
        "src": "https://github.com/scale-lab/BLASYS/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 13, 2023"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "Example designs for the Spartan7 \"S7 Mini\" FPGA board",
        "src": "https://github.com/blackmesalabs/s7_mini_fpga/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 26, 2019"
    },
    {
        "info": "åŒ—äº¬å¤§å­¦æ•°å­—é›†æˆç”µè·¯è®¾è®¡è¯¾ç¨‹ä½œä¸šâ€”FPGAè®¾è®¡ã€Assignment of digital integrated circuit design course of Peking Universityã€‘",
        "src": "https://github.com/JackHCC/Digital-Integrated-Circuit-Design/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!)",
        "src": "https://github.com/uXeBoy/VGA1306/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "DPLL for phase-locking to 1PPS signal",
        "src": "https://github.com/MorrisMA/1PPS-DPLL/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jul 25, 2016"
    },
    {
        "info": "Project: Precise Measure of time delays in FPGA",
        "src": "https://github.com/marsohod4you/FpgaTDC/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Aug 3, 2017"
    },
    {
        "info": "Implementation of JESD204B Transport Layer & part of Data Link Layer",
        "src": "https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "Example designs for the Spartan7 \"S7 Mini\" FPGA board",
        "src": "https://github.com/blackmesalabs/s7_mini_fpga/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 26, 2019"
    },
    {
        "info": "åŒ—äº¬å¤§å­¦æ•°å­—é›†æˆç”µè·¯è®¾è®¡è¯¾ç¨‹ä½œä¸šâ€”FPGAè®¾è®¡ã€Assignment of digital integrated circuit design course of Peking Universityã€‘",
        "src": "https://github.com/JackHCC/Digital-Integrated-Circuit-Design/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!)",
        "src": "https://github.com/uXeBoy/VGA1306/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "DPLL for phase-locking to 1PPS signal",
        "src": "https://github.com/MorrisMA/1PPS-DPLL/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jul 25, 2016"
    },
    {
        "info": "Project: Precise Measure of time delays in FPGA",
        "src": "https://github.com/marsohod4you/FpgaTDC/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Aug 3, 2017"
    },
    {
        "info": "Implementation of JESD204B Transport Layer & part of Data Link Layer",
        "src": "https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to repâ€¦",
        "src": "https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 11"
    },
    {
        "info": "Devotes to open source FPGA",
        "src": "https://github.com/NingHeChuan/Open-FPGA/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 9, 2020"
    },
    {
        "info": "Notary: A Device for Secure Transaction Approval ğŸ“Ÿ",
        "src": "https://github.com/anishathalye/notary/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 10, 2023"
    },
    {
        "info": "EE 287 2012 Fall",
        "src": "https://github.com/vlsi1217/ASIC/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 11, 2013"
    },
    {
        "info": "Verilog re-implementation of the famous CAPCOM arcade game",
        "src": "https://github.com/fredrequin/fpga_1943/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 25, 2019"
    },
    {
        "info": "fpgaè·‘sobelè¯†åˆ«ç®—æ³•",
        "src": "https://github.com/xiesicong/fpga_sobel_ov5640_hdmi/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "A extremely size-optimized RV32I soft processor for FPGA.",
        "src": "https://github.com/rgwan/bapi-rv32i/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "A self-hosting Forth for J1-style CPUs",
        "src": "https://github.com/bradleyeckert/chad/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 2, 2023"
    },
    {
        "info": "Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme",
        "src": "https://github.com/acmert/kyber-polmul-hw/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 20, 2022"
    },
    {
        "info": "A Reconï¬gurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.",
        "src": "https://github.com/Starrynightzyq/soNN/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jul 14, 2021"
    },
    {
        "info": "This project demonstrates DSP capabilities of Terasic DE2-115",
        "src": "https://github.com/Goshik92/FFTVisualizer/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 22, 2018"
    },
    {
        "info": "Must-have verilog systemverilog modules",
        "src": "https://github.com/suisuisi/basic_systemverilog/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on May 1, 2022"
    },
    {
        "info": "Overall multi-core SIMD microarchitecture",
        "src": "https://github.com/MatrixAINetwork/SIMD-architecture/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 15, 2017"
    },
    {
        "info": "An 8 input interrupt controller written in Verilog.",
        "src": "https://github.com/adibis/Interrupt_Controller/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Mar 22, 2012"
    },
    {
        "info": "FPGA program :VGA-GAME",
        "src": "https://github.com/BlusLiu/Flappy-Bird/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Nov 15, 2018"
    },
    {
        "info": "This is a Verilog module to interface with WS2812-based LED strips.",
        "src": "https://github.com/dhrosa/ws2812-verilog/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 9, 2019"
    },
    {
        "info": "â„ï¸ ğŸŒŸ Workshops with Icestudio and the IceZUM Alhambra board",
        "src": "https://github.com/FPGAwars/workshops/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jan 16, 2022"
    },
    {
        "info": "2017ç§‹å­£å­¦æœŸè®¡ç»„å®éªŒï¼Œå«54æ¡å•å‘¨æœŸCPU",
        "src": "https://github.com/TaihouDaisuki/Tongji-Computer_Organization/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Dec 3, 2018"
    },
    {
        "info": "cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library",
        "src": "https://github.com/ucdrstdenis/cdsAsync/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 10, 2019"
    },
    {
        "info": "Student project for using audio on the DE2-115 FPGA development board.",
        "src": "https://github.com/Reenforcements/VerilogDE2115AudioFilters/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Apr 28, 2018"
    },
    {
        "info": "'PERIDOT' - Simple & Compact FPGA board",
        "src": "https://github.com/osafune/peridot/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 4, 2016"
    },
    {
        "info": "FPGA HDL Sources.",
        "src": "https://github.com/ddk/ddk-fpga/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jun 24, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/aselker/gameboy-sound-chip/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Dec 12, 2018"
    },
    {
        "info": "Verilog RTL Design",
        "src": "https://github.com/ishfaqahmed29/SerDes/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 4, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/wincle626/HLS_Legup/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4, 2017"
    },
    {
        "info": "A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.",
        "src": "https://github.com/nju-mips/noop-lo/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Feb 10, 2020"
    },
    {
        "info": "Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at",
        "src": "https://github.com/IHP-GmbH/IHP-Open-DesignLib/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "14 days ago"
    },
    {
        "info": "A Verilog implementation of the popular video game Tetris.",
        "src": "https://github.com/rfotino/verilog-tetris/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 28, 2015"
    },
    {
        "info": "example code for the logi-boards from pong chu HDL book",
        "src": "https://github.com/fpga-logi/logi-pong-chu-examples/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Sep 4, 2015"
    },
    {
        "info": "Use NetFPGA SUME to implement HFT Machine based on TWSE Stock Server",
        "src": "https://github.com/nckubugman/NetFPGA-SUME-High-Frequency-Trading-Machine/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/bol-edu/caravel-soc/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Jul 9, 2023"
    },
    {
        "info": "Bitonic sorter (Batcher's sorting network) written in Verilog.",
        "src": "https://github.com/mcjtag/bitonic_sorter/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Oct 4"
    },
    {
        "info": "",
        "src": "https://github.com/riscveval/Rocket-Chip/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 27, 2017"
    },
    {
        "info": "ä½¿ç”¨å›½äº§FPGAå‚å•†å®‰è·¯å…¬å¸çš„å¼€å‘æ¿åšçš„ä¸€æ¬¾åŸºäºFPGAçš„æ™ºèƒ½å¯¼ç›²æ–ç³»ç»Ÿã€‚åˆ©ç”¨ç™¾åº¦LBSå¼€æ”¾å¹³å°åšåˆ°è‡ªä¸»å¯¼èˆªï¼Œä¸Arduinoäº’è”å®ç°PIDç®—æ³•ï¼Œæ‘„åƒå¤´è¯†åˆ«çº¢ç»¿ç¯ï¼Œè¶…å£°æ³¢è‡ªä¸»é¿éšœï¼Œè¯­éŸ³è¯†åˆ«ï¼Œä¸€é”®æ‹¨æ‰“ç´§æ€¥è”ç³»äººç­‰ç­‰",
        "src": "https://github.com/yuezhao1/ANLU_fpga/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "IEEE 802.16 OFDM-based transceiver system",
        "src": "https://github.com/phthinh/OFDM_802_16/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 21, 2019"
    },
    {
        "info": "åŸºäºFPGAçš„ä¸‰é€Ÿä»¥å¤ªç½‘UDPåè®®æ ˆè®¾è®¡",
        "src": "https://github.com/shun6-6/Tri_Eth_UDP_pro_stack/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 24"
    },
    {
        "info": "å¤šæ ¸å¤„ç†å™¨ ;ring network , four core, shared space memory ,directory-based cache coherency",
        "src": "https://github.com/zhaishaomin/ring_network-based-multicore-/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 28, 2016"
    },
    {
        "info": "A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.",
        "src": "https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2023"
    },
    {
        "info": "A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.",
        "src": "https://github.com/nblintao/Computer-Architecture/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 12, 2015"
    },
    {
        "info": "To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA plaâ€¦",
        "src": "https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 24, 2020"
    },
    {
        "info": "CORDIC-SNN, followed with \"Unsupervised learning of digital recognition using STDP\" published in 2015, frontiers",
        "src": "https://github.com/doitdodo/FPGA_Spiking_NN/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Feb 9, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/skycrapers/AM-Lib/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "QuSoC demo projects and template",
        "src": "https://github.com/EvgenyMuryshkin/qusoc/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 2"
    },
    {
        "info": "The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predeâ€¦",
        "src": "https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 6, 2018"
    },
    {
        "info": "NN on FPGA",
        "src": "https://github.com/roboticslab-uc3m/fpga-nn/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 10, 2017"
    },
    {
        "info": "Varvara / Uxn core for Analogue Pocket",
        "src": "https://github.com/tsalvo/openfpga-varvara/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 17"
    },
    {
        "info": "A 32 point radix-2 FFT module written in Verilog",
        "src": "https://github.com/AugustinJose1221/FFTx32/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 28, 2020"
    },
    {
        "info": "MulApprox - A comprehensive library of state-of-the-art approximate multipliers",
        "src": "https://github.com/RatkoFri/MulApprox/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2021"
    },
    {
        "info": "Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools",
        "src": "https://github.com/SubProto/icestick-vga-test/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 8, 2016"
    },
    {
        "info": "HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible designâ€¦",
        "src": "https://github.com/RCSL-HKUST/heterosim/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 11, 2016"
    },
    {
        "info": "course design",
        "src": "https://github.com/nqHITSZ/Systolic-Array/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Feb 28, 2018"
    },
    {
        "info": "Simple RISC-V processor for FPGAs ğŸ‹ ğŸ¤–",
        "src": "https://github.com/nmoroze/lemoncore/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Apr 18, 2023"
    },
    {
        "info": "ğŸ’» Build own computer by fpga.",
        "src": "https://github.com/buhe/bugu-computer/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/MemTest_MiSTer/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Apr 1, 2023"
    },
    {
        "info": "A simple 8bit CPU.",
        "src": "https://github.com/supratimdas/NoobsCpu-8bit/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "14 days ago"
    },
    {
        "info": "An open source hardware engine for Open vSwitch on FPGA",
        "src": "https://github.com/sora/ovs-hw/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Dec 8, 2012"
    },
    {
        "info": "FPGA-based PCB to control a YM2610 sound synthesis chip.",
        "src": "https://github.com/dan-rodrigues/ym2610-pcb/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 27, 2021"
    },
    {
        "info": "This is the verilog code for the various FPGA in the OpenHPSDR Radios",
        "src": "https://github.com/TAPR/OpenHPSDR-Firmware/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Oct 24"
    },
    {
        "info": "Overall multi-core SIMD microarchitecture",
        "src": "https://github.com/MatrixAINetwork/SIMD-architecture/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 15, 2017"
    },
    {
        "info": "An 8 input interrupt controller written in Verilog.",
        "src": "https://github.com/adibis/Interrupt_Controller/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Mar 22, 2012"
    },
    {
        "info": "FPGA program :VGA-GAME",
        "src": "https://github.com/BlusLiu/Flappy-Bird/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Nov 15, 2018"
    },
    {
        "info": "This is a Verilog module to interface with WS2812-based LED strips.",
        "src": "https://github.com/dhrosa/ws2812-verilog/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 9, 2019"
    },
    {
        "info": "A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.",
        "src": "https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2023"
    },
    {
        "info": "A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.",
        "src": "https://github.com/nblintao/Computer-Architecture/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 12, 2015"
    },
    {
        "info": "To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA plaâ€¦",
        "src": "https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 24, 2020"
    },
    {
        "info": "CORDIC-SNN, followed with \"Unsupervised learning of digital recognition using STDP\" published in 2015, frontiers",
        "src": "https://github.com/doitdodo/FPGA_Spiking_NN/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Feb 9, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/skycrapers/AM-Lib/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys",
        "src": "https://github.com/cr1901/spi_tb/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on May 20, 2020"
    },
    {
        "info": "QuSoC demo projects and template",
        "src": "https://github.com/EvgenyMuryshkin/qusoc/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 2"
    },
    {
        "info": "Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools",
        "src": "https://github.com/SubProto/icestick-vga-test/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 8, 2016"
    },
    {
        "info": "HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible designâ€¦",
        "src": "https://github.com/RCSL-HKUST/heterosim/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 11, 2016"
    },
    {
        "info": "é€‚ç”¨äºé¾™èŠ¯æ¯å›¢é˜Ÿèµ›å…¥é—¨é€‰æ‰‹çš„åº”æ€¥cacheæ¨¡å—",
        "src": "https://github.com/fluctlight001/Generic-Cache-Module/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 13"
    },
    {
        "info": "FPGAå›¾åƒå¤„ç†-- è½¦ç‰Œå®šä½ï¼ŒåŒ…æ‹¬äºŒå€¼åŒ–ï¼Œè…èš€ï¼Œè†¨èƒ€ï¼Œsobelè¾¹ç¼˜æ£€æµ‹ï¼Œæ°´å¹³æŠ•å½±å’Œå‚ç›´æŠ•å½±ç­‰",
        "src": "https://github.com/fivexxxxx/image_processing/archive/refs/heads/master.zip",
        "stars": "32",
        "updated": "on Mar 17, 2023"
    },
    {
        "info": "Single Cycle RISC MIPS Processor",
        "src": "https://github.com/sudhamshu091/Single-Cycle-Risc-Processor-32-bit-Verilog/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Sep 17, 2021"
    },
    {
        "info": "MERA-400 in an FPGA",
        "src": "https://github.com/jakubfi/mera400f/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on May 15, 2018"
    },
    {
        "info": "OpenGL-like graphics pipeline on a Xilinx FPGA",
        "src": "https://github.com/lzw545/opengg/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Dec 14, 2010"
    },
    {
        "info": "A place to keep my synthesizable verilog examples.",
        "src": "https://github.com/JeffDeCola/my-verilog-examples/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Jul 10, 2023"
    },
    {
        "info": "OpenHT FPGA design",
        "src": "https://github.com/M17-Project/OpenHT-fpga/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Jun 24"
    },
    {
        "info": "JTAG Test Access Port (TAP)",
        "src": "https://github.com/freecores/jtag/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Hardware accelerator for convolutional neural networks",
        "src": "https://github.com/8krisv/CNN-ACCELERATOR/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Aug 9, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/embmicro/book-examples/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on Mar 9, 2017"
    },
    {
        "info": "We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.",
        "src": "https://github.com/sh-vlad/FPGA_rtime_HDR_video/archive/refs/heads/master.zip",
        "stars": "31",
        "updated": "on May 18, 2019"
    },
    {
        "info": "Orignal code/dev history for Menshen paper (NSDI 2022), see",
        "src": "https://github.com/Winters123/FastRMT/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Apr 26, 2022"
    },
    {
        "info": "Architecting and Building High Speed SoCs, published by Packt",
        "src": "https://github.com/PacktPublishing/Architecting-and-Building-High-Speed-SoCs/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jan 18, 2023"
    },
    {
        "info": "FPGA based PDP-8/i clone in verilog. Includes several TSS/8 sources and utiltities to build from source",
        "src": "https://github.com/lisper/cpus-pdp8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jan 2, 2016"
    },
    {
        "info": "32 bit RISC-V CPU implementation in Verilog",
        "src": "https://github.com/emilbiju/emil-risc-v/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Feb 9, 2022"
    },
    {
        "info": "ã€ä¾‹ç¨‹ã€‘å›½äº§é«˜äº‘FPGA å¼€å‘æ¿åŠå…¶å·¥ç¨‹",
        "src": "https://github.com/BigPig-Bro/Gowin/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Oct 1"
    },
    {
        "info": "å¼‚æ­¥FIFOçš„å†…éƒ¨å®ç°",
        "src": "https://github.com/zhangkunming0216/FIFO_-asynchronous/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 26, 2018"
    },
    {
        "info": "Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator",
        "src": "https://github.com/ika-musume/BubbleDrive8/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Aug 4"
    },
    {
        "info": "",
        "src": "https://github.com/jeshraghian/snn-accelerator/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Jun 8, 2022"
    },
    {
        "info": "VexRiscv-SMP integration test with LiteX.",
        "src": "https://github.com/enjoy-digital/litex_vexriscv_smp_test/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Nov 16, 2020"
    },
    {
        "info": "Ethernet MAC 10/100 Mbps",
        "src": "https://github.com/ultraembedded/core_enet/archive/refs/heads/master.zip",
        "stars": "24",
        "updated": "on Oct 31, 2021"
    },
    {
        "info": "A simple regex library for V",
        "src": "https://github.com/shellbear/v-regex/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Sep 30, 2019"
    },
    {
        "info": "Design real-time image processing, object recognition and PID control for Autonomous Drone.",
        "src": "https://github.com/ISKU/Autonomous-Drone-Design/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Nov 26, 2017"
    },
    {
        "info": "This is a practice of verilog coding",
        "src": "https://github.com/M-HHH/HDLBits_Practice_verilog/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jul 10, 2019"
    },
    {
        "info": "Single Long Short Term Memory (LSTM) cell : Verilog Implementation",
        "src": "https://github.com/ahirsharan/LSTM/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on May 20, 2020"
    },
    {
        "info": "Conway's Game of Life in FPGA",
        "src": "https://github.com/hrvach/Life_MiSTer/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Apr 30, 2020"
    },
    {
        "info": "TangMega-138K-example project",
        "src": "https://github.com/sipeed/TangMega-138K-example/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "10 days ago"
    },
    {
        "info": "Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.",
        "src": "https://github.com/ronitrex/ARMLEG/archive/refs/heads/master.zip",
        "stars": "30",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices",
        "src": "https://github.com/SanjayRai/PCIE_AXI_BRIDGE/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 25, 2016"
    },
    {
        "info": "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.",
        "src": "https://github.com/tritechpw/Make-FPGA/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Apr 1, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/FPGA-Networking/HyperParser/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "DDR3 function verification environment in UVM",
        "src": "https://github.com/praveenkhemalapure/DDR3-controller-verification/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "Bilinear interpolation realizes image scaling based on FPGA",
        "src": "https://github.com/echoPinkApple/bilinear/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 11, 2020"
    },
    {
        "info": "An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",
        "src": "https://github.com/OldRepoPreservation/mpeg2fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 24, 2019"
    },
    {
        "info": "32-bit RISC processor",
        "src": "https://github.com/jbush001/RISC-Processor/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 7, 2019"
    },
    {
        "info": "Barerbones OSX based Verilog simulation toolchain.",
        "src": "https://github.com/kehribar/verilog-osx/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 1, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/tishi43/h264_decoder/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 19, 2021"
    },
    {
        "info": "The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configâ€¦",
        "src": "https://github.com/jefflieu/recon/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 31, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/riscveval/Rocket-Chip/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 27, 2017"
    },
    {
        "info": "ä½¿ç”¨å›½äº§FPGAå‚å•†å®‰è·¯å…¬å¸çš„å¼€å‘æ¿åšçš„ä¸€æ¬¾åŸºäºFPGAçš„æ™ºèƒ½å¯¼ç›²æ–ç³»ç»Ÿã€‚åˆ©ç”¨ç™¾åº¦LBSå¼€æ”¾å¹³å°åšåˆ°è‡ªä¸»å¯¼èˆªï¼Œä¸Arduinoäº’è”å®ç°PIDç®—æ³•ï¼Œæ‘„åƒå¤´è¯†åˆ«çº¢ç»¿ç¯ï¼Œè¶…å£°æ³¢è‡ªä¸»é¿éšœï¼Œè¯­éŸ³è¯†åˆ«ï¼Œä¸€é”®æ‹¨æ‰“ç´§æ€¥è”ç³»äººç­‰ç­‰",
        "src": "https://github.com/yuezhao1/ANLU_fpga/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 28, 2019"
    },
    {
        "info": "IEEE 802.16 OFDM-based transceiver system",
        "src": "https://github.com/phthinh/OFDM_802_16/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 21, 2019"
    },
    {
        "info": "åŒæµå¤§å­¦æ•°å­—é€»è¾‘ç»¼åˆä½œä¸š",
        "src": "https://github.com/ZhengBryan/FPGA-FigureRecognition/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jan 12"
    },
    {
        "info": "my UVM training projects",
        "src": "https://github.com/amamory-verification/uvm-basics/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Mar 14, 2019"
    },
    {
        "info": "LIS Network-on-Chip Implementation",
        "src": "https://github.com/TUM-LIS/lisnoc/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Aug 29, 2016"
    },
    {
        "info": "i2s core, with support for both transmit and receive",
        "src": "https://github.com/skristiansson/i2s/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on May 24, 2018"
    },
    {
        "info": "ğŸ’» A 5-stage pipeline MIPS CPU implementation in Verilog.",
        "src": "https://github.com/skyzh/mips-cpu/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Jul 5, 2020"
    },
    {
        "info": "Ethernet MAC for the Digilent Nexys 4 DDR FPGA.",
        "src": "https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Aug 21, 2018"
    },
    {
        "info": "Verilog code for C128 custom chips",
        "src": "https://github.com/jgrip/c128-verilog/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Mar 25"
    },
    {
        "info": "Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Elecâ€¦",
        "src": "https://github.com/KorotkiyEugene/digital_lab/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "on Nov 18, 2019"
    },
    {
        "info": "Design and documentation for a very simple 4-bit processor named NibbleBuddy and its assembler.",
        "src": "https://github.com/aofarmakis/Nibbling-bits/archive/refs/heads/master.zip",
        "stars": "29",
        "updated": "13 days ago"
    },
    {
        "info": "Modular Multi-ported SRAM-based Memory",
        "src": "https://github.com/AmeerAbdelhadi/Multiported-RAM/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 8"
    },
    {
        "info": "Hackaday Supercon 2019 Logic Noise Badge Workshop",
        "src": "https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2019"
    },
    {
        "info": "An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization",
        "src": "https://github.com/scale-lab/BLASYS/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 13, 2023"
    },
    {
        "info": "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog",
        "src": "https://github.com/jonlwowski012/OV7670_NEXYS4_Verilog/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 20, 2018"
    },
    {
        "info": "Advanced encryption standard implementation in verilog.",
        "src": "https://github.com/ahegazy/aes/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Oct 2, 2022"
    },
    {
        "info": "Example designs for the Spartan7 \"S7 Mini\" FPGA board",
        "src": "https://github.com/blackmesalabs/s7_mini_fpga/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 26, 2019"
    },
    {
        "info": "åŒ—äº¬å¤§å­¦æ•°å­—é›†æˆç”µè·¯è®¾è®¡è¯¾ç¨‹ä½œä¸šâ€”FPGAè®¾è®¡ã€Assignment of digital integrated circuit design course of Peking Universityã€‘",
        "src": "https://github.com/JackHCC/Digital-Integrated-Circuit-Design/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jan 1, 2022"
    },
    {
        "info": "AX301",
        "src": "https://github.com/alinxalinx/AX301/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 31, 2018"
    },
    {
        "info": "An FPGA/PCI Device Reference Platform",
        "src": "https://github.com/defparam/PCI2Nano-PCB/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Dec 10, 2020"
    },
    {
        "info": "VGA1306 (VGA-out for DIY Arduboys implemented on an FPGA!)",
        "src": "https://github.com/uXeBoy/VGA1306/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 19, 2021"
    },
    {
        "info": "Transient Array Radio Telescope",
        "src": "https://github.com/tmolteno/TART/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Nov 2"
    },
    {
        "info": "My own version of the",
        "src": "https://github.com/Godzil/gameduino/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Mar 4, 2019"
    },
    {
        "info": "A 32-bit MIPS processor used Altera Quartus II with Verilog.",
        "src": "https://github.com/sevvalmehder/32-bit-MIPS-Processor/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Sep 20, 2018"
    },
    {
        "info": "UPduino",
        "src": "https://github.com/tinyvision-ai-inc/UPduino-v2.1/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Mar 30, 2020"
    },
    {
        "info": "Amstrad CPC 6128 for MiSTer",
        "src": "https://github.com/MiSTer-devel/Amstrad_MiSTer/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Apr 22"
    },
    {
        "info": "xkDLAï¼šXinKai Deep Learning Accelerator (RTL)",
        "src": "https://github.com/openasic-org/xkDLA/archive/refs/heads/master.zip",
        "stars": "26",
        "updated": "on Jan 15"
    },
    {
        "info": "ğŸ’» Build own computer by fpga.",
        "src": "https://github.com/buhe/bugu-computer/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jun 9, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/MiSTer-devel/MemTest_MiSTer/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Apr 1, 2023"
    },
    {
        "info": "A simple 8bit CPU.",
        "src": "https://github.com/supratimdas/NoobsCpu-8bit/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "14 days ago"
    },
    {
        "info": "An open source hardware engine for Open vSwitch on FPGA",
        "src": "https://github.com/sora/ovs-hw/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Dec 8, 2012"
    },
    {
        "info": "FPGA-based PCB to control a YM2610 sound synthesis chip.",
        "src": "https://github.com/dan-rodrigues/ym2610-pcb/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 27, 2021"
    },
    {
        "info": "Implementation of JESD204B Transport Layer & part of Data Link Layer",
        "src": "https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to repâ€¦",
        "src": "https://github.com/DOUDIU/Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 11"
    },
    {
        "info": "Devotes to open source FPGA",
        "src": "https://github.com/NingHeChuan/Open-FPGA/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on May 9, 2020"
    },
    {
        "info": "Notary: A Device for Secure Transaction Approval ğŸ“Ÿ",
        "src": "https://github.com/anishathalye/notary/archive/refs/heads/master.zip",
        "stars": "28",
        "updated": "on Jun 10, 2023"
    },
    {
        "info": "EE 287 2012 Fall",
        "src": "https://github.com/vlsi1217/ASIC/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 11, 2013"
    },
    {
        "info": "Verilog re-implementation of the famous CAPCOM arcade game",
        "src": "https://github.com/fredrequin/fpga_1943/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 25, 2019"
    },
    {
        "info": "fpgaè·‘sobelè¯†åˆ«ç®—æ³•",
        "src": "https://github.com/xiesicong/fpga_sobel_ov5640_hdmi/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "A extremely size-optimized RV32I soft processor for FPGA.",
        "src": "https://github.com/rgwan/bapi-rv32i/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "A self-hosting Forth for J1-style CPUs",
        "src": "https://github.com/bradleyeckert/chad/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Sep 2, 2023"
    },
    {
        "info": "Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme",
        "src": "https://github.com/acmert/kyber-polmul-hw/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 20, 2022"
    },
    {
        "info": "DDR3 function verification environment in UVM",
        "src": "https://github.com/praveenkhemalapure/DDR3-controller-verification/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "Bilinear interpolation realizes image scaling based on FPGA",
        "src": "https://github.com/echoPinkApple/bilinear/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 11, 2020"
    },
    {
        "info": "An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",
        "src": "https://github.com/OldRepoPreservation/mpeg2fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 24, 2019"
    },
    {
        "info": "32-bit RISC processor",
        "src": "https://github.com/jbush001/RISC-Processor/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 7, 2019"
    },
    {
        "info": "Collection of scripts and how-to for hacking embedded devices",
        "src": "https://github.com/kxynos/embedded_hacking/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 23"
    },
    {
        "info": "FPGA-ĞšĞ¾Ğ½ÑÑ‚Ñ€ÑƒĞºÑ‚Ğ¾Ñ€ Ğ´Ğ»Ñ ÑĞ±Ğ¾Ñ€ĞºĞ¸ ÑĞ²Ğ¼ Ğ”Ğ’Ğš Ğ¸ Ğ­Ğ»ĞµĞºÑ‚Ñ€Ğ¾Ğ½Ğ¸ĞºĞ°-60",
        "src": "https://github.com/forth32/dvk-fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "5 days ago"
    },
    {
        "info": "Pipelined RISC-V CPU",
        "src": "https://github.com/bzeeno/riscv-cpu/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 9, 2021"
    },
    {
        "info": "Barerbones OSX based Verilog simulation toolchain.",
        "src": "https://github.com/kehribar/verilog-osx/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 1, 2020"
    },
    {
        "info": "The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configâ€¦",
        "src": "https://github.com/jefflieu/recon/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 31, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/riscveval/Rocket-Chip/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 27, 2017"
    },
    {
        "info": "Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer",
        "src": "https://github.com/ChrisPVille/mig_example/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jun 7, 2022"
    },
    {
        "info": "Reference HDL code for the MATRIX Creator's Spartan 6 FPGA",
        "src": "https://github.com/matrix-io/matrix-creator-fpga/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 15, 2020"
    },
    {
        "info": "Centaur, a framework for hybrid CPU-FPGA databases",
        "src": "https://github.com/fpgasystems/Centaur/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on May 2, 2017"
    },
    {
        "info": "Implementation of RSA algorithm on FPGA using Verilog",
        "src": "https://github.com/HeerAmbavi/RSAonVerilog/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Aug 1, 2018"
    },
    {
        "info": "A pipeline CPU in Verilog for the Y86 instruction set.",
        "src": "https://github.com/Archstacker/Y86-CPU/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Dec 18, 2014"
    },
    {
        "info": "Verilog implementation of PAL, NTSC and SECAM color encoding",
        "src": "https://github.com/Slamy/fpga-composite-video/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Jan 30"
    },
    {
        "info": "",
        "src": "https://github.com/Saanlima/Pepino/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on May 3, 2020"
    },
    {
        "info": "FPGA250 aboard the eFabless Caravel",
        "src": "https://github.com/ucb-cs250/caravel_fpga250/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Dec 22, 2020"
    },
    {
        "info": "Reindeer Soft CPU for Step CYC10 FPGA board",
        "src": "https://github.com/PulseRain/Reindeer_Step/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Dec 2, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/aselker/gameboy-sound-chip/archive/refs/heads/master.zip",
        "stars": "27",
        "updated": "on Dec 12, 2018"
    },
    {
        "info": "Conway's life game in V",
        "src": "https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 26, 2019"
    },
    {
        "info": "A SoC for DOOM",
        "src": "https://github.com/Wren6991/DOOMSoC/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 11, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Cisco-Talos/badgerboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 8"
    },
    {
        "info": "",
        "src": "https://github.com/trung-pham-dinh/CNN-on-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 6, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/wanderingnail/AXI_DMA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 18, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/pengyuzhang/FreeRider/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Sep 28, 2017"
    },
    {
        "info": "Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project",
        "src": "https://github.com/nitheeshkm/sigmoid_tanh_verilog/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "CNN implementation based FPGA",
        "src": "https://github.com/fanbinqi/CNN-Based-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 8, 2019"
    },
    {
        "info": "Verilog module to communicate with the FT245 interface of an FTDI FT2232H",
        "src": "https://github.com/6thimage/FT245_interface/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 14, 2020"
    },
    {
        "info": "Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversiÃ³n a PS/2.",
        "src": "https://github.com/TheSonders/USBKeyboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Feb 26, 2022"
    },
    {
        "info": "Overall multi-core SIMD microarchitecture",
        "src": "https://github.com/MatrixAINetwork/SIMD-architecture/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 15, 2017"
    },
    {
        "info": "An 8 input interrupt controller written in Verilog.",
        "src": "https://github.com/adibis/Interrupt_Controller/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Mar 22, 2012"
    },
    {
        "info": "FPGA program :VGA-GAME",
        "src": "https://github.com/BlusLiu/Flappy-Bird/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Nov 15, 2018"
    },
    {
        "info": "This is a Verilog module to interface with WS2812-based LED strips.",
        "src": "https://github.com/dhrosa/ws2812-verilog/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Sep 9, 2019"
    },
    {
        "info": "â„ï¸ ğŸŒŸ Workshops with Icestudio and the IceZUM Alhambra board",
        "src": "https://github.com/FPGAwars/workshops/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Jan 16, 2022"
    },
    {
        "info": "IP Cores that can be used within Vivado",
        "src": "https://github.com/CospanDesign/vivado-ip-cores/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on May 18, 2021"
    },
    {
        "info": "2017ç§‹å­£å­¦æœŸè®¡ç»„å®éªŒï¼Œå«54æ¡å•å‘¨æœŸCPU",
        "src": "https://github.com/TaihouDaisuki/Tongji-Computer_Organization/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Dec 3, 2018"
    },
    {
        "info": "cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library",
        "src": "https://github.com/ucdrstdenis/cdsAsync/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 10, 2019"
    },
    {
        "info": "Student project for using audio on the DE2-115 FPGA development board.",
        "src": "https://github.com/Reenforcements/VerilogDE2115AudioFilters/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Apr 28, 2018"
    },
    {
        "info": "'PERIDOT' - Simple & Compact FPGA board",
        "src": "https://github.com/osafune/peridot/archive/refs/heads/master.zip",
        "stars": "25",
        "updated": "on Aug 4, 2016"
    },
    {
        "info": "Code for paper entitled \"Low Cost FPGA based Implementation of a DRFM System\"",
        "src": "https://github.com/mesarcik/DRFM/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 10, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/grokthis/ucisc/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Sep 10, 2022"
    },
    {
        "info": "Digital Design Labs",
        "src": "https://github.com/MIPSfpga/digital-design-lab-manual/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 21, 2018"
    },
    {
        "info": "Reference Hardware Implementations of Bit Extract/Deposit Instructions",
        "src": "https://github.com/cliffordwolf/bextdep/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Oct 31, 2017"
    },
    {
        "info": "Quad cluster of RISC-V cores with peripherals and local memory",
        "src": "https://github.com/mballance/clusterv-soc/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Feb 3, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/barryZZJ/Hardware_Design/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Jan 6, 2021"
    },
    {
        "info": "ä¸ƒè·¯å›¾åƒåœ¨FPGAä¸­å®ç°æ‹¼æ¥ï¼Œä»£ç ä¼šä¸æ–­æ·»åŠ è¿›æ¥ã€‚",
        "src": "https://github.com/mhhai/ImageStitchBasedOnFPGA/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Aug 17, 2021"
    },
    {
        "info": "This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length â€¦",
        "src": "https://github.com/winsonbook/Reed-Solomon-/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 17, 2019"
    },
    {
        "info": "MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.",
        "src": "https://github.com/silverfoxy/MIPS-Verilog/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Oct 3, 2018"
    },
    {
        "info": "An Open Source Link Protocol and Controller",
        "src": "https://github.com/SLink-Protocol/S-Link/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Aug 1, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Gourav0486/AES-Core-engine-/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Feb 27, 2021"
    },
    {
        "info": "NVDLA small config implementation on Zynq ZCU104 (evaluation)",
        "src": "https://github.com/isuckatdrifting/Zeus/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Mar 25, 2019"
    },
    {
        "info": "ä¸€ä¸ªä¸ºè§£å†³gdouæ‰€æœ‰åŒå­¦ä»¬è¯¾è®¾é—®é¢˜çš„ä»“åº“ï¼Œç‚¹ç‚¹starè°¢è°¢å–µğŸ¥°",
        "src": "https://github.com/QingXia-Ela/gdou-curriculum-design-collect/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Oct 14"
    },
    {
        "info": "Raiden project",
        "src": "https://github.com/IBM/raiden/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Nov 7, 2021"
    },
    {
        "info": "Hardware abstraction library",
        "src": "https://github.com/siliconcompiler/lambdalib/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "11 days ago"
    },
    {
        "info": "A Verilog implementation of a processor cache.",
        "src": "https://github.com/zebmehring/Processor-Cache/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Dec 29, 2017"
    },
    {
        "info": "Verilog network module. Models network traffic from pcap to AXI-Stream",
        "src": "https://github.com/lucasbrasilino/net2axis/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Apr 24, 2021"
    },
    {
        "info": "Pipelined MIPS CPUï¼ˆcourse assignment for BUAA-Computer-Organizationï¼‰",
        "src": "https://github.com/roife/BUAA-CO/archive/refs/heads/master.zip",
        "stars": "23",
        "updated": "on Feb 5, 2022"
    },
    {
        "info": "8086 / 80286 PC compatible computer board with FPGA",
        "src": "https://github.com/b-dmitry1/fpga286r2/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Nov 11"
    },
    {
        "info": "a simple riscv cpu",
        "src": "https://github.com/yang-le/riscv_cpu/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Dec 2, 2022"
    },
    {
        "info": "Simple test fpga bitcoin miner",
        "src": "https://github.com/kmod/bitcoin_mining/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 2, 2020"
    },
    {
        "info": "DDR3 function verification environment in UVM",
        "src": "https://github.com/praveenkhemalapure/DDR3-controller-verification/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "Bilinear interpolation realizes image scaling based on FPGA",
        "src": "https://github.com/echoPinkApple/bilinear/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 11, 2020"
    },
    {
        "info": "An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",
        "src": "https://github.com/OldRepoPreservation/mpeg2fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 24, 2019"
    },
    {
        "info": "32-bit RISC processor",
        "src": "https://github.com/jbush001/RISC-Processor/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 7, 2019"
    },
    {
        "info": "Collection of scripts and how-to for hacking embedded devices",
        "src": "https://github.com/kxynos/embedded_hacking/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 23"
    },
    {
        "info": "FPGA-ĞšĞ¾Ğ½ÑÑ‚Ñ€ÑƒĞºÑ‚Ğ¾Ñ€ Ğ´Ğ»Ñ ÑĞ±Ğ¾Ñ€ĞºĞ¸ ÑĞ²Ğ¼ Ğ”Ğ’Ğš Ğ¸ Ğ­Ğ»ĞµĞºÑ‚Ñ€Ğ¾Ğ½Ğ¸ĞºĞ°-60",
        "src": "https://github.com/forth32/dvk-fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "5 days ago"
    },
    {
        "info": "Pipelined RISC-V CPU",
        "src": "https://github.com/bzeeno/riscv-cpu/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 9, 2021"
    },
    {
        "info": "verilog tutorials for iCE40HX8K Breakout Board",
        "src": "https://github.com/peepo/verilog_tutorials_BB/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Mar 2, 2016"
    },
    {
        "info": "Barerbones OSX based Verilog simulation toolchain.",
        "src": "https://github.com/kehribar/verilog-osx/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Nov 1, 2020"
    },
    {
        "info": "8086 / 80286 PC compatible computer board with FPGA",
        "src": "https://github.com/b-dmitry1/fpga286r2/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Nov 11"
    },
    {
        "info": "a simple riscv cpu",
        "src": "https://github.com/yang-le/riscv_cpu/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Dec 2, 2022"
    },
    {
        "info": "HITSZ 2020æ˜¥ è®¡ç®—æœºè®¾è®¡ä¸å®è·µè¯¾ç¨‹ï¼Œå®ç°åŸºäº miniRV-1 çš„å•å‘¨æœŸå’Œæµæ°´çº¿CPU",
        "src": "https://github.com/xyfJASON/hitsz-minirv-1/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 23, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Xilinx/pcie_qdma_ats_example/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 28, 2021"
    },
    {
        "info": "FPGA Sound Blaster over LPC bus experiments",
        "src": "https://github.com/nukeykt/LPC-Sound-Blaster/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Dec 3, 2023"
    },
    {
        "info": "ä¸­å›½ç§‘å­¦é™¢å¤§å­¦é«˜çº§è®¡ç®—æœºä½“ç³»ç»“æ„è¯¾ç¨‹ä½œä¸šï¼šä½¿ç”¨OpenROAD-flowå®ŒæˆRTLåˆ°GDSå…¨æµç¨‹",
        "src": "https://github.com/nicolaswilde/UCAS-Advanced-Computer-Architecture-OpenROAD-flow/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 30, 2020"
    },
    {
        "info": "Hardware implementation of ORAM",
        "src": "https://github.com/ascend-secure-processor/oram/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 12, 2017"
    },
    {
        "info": "Extremely basic CortexM0 SoC based on ARM DesignStart Eval",
        "src": "https://github.com/siorpaes/BareBonesCortexM0/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Oct 8, 2018"
    },
    {
        "info": "Benchmarks for Yosys development",
        "src": "https://github.com/YosysHQ/yosys-bench/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Feb 17, 2020"
    },
    {
        "info": "ç´€éŒ„ä¸€ä¸‹è‡ªå·±å¯«éçš„æ‰€æœ‰Lab",
        "src": "https://github.com/NCTUTHEBEST/ICLAB_2023_FALL/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 18"
    },
    {
        "info": "JuJuDensets / Toki MiSTer core",
        "src": "https://github.com/vertrex/Arcade-JujuDensetsu_MiSTer/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6"
    },
    {
        "info": "",
        "src": "https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "FPGA based motion controller for RepRap style 3D printers",
        "src": "https://github.com/sevikkk/VP2motion/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6, 2013"
    },
    {
        "info": "Loam system models",
        "src": "https://github.com/phanrahan/loam/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Dec 30, 2019"
    },
    {
        "info": "Exploring the Ed25519 (FPGA) design space.",
        "src": "https://github.com/dqi/ed25519_fpga/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 23, 2017"
    },
    {
        "info": "Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring",
        "src": "https://github.com/02stevenyang850527/CVSD/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Sep 19, 2018"
    },
    {
        "info": "Cycle accurate MC6502 compatible processor in Verilog.",
        "src": "https://github.com/toyoshim/mc6502/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Oct 11, 2021"
    },
    {
        "info": "Solutions to HDLBits Verilog Problem Set",
        "src": "https://github.com/Adrofier/HDLBits-Verilog-Solutions/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "AHB-APB Bridge RTL Design",
        "src": "https://github.com/raiyyanfaisal09/AHB_APB-RTL/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 19, 2018"
    },
    {
        "info": "collaboration on work in progress",
        "src": "https://github.com/peterlefanulumsdaine/Oberwolfach-explorations/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Mar 4, 2011"
    },
    {
        "info": "å¤šæ ¸å¤„ç†å™¨ ;ring network , four core, shared space memory ,directory-based cache coherency",
        "src": "https://github.com/zhaishaomin/ring_network-based-multicore-/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 28, 2016"
    },
    {
        "info": "A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.",
        "src": "https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2023"
    },
    {
        "info": "A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.",
        "src": "https://github.com/nblintao/Computer-Architecture/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 12, 2015"
    },
    {
        "info": "To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA plaâ€¦",
        "src": "https://github.com/abdelazeem201/Introduction-to-System-on-Chip-Design-Online-Course/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 24, 2020"
    },
    {
        "info": "CORDIC-SNN, followed with \"Unsupervised learning of digital recognition using STDP\" published in 2015, frontiers",
        "src": "https://github.com/doitdodo/FPGA_Spiking_NN/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Feb 9, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/skycrapers/AM-Lib/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 2, 2023"
    },
    {
        "info": "CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys",
        "src": "https://github.com/cr1901/spi_tb/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on May 20, 2020"
    },
    {
        "info": "QuSoC demo projects and template",
        "src": "https://github.com/EvgenyMuryshkin/qusoc/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 2"
    },
    {
        "info": "The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predeâ€¦",
        "src": "https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 6, 2018"
    },
    {
        "info": "NN on FPGA",
        "src": "https://github.com/roboticslab-uc3m/fpga-nn/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 10, 2017"
    },
    {
        "info": "Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3",
        "src": "https://github.com/ikotler/pinky8bitcpu/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Oct 14, 2018"
    },
    {
        "info": "Final Project for my course in Advanced Verification with SystemVerilog OOP",
        "src": "https://github.com/jessepalomera/10G_EthernetMAC_SystemVerilog_OOP/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 17, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/uw-x/lora-modulator/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Apr 4, 2023"
    },
    {
        "info": "é‡åº†å¤§å­¦è®¡ç»„ï¼ˆç¡¬ç»¼ï¼‰æ‹“å±•å®éªŒï¼›",
        "src": "https://github.com/TheRainstorm/CO_ext_lab-CQU/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Nov 25, 2020"
    },
    {
        "info": "RISC-V Rocket on the Digilent Zybo Board",
        "src": "https://github.com/pkorolov/zynq-fpga/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Aug 6, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/aelog134256/iclab2024fall/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "29 days ago"
    },
    {
        "info": "My solution to the problem set on HDLBits.",
        "src": "https://github.com/y-C-x/HDLBits_Solution/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Aug 6, 2020"
    },
    {
        "info": "Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C mâ€¦",
        "src": "https://github.com/visky2096/AHB-to-I2C/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Feb 25, 2019"
    },
    {
        "info": "Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.",
        "src": "https://github.com/Cognoscan/VerilogCogs/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jun 7, 2015"
    },
    {
        "info": "Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board",
        "src": "https://github.com/AngeloJacobo/ULX3S_FPGA_Camera_Streaming/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Nov 17, 2021"
    },
    {
        "info": "A simple 8 bit UART implementation in Verilog, with tests and timing diagrams",
        "src": "https://github.com/TimRudy/uart-verilog/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 28, 2023"
    },
    {
        "info": "Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorâ€¦",
        "src": "https://github.com/viralgokani/8PointDCT_Verilog/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 5, 2015"
    },
    {
        "info": "Reconfigurable Computing Lab, DESE, Indian Institiute of Science",
        "src": "https://github.com/RClabiisc/I2SRV64-SS-v1/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 22"
    },
    {
        "info": "Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.",
        "src": "https://github.com/DiabloBlood/single-cycle-MIPS-CPU/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Feb 14, 2021"
    },
    {
        "info": "MMC (and derivative standards) host controller",
        "src": "https://github.com/ultraembedded/core_mmc/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Sep 14, 2020"
    },
    {
        "info": "The first version of TritonPart",
        "src": "https://github.com/ABKGroup/TritonPart/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 2"
    },
    {
        "info": "åä¸­ç§‘æŠ€å¤§å­¦è®¡ç®—æœº15çº§è®¡ç®—æœºç»„æˆåŸç†è¯¾ç¨‹è®¾è®¡ï¼Œåˆ†åˆ«ç”¨logisimå’ŒVerilogå®ç°ç®€å•CPU",
        "src": "https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Oct 14, 2018"
    },
    {
        "info": "æœ¬å·¥å…·ç”¨äºè‡ªåŠ¨ç”Ÿæˆä¸€ä¸ªWallace Treeç®—æ³•VerilogHDLä»£ç å®ä¾‹ï¼Œå¹¶é™„å¸¦äº†ä¸€äº›é…å¥—çš„å·¥å…·å’Œä¸€ä¸ªå®Œæ•´çš„VerilogHDLæè¿°çš„ä¹˜æ³•å™¨ã€‚",
        "src": "https://github.com/sjj-star/automatically-generate-Wallace-Tree-VerilogHDL-code/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 1, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/jamesrivas/FPGA_Stereo_Depth_Map/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 14, 2014"
    },
    {
        "info": "This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times â€¦",
        "src": "https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 4, 2019"
    },
    {
        "info": "Recursive unified ORAM",
        "src": "https://github.com/kwonalbert/oram/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Sep 23, 2015"
    },
    {
        "info": "The implemention & test code for xilinx fft ip core(v 9.0), standard AIX4, for future reference",
        "src": "https://github.com/A-suozhang/FFT-xilinx-ipcore/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 14, 2019"
    },
    {
        "info": "An introduction to integrated circuit design with Verilog and the Papilio Pro development board.",
        "src": "https://github.com/defano/digital-design/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 9, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/Enter-tainer/simplerv/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 23, 2023"
    },
    {
        "info": "SJTU Computer Architecture(1) Hw",
        "src": "https://github.com/kzoacn/RISCV-CPU/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jan 12, 2018"
    },
    {
        "info": "å¤§äºŒä¸Šå­¦æœŸ--è®¡ç®—æœºç»„æˆä¸è®¾è®¡(PH)--å®éªŒ",
        "src": "https://github.com/NorbertZheng/PH-Experiment/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Apr 23, 2019"
    },
    {
        "info": "\"Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS\"",
        "src": "https://github.com/OrsuVenkataKrishnaiah1235/RTL-Coding/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 13, 2023"
    },
    {
        "info": "Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.",
        "src": "https://github.com/addisonElliott/SCIC/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Nov 29, 2018"
    },
    {
        "info": "Misc iCE40 specific cores",
        "src": "https://github.com/no2fpga/no2ice40/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 13, 2023"
    },
    {
        "info": "Hardware Accelerated Read Until",
        "src": "https://github.com/beebdev/HARU/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Mar 18, 2023"
    },
    {
        "info": "Algorithmic C Machine Learning Library",
        "src": "https://github.com/hlslibs/ac_ml/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "3 days ago"
    },
    {
        "info": "SDIO Device Verilog Core",
        "src": "https://github.com/CospanDesign/nysa-sdio-device/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 25, 2018"
    },
    {
        "info": "Simple test fpga bitcoin miner",
        "src": "https://github.com/kmod/bitcoin_mining/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on May 2, 2020"
    },
    {
        "info": "DDR3 function verification environment in UVM",
        "src": "https://github.com/praveenkhemalapure/DDR3-controller-verification/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 1, 2018"
    },
    {
        "info": "Bilinear interpolation realizes image scaling based on FPGA",
        "src": "https://github.com/echoPinkApple/bilinear/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jul 11, 2020"
    },
    {
        "info": "An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.",
        "src": "https://github.com/OldRepoPreservation/mpeg2fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Apr 24, 2019"
    },
    {
        "info": "32-bit RISC processor",
        "src": "https://github.com/jbush001/RISC-Processor/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jan 7, 2019"
    },
    {
        "info": "Collection of scripts and how-to for hacking embedded devices",
        "src": "https://github.com/kxynos/embedded_hacking/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 23"
    },
    {
        "info": "FPGA-ĞšĞ¾Ğ½ÑÑ‚Ñ€ÑƒĞºÑ‚Ğ¾Ñ€ Ğ´Ğ»Ñ ÑĞ±Ğ¾Ñ€ĞºĞ¸ ÑĞ²Ğ¼ Ğ”Ğ’Ğš Ğ¸ Ğ­Ğ»ĞµĞºÑ‚Ñ€Ğ¾Ğ½Ğ¸ĞºĞ°-60",
        "src": "https://github.com/forth32/dvk-fpga/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "5 days ago"
    },
    {
        "info": "Pipelined RISC-V CPU",
        "src": "https://github.com/bzeeno/riscv-cpu/archive/refs/heads/master.zip",
        "stars": "22",
        "updated": "on Jun 9, 2021"
    },
    {
        "info": "[DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs",
        "src": "https://github.com/zlinaf/PowerGear/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 15, 2022"
    },
    {
        "info": "A basic verilog driver for the TM1638 LED and key matrix chip",
        "src": "https://github.com/alangarf/tm1638-verilog/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 22, 2017"
    },
    {
        "info": "HDMI with Verilog and an FPGA.",
        "src": "https://github.com/dominic-meads/HDMI_FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Sep 12, 2023"
    },
    {
        "info": "ã€ä¾‹ç¨‹ã€‘ç®€å•çš„FPGAå…¥é—¨é¡¹ç›® é€‚ç”¨äºå„ç±»Cyclone å¼€å‘æ¿",
        "src": "https://github.com/BigPig-Bro/Cyclone-IV/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 7, 2023"
    },
    {
        "info": "åŸºäºFPGAçš„äºŒç»´å·ç§¯è¯†åˆ«ä»»åŠ¡",
        "src": "https://github.com/Robin-WZQ/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 29, 2023"
    },
    {
        "info": "C++ and Verilog to implement AES128",
        "src": "https://github.com/nolancon/AES128/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 30, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/srimanthtenneti/Hell_Fire_SoC_Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 20"
    },
    {
        "info": "A ZipCPU demonstration port for the icoboard",
        "src": "https://github.com/ZipCPU/icozip/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 21, 2021"
    },
    {
        "info": "A tiny example of PCM to PDM pipeline on FPGA",
        "src": "https://github.com/kazkojima/pcm2pdm-example/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 16, 2022"
    },
    {
        "info": "Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.",
        "src": "https://github.com/montedalrymple/yrv/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jul 29, 2021"
    },
    {
        "info": "This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multipâ€¦",
        "src": "https://github.com/Xilinx/AlveoLink/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 27, 2023"
    },
    {
        "info": "Build an open source, extremely simple DMA.",
        "src": "https://github.com/2cc2ic/DMA-S2MM-and-MM2S/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Feb 17, 2019"
    },
    {
        "info": "1ã€XY2-100åè®®çš„è§£æï¼›2ã€æŒ¯é•œXã€Yç”µæœºè„‰å†²çš„ç”Ÿæˆï¼›3ã€ç¼–ç å™¨æ•°æ®é‡‡é›†ã€‚",
        "src": "https://github.com/412910609/galvoMC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "Wraps the NVDLA project for Chipyard integration",
        "src": "https://github.com/ucb-bar/nvdla-wrapper/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Mar 11"
    },
    {
        "info": "A implementation of a 32-bit single cycle MIPS processor in Verilog.",
        "src": "https://github.com/diadatp/mips_cpu/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Nov 23, 2020"
    },
    {
        "info": "é‡åº†å¤§å­¦è®¡ç®—æœºå­¦é™¢è®¡ç®—æœºç§‘å­¦ä¸æŠ€æœ¯è¯¾ç¨‹ç›¸å…³æ–‡æ¡£å’Œå®éªŒ",
        "src": "https://github.com/HUXIYIGE/cqu_cs_course/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Mar 3, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/himanshu5-prog/vortexGPU/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 18, 2021"
    },
    {
        "info": "ä½¿ç”¨Verilogè®¾è®¡çš„å¸¦å››èˆäº”å…¥åŠŸèƒ½çš„æµ®ç‚¹åŠ æ³•å™¨",
        "src": "https://github.com/Biinngg/Floating-Point-Addition/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 19, 2011"
    },
    {
        "info": "",
        "src": "https://github.com/dsdnu/zynet/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 10, 2020"
    },
    {
        "info": "PID controller on an FPGA with custom RS232 addressing protocol.",
        "src": "https://github.com/hakan-demirli/PID-FPGA/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Sep 7, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/borti4938/n64rgb_flex/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 19, 2023"
    },
    {
        "info": "Verilog Code for I2C Protocol",
        "src": "https://github.com/Shashi18/I2C-Verilog/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 12, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/antmicro/openssd-nvme/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 10, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Vidhi24-hub/100daysofrtl/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 27"
    },
    {
        "info": "descrypt-ztex-bruteforcer",
        "src": "https://github.com/Gifts/descrypt-ztex-bruteforcer/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jul 24, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/RPG-7/HGA101_GPU/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Dec 21, 2020"
    },
    {
        "info": "A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE18CS2) at PES University.",
        "src": "https://github.com/aditeyabaral/DDCO-Lab-UE18CS207/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 17, 2020"
    },
    {
        "info": "Simple voltage glitcher implementation for the iCEBreaker FPGA board",
        "src": "https://github.com/SySS-Research/icebreaker-glitcher/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 2, 2020"
    },
    {
        "info": "JuJuDensets / Toki MiSTer core",
        "src": "https://github.com/vertrex/Arcade-JujuDensetsu_MiSTer/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 6"
    },
    {
        "info": "",
        "src": "https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 19, 2018"
    },
    {
        "info": "A VerilogHDL MCU Core based ARMv6 Cortex-M0",
        "src": "https://github.com/sunyata000/PODES-M0O/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jan 31, 2020"
    },
    {
        "info": "course design",
        "src": "https://github.com/nqHITSZ/Systolic-Array/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Feb 28, 2018"
    },
    {
        "info": "A repo of basic Verilog/SystemVerilog modules useful in other circuits.",
        "src": "https://github.com/hedgeberg/VerilogCommon/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Nov 18, 2017"
    },
    {
        "info": "A reconfigurable logic circuit made of identical rotatable tiles.",
        "src": "https://github.com/htfab/rotfpga/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Nov 15, 2021"
    },
    {
        "info": "Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3",
        "src": "https://github.com/ikotler/pinky8bitcpu/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Oct 14, 2018"
    },
    {
        "info": "Final Project for my course in Advanced Verification with SystemVerilog OOP",
        "src": "https://github.com/jessepalomera/10G_EthernetMAC_SystemVerilog_OOP/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 17, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/uw-x/lora-modulator/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Apr 4, 2023"
    },
    {
        "info": "é‡åº†å¤§å­¦è®¡ç»„ï¼ˆç¡¬ç»¼ï¼‰æ‹“å±•å®éªŒï¼›",
        "src": "https://github.com/TheRainstorm/CO_ext_lab-CQU/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Nov 25, 2020"
    },
    {
        "info": "RISC-V Rocket on the Digilent Zybo Board",
        "src": "https://github.com/pkorolov/zynq-fpga/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Aug 6, 2014"
    },
    {
        "info": "",
        "src": "https://github.com/aelog134256/iclab2024fall/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "29 days ago"
    },
    {
        "info": "The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predeâ€¦",
        "src": "https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 6, 2018"
    },
    {
        "info": "NN on FPGA",
        "src": "https://github.com/roboticslab-uc3m/fpga-nn/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 10, 2017"
    },
    {
        "info": "Varvara / Uxn core for Analogue Pocket",
        "src": "https://github.com/tsalvo/openfpga-varvara/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Aug 17"
    },
    {
        "info": "A 32 point radix-2 FFT module written in Verilog",
        "src": "https://github.com/AugustinJose1221/FFTx32/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 28, 2020"
    },
    {
        "info": "MulApprox - A comprehensive library of state-of-the-art approximate multipliers",
        "src": "https://github.com/RatkoFri/MulApprox/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jun 27, 2021"
    },
    {
        "info": "Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools",
        "src": "https://github.com/SubProto/icestick-vga-test/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Oct 8, 2016"
    },
    {
        "info": "HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible designâ€¦",
        "src": "https://github.com/RCSL-HKUST/heterosim/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Jul 11, 2016"
    },
    {
        "info": "é€‚ç”¨äºé¾™èŠ¯æ¯å›¢é˜Ÿèµ›å…¥é—¨é€‰æ‰‹çš„åº”æ€¥cacheæ¨¡å—",
        "src": "https://github.com/fluctlight001/Generic-Cache-Module/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 13"
    },
    {
        "info": "This repository contains the verilog code files of Single Cycle RISC-V architecture",
        "src": "https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Dec 5, 2019"
    },
    {
        "info": "OpenMIPSâ€”â€”ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹å¤„ç†å™¨éƒ¨åˆ†",
        "src": "https://github.com/muzilinxi90/OpenMIPS/archive/refs/heads/master.zip",
        "stars": "21",
        "updated": "on Mar 4, 2017"
    },
    {
        "info": "An FPGA-based QOI image compressor and decompressor in Verilog. åŸºäºFPGAçš„QOIå›¾åƒå‹ç¼©å™¨å’Œè§£å‹å™¨ã€‚",
        "src": "https://github.com/WangXuan95/FPGA-QOI/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Sep 18"
    },
    {
        "info": "PDP-1 for MiSTer",
        "src": "https://github.com/MiSTer-devel/PDP1_MiSTer/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jan 1, 2019"
    },
    {
        "info": "pcileech-fpga with modem card emulation (Lucent PCI-SV92EX Soft Modem)",
        "src": "https://github.com/dom0ng/pcileech-modem/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Oct 12"
    },
    {
        "info": "TEE hardware - based on the chipyard repository - hardware to accelerate TEE",
        "src": "https://github.com/uec-hanken/tee-hardware/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Dec 16, 2022"
    },
    {
        "info": "5-stage RISC-V CPU, originally developed for RISCBoy",
        "src": "https://github.com/Wren6991/Hazard5/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jul 1, 2023"
    },
    {
        "info": "MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy",
        "src": "https://github.com/Andrei0105/MIPS-multi-cycle/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jul 3, 2020"
    },
    {
        "info": "SPI flash MITM and emulation (QSPI is a WIP)",
        "src": "https://github.com/jevinskie/litespih4x/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jan 27, 2022"
    },
    {
        "info": "LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models",
        "src": "https://github.com/lydiawunan/LOSTIN/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on May 29, 2022"
    },
    {
        "info": "Interface for exposing raw NAND i/o over UART to enable pc-side modification.",
        "src": "https://github.com/hedgeberg/UART2NAND/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Jan 28, 2018"
    },
    {
        "info": "KISCV, a KISS principle riscv32i CPU",
        "src": "https://github.com/Mr-Bossman/KISC-V/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on Aug 16"
    },
    {
        "info": "Verilog based FPGA Design of SHA256 Simulated on ModelSim",
        "src": "https://github.com/ahmad2smile/SHA256_Verilog/archive/refs/heads/master.zip",
        "stars": "20",
        "updated": "on May 18, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/lnis-uofu/JPEG_LS/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 31, 2022"
    },
    {
        "info": "USB 1.1 Host and Function IP core",
        "src": "https://github.com/freecores/usbhostslave/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and hâ€¦",
        "src": "https://github.com/abdelazeem201/ASIC-implementation-of-AES/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 15, 2021"
    },
    {
        "info": "Demo of how to use",
        "src": "https://github.com/chili-chips-ba/openXC7-TetriSaraj/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Oct 16"
    },
    {
        "info": "å¸®åŠ©HDUerèµ°å‡ºISEçš„é˜´å½±ï¼Œæ‹¥æŠ±Vivado",
        "src": "https://github.com/MZhao-ouo/For_HDU_ISE_Victims/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on May 28, 2022"
    },
    {
        "info": "è½¯ä»¶æ— çº¿ç”µï¼Œä½¿ç”¨FPGAè¿›è¡Œæ­£äº¤è§£è°ƒã€‚",
        "src": "https://github.com/DeamonYang/FPGA_SDR/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Feb 18, 2019"
    },
    {
        "info": "This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multipâ€¦",
        "src": "https://github.com/Xilinx/AlveoLink/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 27, 2023"
    },
    {
        "info": "Build an open source, extremely simple DMA.",
        "src": "https://github.com/2cc2ic/DMA-S2MM-and-MM2S/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Feb 17, 2019"
    },
    {
        "info": "1ã€XY2-100åè®®çš„è§£æï¼›2ã€æŒ¯é•œXã€Yç”µæœºè„‰å†²çš„ç”Ÿæˆï¼›3ã€ç¼–ç å™¨æ•°æ®é‡‡é›†ã€‚",
        "src": "https://github.com/412910609/galvoMC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "Kogge-Stone Adder in Verilog",
        "src": "https://github.com/jeremytregunna/ksa/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2021"
    },
    {
        "info": "NES for Tang Nano 9k with DS2 interface",
        "src": "https://github.com/Chandler-Kluser/nestang9k-ps2/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 13"
    },
    {
        "info": "Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determineâ€¦",
        "src": "https://github.com/karlfant/NCL_sandbox/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 15, 2016"
    },
    {
        "info": "Modulation and Arbitrary Waveform Generator",
        "src": "https://github.com/rossmacarthur/mawg/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 16, 2021"
    },
    {
        "info": "The source code for the XTRX FPGA image",
        "src": "https://github.com/myriadrf/xtrx-fpga-source/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2022"
    },
    {
        "info": "Hardware implementation of HDR image producing algorithm",
        "src": "https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 30, 2022"
    },
    {
        "info": "An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.",
        "src": "https://github.com/ecelab-org/Split-Chip_authentication/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 22, 2019"
    },
    {
        "info": "an sata controller using smallest resource.",
        "src": "https://github.com/linuxbest/ahci_mpi/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2014"
    },
    {
        "info": "12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm",
        "src": "https://github.com/r09g/iadc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 13, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/skmuduli92/HyperFuzzer/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jul 11, 2021"
    },
    {
        "info": "UESTC-é›·è¾¾ä¿¡å·äº§ç”Ÿä¸å¤„ç†çš„è®¾è®¡ä¸éªŒè¯",
        "src": "https://github.com/LHesperus/Radar-Signal-Generation-and-Processing-Experiment/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 6, 2019"
    },
    {
        "info": "I2C ROM for EDID (Extended Display Identification Data) on FPGAs",
        "src": "https://github.com/tmatsuya/i2c_edid/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Nov 13, 2015"
    },
    {
        "info": "Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog",
        "src": "https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jul 21, 2015"
    },
    {
        "info": "ä½¿ç”¨Verilogè®¾è®¡çš„å¸¦å››èˆäº”å…¥åŠŸèƒ½çš„æµ®ç‚¹åŠ æ³•å™¨",
        "src": "https://github.com/Biinngg/Floating-Point-Addition/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Dec 19, 2011"
    },
    {
        "info": "",
        "src": "https://github.com/dsdnu/zynet/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jun 10, 2020"
    },
    {
        "info": "PID controller on an FPGA with custom RS232 addressing protocol.",
        "src": "https://github.com/hakan-demirli/PID-FPGA/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Sep 7, 2021"
    },
    {
        "info": "å…¨å›½å¤§å­¦ç”Ÿç”µå­è®¾è®¡å¤§èµ›å¾€å¹´èµ›é¢˜--ä»ªå™¨ä»ªè¡¨ç±»ç»ƒä¹ ",
        "src": "https://github.com/qiaoxu123/Electronic-competition/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jul 19, 2019"
    },
    {
        "info": "",
        "src": "https://github.com/pareddy113/Design-of-various-multiplier-Array-Booth-Wallace-/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jan 9"
    },
    {
        "info": "Implementation of CORDIC Algorithms Using Verilog",
        "src": "https://github.com/sadrasabouri/CORDIC/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Apr 26, 2021"
    },
    {
        "info": "Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in Decemberâ€¦",
        "src": "https://github.com/asinghani/crypto-accelerator-chip/archive/refs/heads/master.zip",
        "stars": "19",
        "updated": "on Jan 13, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/hatimak/sigma/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2021"
    },
    {
        "info": "Kogge-Stone Adder in Verilog",
        "src": "https://github.com/jeremytregunna/ksa/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2021"
    },
    {
        "info": "NES for Tang Nano 9k with DS2 interface",
        "src": "https://github.com/Chandler-Kluser/nestang9k-ps2/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 13"
    },
    {
        "info": "Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determineâ€¦",
        "src": "https://github.com/karlfant/NCL_sandbox/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 15, 2016"
    },
    {
        "info": "Modulation and Arbitrary Waveform Generator",
        "src": "https://github.com/rossmacarthur/mawg/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 16, 2021"
    },
    {
        "info": "The source code for the XTRX FPGA image",
        "src": "https://github.com/myriadrf/xtrx-fpga-source/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2022"
    },
    {
        "info": "Hardware implementation of HDR image producing algorithm",
        "src": "https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 30, 2022"
    },
    {
        "info": "An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.",
        "src": "https://github.com/ecelab-org/Split-Chip_authentication/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 22, 2019"
    },
    {
        "info": "an sata controller using smallest resource.",
        "src": "https://github.com/linuxbest/ahci_mpi/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2014"
    },
    {
        "info": "12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm",
        "src": "https://github.com/r09g/iadc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 13, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/Silverster98/bitmips2019/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Mar 15, 2021"
    },
    {
        "info": "iCEBreaker FPGA Keyboard Gateware and Firmware.",
        "src": "https://github.com/esden/icekeeb/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Apr 9, 2022"
    },
    {
        "info": "A new CASPER toolflow based on an HDL primitives library",
        "src": "https://github.com/casper-astro/hdl_devel/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Apr 11, 2012"
    },
    {
        "info": "MiSTer Tutorial",
        "src": "https://github.com/SKuRGe911/MiSTerTutorial/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Sep 25, 2020"
    },
    {
        "info": "A hardware model checker for hyperproperties",
        "src": "https://github.com/reactive-systems/MCHyper/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 14"
    },
    {
        "info": "",
        "src": "https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jul 19, 2018"
    },
    {
        "info": "Verilog uart receiver and transmitter modules for De0 Nano",
        "src": "https://github.com/stffrdhrn/uart/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Oct 24, 2014"
    },
    {
        "info": "åŸºäºXilinx Basys3çš„å¦å…‹å¤§æˆ˜æ¸¸æˆå’Œè´ªåƒè›‡æ¸¸æˆ",
        "src": "https://github.com/Zero-GGZ/FPGA-Games/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 21, 2019"
    },
    {
        "info": "A near gate-level Verilog simulation of the 6502 microprocessor.",
        "src": "https://github.com/klynch71/6502sim/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Mar 12"
    },
    {
        "info": "libCircuit is a C++ Library for EDA software development",
        "src": "https://github.com/gh-code/libCircuit/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Sep 27, 2018"
    },
    {
        "info": "A simple JPEG2000 hardware encoder",
        "src": "https://github.com/lulinchen/jpeg2000_open/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Sep 29, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/gillianGan/ahb_sram_master/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Mar 6, 2020"
    },
    {
        "info": "FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.",
        "src": "https://github.com/hguq/HG-PIPE/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "21 days ago"
    },
    {
        "info": "CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations",
        "src": "https://github.com/ym31433/NPU-Architecture/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on May 4, 2017"
    },
    {
        "info": "Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components",
        "src": "https://github.com/govindjeevan/Weighted-Round-Robin-Arbiter/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Mar 10, 2018"
    },
    {
        "info": "- Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash).â€¨ - Implemented operations : â€¦",
        "src": "https://github.com/manjushpv/Design-and-Verification-of-Nand-Flash-Memory-Controller/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Apr 15, 2018"
    },
    {
        "info": "FPGA implementations of the PDP-6 and PDP-10",
        "src": "https://github.com/aap/fpdpga/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Apr 7, 2021"
    },
    {
        "info": "Documents for ARM",
        "src": "https://github.com/hyf6661669/ARM_documents/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Oct 22"
    },
    {
        "info": "This project is a simple simulator for an 8-bit computer that operates using a few basic instructions.",
        "src": "https://github.com/Omid-Zahed/8-bit-computer/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Jun 6, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/KULeuven-COSIC/NTRU_NTT_HW/archive/refs/heads/master.zip",
        "stars": "18",
        "updated": "on Aug 11, 2021"
    },
    {
        "info": "Implementing a RISC-V CPU on FPGA(Cyclone II)",
        "src": "https://github.com/SuperChamp234/RISC-V-FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 19, 2023"
    },
    {
        "info": "Quite OK image compression Verilog implementation",
        "src": "https://github.com/ZipCPU/qoiimg/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "23 days ago"
    },
    {
        "info": "",
        "src": "https://github.com/tsnlab/npu/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 21"
    },
    {
        "info": "This is a myhdl test environment for the open-cores jpeg_encoder.",
        "src": "https://github.com/cfelton/test_jpeg/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 23, 2016"
    },
    {
        "info": "Digital Component Design course project.",
        "src": "https://github.com/freemso/cpu-verilog/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Nov 7, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/tayler-hetherington/dnn-sim/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 10, 2016"
    },
    {
        "info": "åŒæµå¤§å­¦CSã€Šè®¡ç®—æœºç³»ç»Ÿå®éªŒã€‹å®éªŒäºŒTongJi University CS computer system experiment assignment 2ã€Šè‡ªå·±åŠ¨æ‰‹å†™ CPUã€‹SOPCå®ç°ä¸æ“ä½œç³»ç»Ÿç§»æ¤",
        "src": "https://github.com/lingbai-kong/computer-system/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 3, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/sprout-uci/vrased/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 20, 2022"
    },
    {
        "info": "ã€Šè‡ªå·±åŠ¨æ‰‹å†™CPUã€‹",
        "src": "https://github.com/gzhy5111/cpu/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Sep 6, 2021"
    },
    {
        "info": "A CNN accelerator design inspired by MIT Eyeriss project",
        "src": "https://github.com/0x5b25/CNN_Core/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Aug 14, 2021"
    },
    {
        "info": "a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier",
        "src": "https://github.com/zdszx/Modexpowering3/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Mar 11, 2022"
    },
    {
        "info": "Atari Jaguar netlists compiler",
        "src": "https://github.com/Torlus/JagNetlists/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Nov 8, 2014"
    },
    {
        "info": "git clone of",
        "src": "https://github.com/sjaeckel/axi-bfm/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 21, 2013"
    },
    {
        "info": "Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.",
        "src": "https://github.com/secworks/modexp/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 8, 2020"
    },
    {
        "info": "An OpenFlow implementation for the NetFPGA-10G card",
        "src": "https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 18, 2015"
    },
    {
        "info": "Constraints file and Verilog demo code for the Pano Logic Zero Client G2",
        "src": "https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 4, 2018"
    },
    {
        "info": "Reed Solomon Encoder and Decoder Digital IP",
        "src": "https://github.com/RedFlag2017/rs-codec/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 14, 2020"
    },
    {
        "info": "DyRACT Open Source Repository",
        "src": "https://github.com/warclab/dyract/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 4, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/hoseinmrh/FPGA-Home-Works/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jan 22, 2023"
    },
    {
        "info": "Conway's life game in V",
        "src": "https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 26, 2019"
    },
    {
        "info": "MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)",
        "src": "https://github.com/Mionger/mp3-player/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 11, 2019"
    },
    {
        "info": "a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier",
        "src": "https://github.com/zdszx/Modexpowering3/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Mar 11, 2022"
    },
    {
        "info": "Atari Jaguar netlists compiler",
        "src": "https://github.com/Torlus/JagNetlists/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Nov 8, 2014"
    },
    {
        "info": "git clone of",
        "src": "https://github.com/sjaeckel/axi-bfm/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 21, 2013"
    },
    {
        "info": "Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.",
        "src": "https://github.com/secworks/modexp/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 8, 2020"
    },
    {
        "info": "An OpenFlow implementation for the NetFPGA-10G card",
        "src": "https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 18, 2015"
    },
    {
        "info": "Constraints file and Verilog demo code for the Pano Logic Zero Client G2",
        "src": "https://github.com/cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 4, 2018"
    },
    {
        "info": "Reed Solomon Encoder and Decoder Digital IP",
        "src": "https://github.com/RedFlag2017/rs-codec/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jun 14, 2020"
    },
    {
        "info": "DyRACT Open Source Repository",
        "src": "https://github.com/warclab/dyract/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 4, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/hoseinmrh/FPGA-Home-Works/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jan 22, 2023"
    },
    {
        "info": "DyRACT Open Source Repository",
        "src": "https://github.com/warclab/dyract/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on May 4, 2016"
    },
    {
        "info": "",
        "src": "https://github.com/hoseinmrh/FPGA-Home-Works/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jan 22, 2023"
    },
    {
        "info": "Conway's life game in V",
        "src": "https://github.com/fuyutarow/Conways-Game-of-Life-with-Vlang/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 26, 2019"
    },
    {
        "info": "A SoC for DOOM",
        "src": "https://github.com/Wren6991/DOOMSoC/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 11, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/Cisco-Talos/badgerboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 8"
    },
    {
        "info": "",
        "src": "https://github.com/trung-pham-dinh/CNN-on-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 6, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/wanderingnail/AXI_DMA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 18, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/pengyuzhang/FreeRider/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Sep 28, 2017"
    },
    {
        "info": "Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project",
        "src": "https://github.com/nitheeshkm/sigmoid_tanh_verilog/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board",
        "src": "https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 17, 2021"
    },
    {
        "info": "This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. Theâ€¦",
        "src": "https://github.com/mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 22"
    },
    {
        "info": "It's a basic computer designed using VERILOG on XILINX FPGA architecture.",
        "src": "https://github.com/gmish27/CPUonFPGA/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Mar 5, 2017"
    },
    {
        "info": "æœ¬Projectçµåˆäº†ç¢©å£«ç­ä¸Šèª²çš„å…§å®¹ã€æ›¸ç±ã€ŒCPUè‡ªåˆ¶å…¥é–€ã€ã€æ›¸ç±ã€Œè‡ªå·±å‹•æ‰‹å¯«CPUã€ä¾†å®Œæˆä¸€å€‹MIPS32æ¶æ§‹çš„CPUã€‚",
        "src": "https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 23, 2022"
    },
    {
        "info": "This repository contains a series of Verilog codes for the course UE22CS251A (DDCO).",
        "src": "https://github.com/siri-n-shetty/iverilog/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 13"
    },
    {
        "info": "æ•°å­—é€»è¾‘è¯¾ç¨‹è®¾è®¡ï¼Œåœ¨Spartan-3çš„æ¿ä¸Šå®ç°ä¸€ä¸ªè´ªåƒè›‡çš„å°æ¸¸æˆã€‚",
        "src": "https://github.com/likaihz/Greedy_Snake/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jan 27, 2016"
    },
    {
        "info": "32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog",
        "src": "https://github.com/shahsaumya00/Floating-Point-Adder/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 27, 2020"
    },
    {
        "info": "RISC-V instruction set CPUs in HardCaml",
        "src": "https://github.com/ujamjar/hardcaml-riscv/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 20, 2016"
    },
    {
        "info": "CNN accelerator using NoC architecture",
        "src": "https://github.com/linkuri267/cnn_accelerator/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Dec 6, 2018"
    },
    {
        "info": "TCP/IP and UDP/IP protocol stack off-loading",
        "src": "https://github.com/akzare/HardORB/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 9, 2020"
    },
    {
        "info": "FPGATED based plus4 implementation using Papilio Pro platform",
        "src": "https://github.com/ishe/plus4/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jan 13, 2021"
    },
    {
        "info": "HDMI with Verilog and an FPGA.",
        "src": "https://github.com/dominic-meads/HDMI_FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Sep 12, 2023"
    },
    {
        "info": "ã€ä¾‹ç¨‹ã€‘ç®€å•çš„FPGAå…¥é—¨é¡¹ç›® é€‚ç”¨äºå„ç±»Cyclone å¼€å‘æ¿",
        "src": "https://github.com/BigPig-Bro/Cyclone-IV/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 7, 2023"
    },
    {
        "info": "åŸºäºFPGAçš„äºŒç»´å·ç§¯è¯†åˆ«ä»»åŠ¡",
        "src": "https://github.com/Robin-WZQ/CNN-FPGA/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 29, 2023"
    },
    {
        "info": "C++ and Verilog to implement AES128",
        "src": "https://github.com/nolancon/AES128/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 30, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/srimanthtenneti/Hell_Fire_SoC_Demo/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 20"
    },
    {
        "info": "A ZipCPU demonstration port for the icoboard",
        "src": "https://github.com/ZipCPU/icozip/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Oct 21, 2021"
    },
    {
        "info": "A tiny example of PCM to PDM pipeline on FPGA",
        "src": "https://github.com/kazkojima/pcm2pdm-example/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 16, 2022"
    },
    {
        "info": "Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.",
        "src": "https://github.com/montedalrymple/yrv/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jul 29, 2021"
    },
    {
        "info": "Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm",
        "src": "https://github.com/AmeerAbdelhadi/Binary-to-BCD-Converter/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 28, 2015"
    },
    {
        "info": "Collection of test cases for Yosys",
        "src": "https://github.com/YosysHQ/yosys-tests/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jan 4, 2022"
    },
    {
        "info": "ECE563 Final Project - FPGA based camera tracking",
        "src": "https://github.com/erosen/FPGA_Object_Tracking/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Dec 17, 2013"
    },
    {
        "info": "å“ˆå·¥å¤§è®¡ç®—æœºç»„æˆåŸç†è¯¾ç¨‹å®éªŒ",
        "src": "https://github.com/owczhlol/HITCCLab/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Jan 11, 2021"
    },
    {
        "info": "AXI-4 RAM Tester Component",
        "src": "https://github.com/ultraembedded/core_ram_tester/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Aug 5, 2020"
    },
    {
        "info": "Implementation of 8250 Complex Interface Adapter (CIA) in Verilog",
        "src": "https://github.com/niklasekstrom/cia-verilog/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Nov 14, 2021"
    },
    {
        "info": "Digital Design Express Course",
        "src": "https://github.com/zhelnio/ddec/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Apr 11, 2019"
    },
    {
        "info": "Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani",
        "src": "https://github.com/deepvyas/Verilog-Snippets/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Nov 17, 2017"
    },
    {
        "info": "CRUVI Standard Specifications",
        "src": "https://github.com/micro-FPGA/CRUVI/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on May 6"
    },
    {
        "info": "Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...",
        "src": "https://github.com/somhi/FlappyBird/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Aug 4, 2023"
    },
    {
        "info": "MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)",
        "src": "https://github.com/Mionger/mp3-player/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Feb 11, 2019"
    },
    {
        "info": "a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier",
        "src": "https://github.com/zdszx/Modexpowering3/archive/refs/heads/master.zip",
        "stars": "17",
        "updated": "on Mar 11, 2022"
    },
    {
        "info": "this repository is a project about iic master, created by gyj in second half of 2017",
        "src": "https://github.com/guoyijiang/VerilogModule-IIC_Master/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 30, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/hatimak/sigma/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2021"
    },
    {
        "info": "Kogge-Stone Adder in Verilog",
        "src": "https://github.com/jeremytregunna/ksa/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2021"
    },
    {
        "info": "NES for Tang Nano 9k with DS2 interface",
        "src": "https://github.com/Chandler-Kluser/nestang9k-ps2/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 13"
    },
    {
        "info": "Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determineâ€¦",
        "src": "https://github.com/karlfant/NCL_sandbox/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 15, 2016"
    },
    {
        "info": "The source code for the XTRX FPGA image",
        "src": "https://github.com/myriadrf/xtrx-fpga-source/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 19, 2022"
    },
    {
        "info": "Hardware implementation of HDR image producing algorithm",
        "src": "https://github.com/markos-stefanidis/FPGA-Based-HDR-algorithm/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 30, 2022"
    },
    {
        "info": "An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.",
        "src": "https://github.com/ecelab-org/Split-Chip_authentication/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 22, 2019"
    },
    {
        "info": "an sata controller using smallest resource.",
        "src": "https://github.com/linuxbest/ahci_mpi/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 5, 2014"
    },
    {
        "info": "12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm",
        "src": "https://github.com/r09g/iadc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 13, 2023"
    },
    {
        "info": "",
        "src": "https://github.com/Cisco-Talos/badgerboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 8"
    },
    {
        "info": "",
        "src": "https://github.com/trung-pham-dinh/CNN-on-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 6, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/wanderingnail/AXI_DMA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 18, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/pengyuzhang/FreeRider/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Sep 28, 2017"
    },
    {
        "info": "Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project",
        "src": "https://github.com/nitheeshkm/sigmoid_tanh_verilog/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Mar 9, 2020"
    },
    {
        "info": "Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board",
        "src": "https://github.com/AngeloJacobo/ULX3S_FPGA_Sobel_Edge_Detection_OV7670/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 17, 2021"
    },
    {
        "info": "Verilog implementation of a simple riscv cpu",
        "src": "https://github.com/damdoy/simple_riscv_cpu/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Oct 28, 2021"
    },
    {
        "info": "CNN implementation based FPGA",
        "src": "https://github.com/fanbinqi/CNN-Based-FPGA/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 8, 2019"
    },
    {
        "info": "Verilog module to communicate with the FT245 interface of an FTDI FT2232H",
        "src": "https://github.com/6thimage/FT245_interface/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Nov 14, 2020"
    },
    {
        "info": "Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversiÃ³n a PS/2.",
        "src": "https://github.com/TheSonders/USBKeyboard/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Feb 26, 2022"
    },
    {
        "info": "Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring",
        "src": "https://github.com/02stevenyang850527/CVSD/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Sep 19, 2018"
    },
    {
        "info": "Cycle accurate MC6502 compatible processor in Verilog.",
        "src": "https://github.com/toyoshim/mc6502/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Oct 11, 2021"
    },
    {
        "info": "Solutions to HDLBits Verilog Problem Set",
        "src": "https://github.com/Adrofier/HDLBits-Verilog-Solutions/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Jun 22, 2021"
    },
    {
        "info": "AHB-APB Bridge RTL Design",
        "src": "https://github.com/raiyyanfaisal09/AHB_APB-RTL/archive/refs/heads/master.zip",
        "stars": "16",
        "updated": "on Apr 19, 2018"
    },
    {
        "info": "collaboration on work in progress",
        "src": "https://github.com/peterlefanulumsdaine/Oberwolfach-explorations/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Mar 4, 2011"
    },
    {
        "info": "Galaksija computer for FPGA",
        "src": "https://github.com/emard/galaksija/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Oct 27, 2019"
    },
    {
        "info": "Text for a iPxs-Collection.",
        "src": "https://github.com/juanmard/iPxs-Text/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Apr 12, 2020"
    },
    {
        "info": "Example Codes for Snorkeling in Verilog Bay",
        "src": "https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 9, 2016"
    },
    {
        "info": "RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)",
        "src": "https://github.com/TonyCrane/CraneCPU/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jul 6, 2023"
    },
    {
        "info": "A flexible, simple, yet powerful FPGA development board.",
        "src": "https://github.com/jonthomasson/SpartanMini/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 7, 2018"
    },
    {
        "info": "A Commodore PET in an Artix-7 FPGA.",
        "src": "https://github.com/skibo/Pet2001_Arty/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Nov 2"
    },
    {
        "info": "A verilog implementation of MIPS ISA.",
        "src": "https://github.com/ahegazy/mips-cpu/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 7, 2019"
    },
    {
        "info": "100 MB/s Ethernet MAC Layer Switch",
        "src": "https://github.com/freecores/mac_layer_switch/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usinâ€¦",
        "src": "https://github.com/BrianHGinc/Verilog-Floating-Point-Clock-Divider/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 11, 2022"
    },
    {
        "info": "Arcade Ghosts'n Goblins for MiSTer",
        "src": "https://github.com/MiSTer-devel/Arcade-GnG_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 14, 2021"
    },
    {
        "info": "Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.",
        "src": "https://github.com/MaharshSuryawala/Image-Compression/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 31, 2020"
    },
    {
        "info": "FPGA-Based USB-Input Audio Digital to Analogue Converter",
        "src": "https://github.com/jpt13653903/FUI-Audio-DAC/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 11, 2021"
    },
    {
        "info": "Flappy Bird on Verilog",
        "src": "https://github.com/alexswo/FlappyBird/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 6, 2023"
    },
    {
        "info": "åŸºäºFPGAçš„äº¤é€šç¯",
        "src": "https://github.com/Starrynightzyq/Traffic-lights-ce/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Dec 21, 2018"
    },
    {
        "info": "Implementation of a RISC-V CPU in Verilog.",
        "src": "https://github.com/mikeakohn/riscv_fpga/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 28"
    },
    {
        "info": "Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.",
        "src": "https://github.com/ikanoano/arty-videocap/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 2, 2021"
    },
    {
        "info": "OK:iCE40Pro, based on iCE40up5k FPGA Core, is an Open Source Educational FPGA GamePad Console.",
        "src": "https://github.com/WiFiBoy/OK-iCE40Pro/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 6, 2023"
    },
    {
        "info": "Support for zScale on Spartan6 FPGAs",
        "src": "https://github.com/ucb-bar/fpga-spartan6/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 3, 2015"
    },
    {
        "info": "",
        "src": "https://github.com/agg23/fpga-compositevideo/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 21, 2023"
    },
    {
        "info": "Jaleco Mega System 1 Rev A",
        "src": "https://github.com/va7deo/MegaSys1_A/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jan 30"
    },
    {
        "info": "Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. â€¦",
        "src": "https://github.com/delhatch/Red_Tracker/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jan 19, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/max410011/IC-Contest/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Apr 2, 2023"
    },
    {
        "info": "Small micro-coded RISC-V softcore",
        "src": "https://github.com/fredrequin/JiVe/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Nov 27, 2018"
    },
    {
        "info": "I2C Bus monitor on Tang-Nano FPGA",
        "src": "https://github.com/kingyoPiyo/Tang-Nano_I2C_Monitor/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Feb 21, 2021"
    },
    {
        "info": "Commodore PET for MiSTer",
        "src": "https://github.com/MiSTer-devel/PET2001_MiSTer/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Oct 28"
    },
    {
        "info": "Instrumenting adders to measure speed",
        "src": "https://github.com/mattvenn/instrumented_adder/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jun 8, 2022"
    },
    {
        "info": "Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain",
        "src": "https://github.com/laanwj/yosys-ice-experiments/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Nov 24, 2015"
    },
    {
        "info": "HDMI + GPU-pipeline + FFT",
        "src": "https://github.com/bharathk005/Verilog_projects/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Mar 4, 2016"
    },
    {
        "info": "FPGA board with integrated 802.3u PHY for Ethernet \"soft\" MAC experimentation",
        "src": "https://github.com/f-secure-foundry/jobun/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Dec 20, 2022"
    },
    {
        "info": "åœ¨Cyclone IVï¼ˆEP4CE6F17C8ï¼‰ä¸Šå®ç°çš„DDSä¿¡å·å‘ç”Ÿå™¨",
        "src": "https://github.com/buaa-ee/FPGA-Wave-Generator/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Dec 12, 2016"
    },
    {
        "info": "DSP WishBone Compatible Cores",
        "src": "https://github.com/freecores/wdsp/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jul 17, 2014"
    },
    {
        "info": "MD5 core in verilog",
        "src": "https://github.com/stass/md5_core/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on May 1, 2012"
    },
    {
        "info": "ZC RISCV CORE",
        "src": "https://github.com/wzc810049078/ZC-RISCV-CORE/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Dec 19, 2019"
    },
    {
        "info": "A template project for the ULX3S ECP5 FPGA board using only Open Source Software",
        "src": "https://github.com/q3k/ulx3s-foss-blinky/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Nov 11, 2018"
    },
    {
        "info": "",
        "src": "https://github.com/mntmn/fomu-vga/archive/refs/heads/master.zip",
        "stars": "13",
        "updated": "on Jul 10, 2020"
    },
    {
        "info": "åŸºäºFPGAçš„äº¤é€šç¯",
        "src": "https://github.com/Starrynightzyq/Traffic-lights-ce/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Dec 21, 2018"
    },
    {
        "info": "Implementation of a RISC-V CPU in Verilog.",
        "src": "https://github.com/mikeakohn/riscv_fpga/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 28"
    },
    {
        "info": "Open source/hardware SoC plattform based on the lattice mico 32 softcore",
        "src": "https://github.com/jbornschein/soc-lm32/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Apr 10, 2010"
    },
    {
        "info": "Verilog VGA font generator 8 by 16 pixels",
        "src": "https://github.com/MParygin/v.vga.font8x16/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Mar 30, 2022"
    },
    {
        "info": "iDEA FPGA Soft Processor",
        "src": "https://github.com/warclab/idea/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jun 9, 2016"
    },
    {
        "info": "Python script for controlling the debug-jtag port of riscv cores",
        "src": "https://github.com/michg/pyocdriscv32/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Mar 27, 2021"
    },
    {
        "info": "",
        "src": "https://github.com/andywag/NeuralHDL/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 21, 2017"
    },
    {
        "info": "Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)",
        "src": "https://github.com/Chair-for-Security-Engineering/AES_masked_BRAM/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Dec 24, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/Digilent/Zedboard-OLED/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Jul 28, 2022"
    },
    {
        "info": "",
        "src": "https://github.com/wbbbbbb123/UVM-based-AHB-bus-SRAM-controller-design-verification-platform-design/archive/refs/heads/master.zip",
        "stars": "14",
        "updated": "on Aug 11, 2022"
    },
    {
        "info": "Galaksija computer for FPGA",
        "src": "https://github.com/emard/galaksija/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Oct 27, 2019"
    },
    {
        "info": "32-bit RISC-V based processor with memory controler",
        "src": "https://github.com/sfmth/ibnalhaytham/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 2, 2022"
    },
    {
        "info": "Text for a iPxs-Collection.",
        "src": "https://github.com/juanmard/iPxs-Text/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Apr 12, 2020"
    },
    {
        "info": "Example Codes for Snorkeling in Verilog Bay",
        "src": "https://github.com/ipcoregarfield/Example-Codes-for-Snorkeling-in-Verilog-Bay/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 9, 2016"
    },
    {
        "info": "RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)",
        "src": "https://github.com/TonyCrane/CraneCPU/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jul 6, 2023"
    },
    {
        "info": "A flexible, simple, yet powerful FPGA development board.",
        "src": "https://github.com/jonthomasson/SpartanMini/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 7, 2018"
    },
    {
        "info": "This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. Theâ€¦",
        "src": "https://github.com/mohamedazizbelhouchet/RISC-V-PIPELINED-PROCESSOR-Implementation/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Aug 22"
    },
    {
        "info": "It's a basic computer designed using VERILOG on XILINX FPGA architecture.",
        "src": "https://github.com/gmish27/CPUonFPGA/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Mar 5, 2017"
    },
    {
        "info": "æœ¬Projectçµåˆäº†ç¢©å£«ç­ä¸Šèª²çš„å…§å®¹ã€æ›¸ç±ã€ŒCPUè‡ªåˆ¶å…¥é–€ã€ã€æ›¸ç±ã€Œè‡ªå·±å‹•æ‰‹å¯«CPUã€ä¾†å®Œæˆä¸€å€‹MIPS32æ¶æ§‹çš„CPUã€‚",
        "src": "https://github.com/kimweng01/OpenMIPS_KIMWENG_sopc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 23, 2022"
    },
    {
        "info": "This repository contains a series of Verilog codes for the course UE22CS251A (DDCO).",
        "src": "https://github.com/siri-n-shetty/iverilog/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 13"
    },
    {
        "info": "Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano",
        "src": "https://github.com/sam-t-davies/LatticeFPGA-CSI2---Jetson-Nano/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Feb 10, 2021"
    },
    {
        "info": "USB2.0 Verilog",
        "src": "https://github.com/maxs-well/USB_Ctrl/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Apr 21, 2019"
    },
    {
        "info": "The template for VLSI project",
        "src": "https://github.com/zhujingyang520/vlsi_project/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 10, 2019"
    },
    {
        "info": "TI-99/4A FPGA implementation for the Icestorm toolchain",
        "src": "https://github.com/Speccery/icy99/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 28, 2023"
    },
    {
        "info": "picorv32_soc, simulation env, FPGA, boot code, RTOS",
        "src": "https://github.com/kole-huang/picorv32_soc/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 6, 2018"
    },
    {
        "info": "EE577b-Course-Project",
        "src": "https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on May 6, 2020"
    },
    {
        "info": "",
        "src": "https://github.com/bluespec/Accel_AES/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Jun 1, 2019"
    },
    {
        "info": "SD device emulator from ProjectVault",
        "src": "https://github.com/fusesoc/sd_device/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 24, 2019"
    },
    {
        "info": "[Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference",
        "src": "https://github.com/open-photonics/lightning-lts/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Sep 20"
    },
    {
        "info": "Verilog_Compiler is now available in GitHub Marketplace! This tool can quickly compile Verilog code and check for errors, making it an esâ€¦",
        "src": "https://github.com/jge162/verilog_compiler/archive/refs/heads/master.zip",
        "stars": "15",
        "updated": "on Nov 2"
    }
]