{
	"inputtext" : ["<NAME>", "<CLOCK>", "<RESET>", "<OUTPUT>", "<FREQ_HZ>","<FOSC_HZ>", "<PWM_PERCENT>"],
	"selects" : 
	[
    		{ "name" : "<EDGE_TYPE>", "options" : [ "rising_edge", "falling_edge"] },
        	{ "name" : "<RESET_TYPE>", "options" : [ "Synchronous", "Asynchronous"] }
	],	
	"moduleName" : "Pulse Width Modulation (Direct)",
	"moduleCode" : "library IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;\n\nentity <NAME> is\n\nPort\n(\n\t<CLOCK> : in STD_LOGIC;\n\t<RESET> : in STD_LOGIC;\n\t<OUTPUT> : out STD_LOGIC := 0\n);\n\n\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\n\tsignal cont : integer range 0 to (<FREQ_HZ>\/<FOSC_HZ>-1) := 0;\n\nbegin\n\n\tprocess(<CLOCK>)\n\tbegin		\n\t\tif <EDGE_TYPE>(<CLK>) then\n\t\t\tif <RESET> = \'1\' then\n\t\t\t\tcont <= 0;\n\t\t\t\t<OUTPUT> <= \'0\';\n\t\t\telse\n\t\t\t\tif cont = ((<FREQ_HZ>\/<FOSC_HZ>)-1) then\n\t\t\t\t\tcont <= 0;\n\t\t\t\t\t<OUTPUT> <= \'0\';\n\t\t\t\telse\n\t\t\t\t\tif cont < (((<FREQ_HZ>\/<FOSC_HZ>)*<PWM_PERCENT>)\/100) then\n\t\t\t\t\t\t<OUTPUT> <= \'1\';\n\t\t\t\t\t\tcont <= cont + 1;\n\t\t\t\t\telse\n\t\t\t\t\t\t<OUTPUT> <= \'0\';\n\t\t\t\t\t\tcont <= cont + 1;\n\t\t\t\t\tend if;\n\t\t\t\tend if;\n\t\t\tend if;\n\t\tend if;\n\tend process;\nend Behavioral;",
	"moduleCode2" : "IN WORK"

}

