Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr  6 10:23:11 2025
| Host         : W1125 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.849        0.000                      0                16252        0.024        0.000                      0                16252       61.250        0.000                       0                  6153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 62.500}       125.000         8.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         33.849        0.000                      0                16135        0.024        0.000                      0                16135       61.250        0.000                       0                  6153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0             116.788        0.000                      0                  117        1.047        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       33.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.849ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.838ns  (logic 51.098ns (57.518%)  route 37.740ns (42.482%))
  Logic Levels:           240  (CARRY4=208 LUT2=18 LUT3=6 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 127.642 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.946    89.339    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.313    89.652 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.670    90.322    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.124    90.446 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.566    91.012    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I2_O)        0.116    91.128 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.643    91.771    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X53Y88         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.463   127.642    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y88         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]/C
                         clock pessimism              0.129   127.771    
                         clock uncertainty           -1.875   125.895    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)       -0.275   125.620    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]
  -------------------------------------------------------------------
                         required time                        125.620    
                         arrival time                         -91.772    
  -------------------------------------------------------------------
                         slack                                 33.849    

Slack (MET) :             33.854ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.838ns  (logic 51.098ns (57.518%)  route 37.740ns (42.482%))
  Logic Levels:           240  (CARRY4=208 LUT2=18 LUT3=6 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 127.637 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.946    89.339    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y88         LUT3 (Prop_lut3_I0_O)        0.313    89.652 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6/O
                         net (fo=1, routed)           0.670    90.322    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_6_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.124    90.446 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[3]_i_3/O
                         net (fo=1, routed)           0.566    91.012    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[3]_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I2_O)        0.116    91.128 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[3]_i_1/O
                         net (fo=2, routed)           0.643    91.771    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[1]
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.458   127.637    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]/C
                         clock pessimism              0.129   127.766    
                         clock uncertainty           -1.875   125.890    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.265   125.625    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[3]
  -------------------------------------------------------------------
                         required time                        125.625    
                         arrival time                         -91.772    
  -------------------------------------------------------------------
                         slack                                 33.854    

Slack (MET) :             34.577ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.309ns  (logic 50.982ns (57.731%)  route 37.327ns (42.269%))
  Logic Levels:           239  (CARRY4=208 LUT2=18 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 127.642 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.944    89.337    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.313    89.650 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.895    90.545    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124    90.669 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.575    91.243    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X52Y88         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.463   127.642    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X52Y88         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]/C
                         clock pessimism              0.129   127.771    
                         clock uncertainty           -1.875   125.895    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.075   125.820    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[2]
  -------------------------------------------------------------------
                         required time                        125.820    
                         arrival time                         -91.243    
  -------------------------------------------------------------------
                         slack                                 34.577    

Slack (MET) :             34.805ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        88.085ns  (logic 50.982ns (57.878%)  route 37.103ns (42.122%))
  Logic Levels:           239  (CARRY4=208 LUT2=18 LUT3=5 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 127.638 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           0.944    89.337    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.313    89.650 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[2]_i_2/O
                         net (fo=1, routed)           0.895    90.545    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin_reg[2]
    SLICE_X52Y85         LUT4 (Prop_lut4_I3_O)        0.124    90.669 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.bin[2]_i_1/O
                         net (fo=2, routed)           0.351    91.019    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[3]_1[0]
    SLICE_X52Y83         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.459   127.638    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X52Y83         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]/C
                         clock pessimism              0.129   127.767    
                         clock uncertainty           -1.875   125.891    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)       -0.067   125.824    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[2]
  -------------------------------------------------------------------
                         required time                        125.824    
                         arrival time                         -91.019    
  -------------------------------------------------------------------
                         slack                                 34.805    

Slack (MET) :             35.086ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.790ns  (logic 50.858ns (57.932%)  route 36.932ns (42.068%))
  Logic Levels:           238  (CARRY4=208 LUT2=18 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 127.637 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           1.110    89.503    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.313    89.816 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.907    90.724    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.458   127.637    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]/C
                         clock pessimism              0.129   127.766    
                         clock uncertainty           -1.875   125.890    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.081   125.809    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[1]
  -------------------------------------------------------------------
                         required time                        125.809    
                         arrival time                         -90.724    
  -------------------------------------------------------------------
                         slack                                 35.086    

Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.770ns  (logic 50.858ns (57.945%)  route 36.912ns (42.055%))
  Logic Levels:           238  (CARRY4=208 LUT2=18 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 127.637 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           1.091    89.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.313    89.797 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.906    90.704    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.458   127.637    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]/C
                         clock pessimism              0.129   127.766    
                         clock uncertainty           -1.875   125.890    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.047   125.843    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s_bin_reg[0]
  -------------------------------------------------------------------
                         required time                        125.843    
                         arrival time                         -90.704    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.444ns  (logic 50.858ns (58.161%)  route 36.586ns (41.840%))
  Logic Levels:           238  (CARRY4=208 LUT2=18 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 127.643 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           1.110    89.503    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.313    89.816 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1/O
                         net (fo=2, routed)           0.562    90.378    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.464   127.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]/C
                         clock pessimism              0.129   127.772    
                         clock uncertainty           -1.875   125.896    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.081   125.815    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]
  -------------------------------------------------------------------
                         required time                        125.815    
                         arrival time                         -90.378    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             35.469ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        87.426ns  (logic 50.858ns (58.173%)  route 36.568ns (41.828%))
  Logic Levels:           238  (CARRY4=208 LUT2=18 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 127.643 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.682    86.251    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_7_0[0]
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.152    86.403 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100/O
                         net (fo=1, routed)           0.753    87.156    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[1]_i_100_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    87.938 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.938    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_57_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.052 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_17_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.166 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    88.166    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_8_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.394 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[1]_i_5/CO[2]
                         net (fo=5, routed)           1.091    89.484    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/bin215_in
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.313    89.797 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1/O
                         net (fo=2, routed)           0.563    90.360    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin[0]_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.464   127.643    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]/C
                         clock pessimism              0.129   127.772    
                         clock uncertainty           -1.875   125.896    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)       -0.067   125.829    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.bin_reg[0]
  -------------------------------------------------------------------
                         required time                        125.829    
                         arrival time                         -90.360    
  -------------------------------------------------------------------
                         slack                                 35.469    

Slack (MET) :             40.337ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        82.763ns  (logic 49.279ns (59.543%)  route 33.484ns (40.458%))
  Logic Levels:           233  (CARRY4=204 LUT2=18 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 127.648 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.089    82.870    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.367    83.237 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[0]_i_42/O
                         net (fo=1, routed)           0.000    83.237    design_1_i/HOGv22_0/U0_n_773
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    83.750 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_33_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.867 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.867    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_28_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.984 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.984    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_23_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.101 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.101    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_18_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.218 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    84.218    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_13_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    84.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_8_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.452 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    84.452    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_0[0]
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.569 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]_i_2/CO[3]
                         net (fo=14, routed)          1.003    85.573    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio_reg[0][0]
    SLICE_X49Y82         LUT4 (Prop_lut4_I2_O)        0.124    85.697 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[0]_i_1/O
                         net (fo=1, routed)           0.000    85.697    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[0]
    SLICE_X49Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.469   127.648    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]/C
                         clock pessimism              0.229   127.877    
                         clock uncertainty           -1.875   126.002    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.032   126.034    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[0]
  -------------------------------------------------------------------
                         required time                        126.034    
                         arrival time                         -85.697    
  -------------------------------------------------------------------
                         slack                                 40.337    

Slack (MET) :             42.745ns  (required time - arrival time)
  Source:                 design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        80.242ns  (logic 47.823ns (59.598%)  route 32.419ns (40.402%))
  Logic Levels:           224  (CARRY4=196 LUT2=17 LUT3=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 127.637 - 125.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.640     2.934    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.518     3.452 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[3]/Q
                         net (fo=8, routed)           0.844     4.296    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Q[2]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.152     4.448 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2/O
                         net (fo=33, routed)          1.076     5.524    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/abs_Gx[5]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.326     5.850 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[30]_i_13/O
                         net (fo=1, routed)           0.000     5.850    design_1_i/HOGv22_0/U0_n_56
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_0[0]
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[30]_i_2/CO[1]
                         net (fo=28, routed)          0.656     7.214    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/CO[0]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.329     7.543 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[29]_i_15/O
                         net (fo=1, routed)           0.000     7.543    design_1_i/HOGv22_0/U0_n_678
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.093 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.093    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_7_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.207 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.207    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_3_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[29]_i_2/CO[3]
                         net (fo=30, routed)          1.079     9.400    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[28]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.524 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[28]_i_17/O
                         net (fo=1, routed)           0.000     9.524    design_1_i/HOGv22_0/U0_n_682
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.074 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.074    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_9_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.188 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.188    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_4_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.302 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.302    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_3_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.573 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[28]_i_2/CO[0]
                         net (fo=32, routed)          0.908    11.481    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[27]
    SLICE_X38Y92         LUT2 (Prop_lut2_I1_O)        0.373    11.854 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[27]_i_18/O
                         net (fo=1, routed)           0.000    11.854    design_1_i/HOGv22_0/U0_n_686
    SLICE_X38Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.387 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.387    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_10_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_5_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.621    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_3_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.778 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[27]_i_2/CO[1]
                         net (fo=34, routed)          0.940    13.717    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[26]
    SLICE_X42Y92         LUT2 (Prop_lut2_I1_O)        0.332    14.049 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[26]_i_19/O
                         net (fo=1, routed)           0.000    14.049    design_1_i/HOGv22_0/U0_n_690
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.582 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.582    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_11_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.699 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.699    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_6_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.816 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.816    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_3_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[26]_i_2/CO[2]
                         net (fo=36, routed)          0.629    15.674    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[25]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    15.984 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[25]_i_20/O
                         net (fo=1, routed)           0.000    15.984    design_1_i/HOGv22_0/U0_n_694
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.534 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_12_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_7_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_3_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[25]_i_2/CO[3]
                         net (fo=38, routed)          1.108    17.985    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[24]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.124    18.109 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[24]_i_22/O
                         net (fo=1, routed)           0.000    18.109    design_1_i/HOGv22_0/U0_n_698
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.659 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.659    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_14_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.773 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.773    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.887 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    18.887    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_4_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.001 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.001    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.272 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[24]_i_2/CO[0]
                         net (fo=40, routed)          1.329    20.600    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[23]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.373    20.973 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[23]_i_23/O
                         net (fo=1, routed)           0.000    20.973    design_1_i/HOGv22_0/U0_n_702
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.523 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.523    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_15_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.637 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.637    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_10_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.751 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.751    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_5_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.865 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.865    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.022 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[23]_i_2/CO[1]
                         net (fo=42, routed)          1.029    23.052    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[22]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.329    23.381 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[22]_i_24/O
                         net (fo=1, routed)           0.000    23.381    design_1_i/HOGv22_0/U0_n_706
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.931 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.931    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_16_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.045 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.045    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_11_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.159 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.159    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_6_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.273 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.273    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_3_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.501 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[22]_i_2/CO[2]
                         net (fo=44, routed)          0.857    25.358    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[21]
    SLICE_X26Y88         LUT2 (Prop_lut2_I1_O)        0.313    25.671 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[21]_i_25/O
                         net (fo=1, routed)           0.000    25.671    design_1_i/HOGv22_0/U0_n_710
    SLICE_X26Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.204 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.204    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_17_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.321 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    26.321    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_12_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.438 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.438    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_7_n_0
    SLICE_X26Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.555 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.555    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_3_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.672 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[21]_i_2/CO[3]
                         net (fo=46, routed)          1.235    27.907    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[20]
    SLICE_X27Y87         LUT2 (Prop_lut2_I1_O)        0.124    28.031 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[20]_i_27/O
                         net (fo=1, routed)           0.000    28.031    design_1_i/HOGv22_0/U0_n_714
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.581 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_19_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.695    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_14_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.809 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.809    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_9_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.923 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.923    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_4_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.037    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.308 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[20]_i_2/CO[0]
                         net (fo=48, routed)          1.104    30.412    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[19]
    SLICE_X33Y87         LUT2 (Prop_lut2_I1_O)        0.373    30.785 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[19]_i_28/O
                         net (fo=1, routed)           0.000    30.785    design_1_i/HOGv22_0/U0_n_718
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.335 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.335    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_20_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.449 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.449    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_15_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.563    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_10_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.677 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.677    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_5_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.791 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.791    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_3_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[19]_i_2/CO[1]
                         net (fo=49, routed)          0.886    32.834    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[3]
    SLICE_X30Y86         LUT6 (Prop_lut6_I4_O)        0.329    33.163 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[18]_i_28/O
                         net (fo=1, routed)           0.000    33.163    design_1_i/HOGv22_0/U0_n_193
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.696 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.696    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_21_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.813 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.813    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_16_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.930 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.930    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_11_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.047 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.047    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.164 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.164    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_3_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.393 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[18]_i_2/CO[2]
                         net (fo=51, routed)          0.747    35.140    design_1_i/HOGv22_0/U0/uut/U_sobel/A3/ratio10_in[2]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.310    35.450 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A3/Calculo_bin.ratio[17]_i_29/O
                         net (fo=1, routed)           0.000    35.450    design_1_i/HOGv22_0/U0_n_190
    SLICE_X31Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.000 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.000    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_22_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.114 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    36.114    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_17_n_0
    SLICE_X31Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.228 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.228    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_12_n_0
    SLICE_X31Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.342 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.342    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_7_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.456 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.456    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_3_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.570 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[17]_i_2/CO[3]
                         net (fo=53, routed)          1.229    37.799    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[17]
    SLICE_X32Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    38.394 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.394    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_24_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.511 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.511    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_19_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.628 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.628    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_14_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.745 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.745    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_9_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.862 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.862    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_4_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.979 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.979    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_3_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    39.233 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[16]_i_2/CO[0]
                         net (fo=55, routed)          0.952    40.185    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[16]
    SLICE_X34Y88         LUT3 (Prop_lut3_I0_O)        0.367    40.552 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29/O
                         net (fo=1, routed)           0.000    40.552    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio[15]_i_29_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.065 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.065    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_20_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.182 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.182    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_15_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.299 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.299    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_10_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.416 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.416    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_5_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.533 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    41.533    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_3_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.690 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[15]_i_2/CO[1]
                         net (fo=57, routed)          0.797    42.486    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[14]
    SLICE_X35Y86         LUT3 (Prop_lut3_I0_O)        0.332    42.818 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[14]_i_33/O
                         net (fo=1, routed)           0.000    42.818    design_1_i/HOGv22_0/U0_n_721
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.368 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.368    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_26_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.482 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.482    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_21_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.596 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.596    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_16_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.710 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.710    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_11_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.824 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.824    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_6_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.938 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.938    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_3_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.166 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[14]_i_2/CO[2]
                         net (fo=59, routed)          0.855    45.021    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.313    45.334 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[13]_i_34/O
                         net (fo=1, routed)           0.000    45.334    design_1_i/HOGv22_0/U0_n_724
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.884 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.884    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_27_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.998    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_22_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.112    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_17_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    46.226    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_12_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7/CO[3]
                         net (fo=1, routed)           0.000    46.340    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.454 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.454    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_3_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.568 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[13]_i_2/CO[3]
                         net (fo=62, routed)          1.223    47.792    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[13]
    SLICE_X40Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.372 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    48.372    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_29_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.486 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.486    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_24_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.600 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    48.600    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_19_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.714 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    48.714    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_14_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.828 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.828    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_9_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_4_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.056 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.056    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.327 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[12]_i_2/CO[0]
                         net (fo=62, routed)          0.946    50.273    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[11]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.373    50.646 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[11]_i_38/O
                         net (fo=1, routed)           0.000    50.646    design_1_i/HOGv22_0/U0_n_730
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.196 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.196    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_30_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    51.310    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_25_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.424 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.424    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_20_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.538 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    51.538    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_15_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.652 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    51.652    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_10_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.766 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.766    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_5_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.880 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.880    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_3_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.037 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[11]_i_2/CO[1]
                         net (fo=67, routed)          0.891    52.927    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[10]
    SLICE_X43Y85         LUT3 (Prop_lut3_I0_O)        0.329    53.256 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[10]_i_38/O
                         net (fo=1, routed)           0.000    53.256    design_1_i/HOGv22_0/U0_n_733
    SLICE_X43Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.806 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.806    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_31_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.920    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_26_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.034    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_21_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.148 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.148    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_16_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_11_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_6_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_3_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[10]_i_2/CO[2]
                         net (fo=67, routed)          1.061    55.780    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.313    56.093 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[9]_i_38/O
                         net (fo=1, routed)           0.000    56.093    design_1_i/HOGv22_0/U0_n_735
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_32_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    56.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_27_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_22_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17/CO[3]
                         net (fo=1, routed)           0.000    56.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_17_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_12_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_7_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    57.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_3_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[9]_i_2/CO[3]
                         net (fo=73, routed)          1.391    58.682    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[9]
    SLICE_X48Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    59.262 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    59.262    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_34_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.376 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.376    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_29_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.490 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.490    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_24_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.604 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.604    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_19_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.718 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.718    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_14_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.832 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.832    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_9_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.946 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.946    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_4_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.060 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.060    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_3_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    60.331 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[8]_i_2/CO[0]
                         net (fo=72, routed)          0.987    61.318    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[7]
    SLICE_X49Y85         LUT2 (Prop_lut2_I1_O)        0.373    61.691 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[7]_i_43/O
                         net (fo=1, routed)           0.000    61.691    design_1_i/HOGv22_0/U0_n_745
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.241 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.241    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_35_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.355    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_30_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.469    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_25_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.583    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_20_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.697 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.697    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_15_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.811 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.811    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_10_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.925 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.925    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_5_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.039 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    63.039    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_3_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.310 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[7]_i_2/CO[0]
                         net (fo=75, routed)          1.031    64.341    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.373    64.714 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[6]_i_43/O
                         net (fo=1, routed)           0.000    64.714    design_1_i/HOGv22_0/U0_n_749
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.264 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.264    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_35_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.378 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.378    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_30_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.492 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.492    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.606 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.606    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_20_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.720 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.720    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_15_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.834 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.834    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_10_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.948 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.948    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_5_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    66.062    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.333 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[6]_i_2/CO[0]
                         net (fo=72, routed)          1.140    67.473    design_1_i/HOGv22_0/uut/hog_cell_histogram_inst/ratio10_in[6]
    SLICE_X46Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    68.317 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.317    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_35_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.434 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.434    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_30_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.551 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.551    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_25_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.668 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.668    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_20_n_0
    SLICE_X46Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.785 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.785    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_15_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.902 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.902    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_10_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.019 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.019    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_5_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.136 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.136    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_3_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    69.390 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[5]_i_2/CO[0]
                         net (fo=72, routed)          1.070    70.460    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[4]
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.367    70.827 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[4]_i_43/O
                         net (fo=1, routed)           0.000    70.827    design_1_i/HOGv22_0/U0_n_757
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.377 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.377    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_35_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.491 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.491    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_30_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.605 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.605    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_25_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.719 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.719    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_20_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.833 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.833    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_15_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.947 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.947    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_10_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.061 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.061    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.175 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.175    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_3_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    72.446 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[4]_i_2/CO[0]
                         net (fo=71, routed)          1.124    73.571    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.373    73.944 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[3]_i_43/O
                         net (fo=1, routed)           0.000    73.944    design_1_i/HOGv22_0/U0_n_761
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.494 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.494    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_35_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.608 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.608    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_30_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.722 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.722    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_25_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.836 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.836    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_20_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.950 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.950    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_15_n_0
    SLICE_X37Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.064 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.064    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_10_n_0
    SLICE_X37Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.178 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.178    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_5_n_0
    SLICE_X37Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.292 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.292    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_3_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.563 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[3]_i_2/CO[0]
                         net (fo=74, routed)          1.096    76.659    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[2]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.373    77.032 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[2]_i_43/O
                         net (fo=1, routed)           0.000    77.032    design_1_i/HOGv22_0/U0_n_765
    SLICE_X36Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.565 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.565    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_35_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.682 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.682    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_30_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.799 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.799    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_25_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.916 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.916    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_20_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.033 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.033    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_15_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.150 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.150    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_10_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.267 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    78.267    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_5_n_0
    SLICE_X36Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.384 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.384    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_3_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    78.638 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[2]_i_2/CO[0]
                         net (fo=72, routed)          1.171    79.808    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ratio10_in[1]
    SLICE_X38Y81         LUT2 (Prop_lut2_I1_O)        0.367    80.175 r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio[1]_i_43/O
                         net (fo=1, routed)           0.000    80.175    design_1_i/HOGv22_0/U0_n_769
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.708 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.708    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_35_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.825 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    80.825    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_30_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.942 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.942    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_25_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.059 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.059    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_20_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.176 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.176    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_15_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.293 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.293    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_10_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.410 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.410    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.527 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    81.527    design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    81.781 r  design_1_i/HOGv22_0/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]_i_2/CO[0]
                         net (fo=74, routed)          1.028    82.809    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/ratio10_in[0]
    SLICE_X51Y82         LUT4 (Prop_lut4_I2_O)        0.367    83.176 r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/Calculo_bin.ratio[1]_i_1/O
                         net (fo=1, routed)           0.000    83.176    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[31]_1[1]
    SLICE_X51Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.458   127.637    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aclk
    SLICE_X51Y82         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]/C
                         clock pessimism              0.129   127.766    
                         clock uncertainty           -1.875   125.890    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.031   125.921    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/Calculo_bin.ratio_reg[1]
  -------------------------------------------------------------------
                         required time                        125.921    
                         arrival time                         -83.176    
  -------------------------------------------------------------------
                         slack                                 42.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.125%)  route 0.162ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/Q
                         net (fo=1, routed)           0.162     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[20]
    SLICE_X50Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.006     1.158    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.855%)  route 0.193ns (60.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.555     0.891    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[7]/Q
                         net (fo=2, routed)           0.193     1.212    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[7]
    SLICE_X50Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.007     1.159    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.230ns (50.944%)  route 0.221ns (49.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.552     0.888    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]/Q
                         net (fo=1, routed)           0.221     1.237    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_brcvd[9]
    SLICE_X46Y96         LUT3 (Prop_lut3_I0_O)        0.102     1.339 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/D[9]
    SLICE_X46Y96         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.824     1.190    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X46Y96         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.131     1.286    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.573%)  route 0.195ns (60.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X47Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[3]/Q
                         net (fo=2, routed)           0.195     1.216    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[3]
    SLICE_X50Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.010     1.162    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.802%)  route 0.173ns (48.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.641     0.977    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/Q
                         net (fo=1, routed)           0.173     1.291    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0[18]
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.336 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata1_out[18]
    SLICE_X32Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.826     1.192    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[18]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.407%)  route 0.226ns (61.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y98         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[10]/Q
                         net (fo=1, routed)           0.226     1.259    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[10]
    SLICE_X52Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y97         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.046     1.198    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/bin_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/average_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.978%)  route 0.251ns (64.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.553     0.889    design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/s00_axis_aclk
    SLICE_X52Y50         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/bin_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/bin_sum_reg[11]/Q
                         net (fo=4, routed)           0.251     1.281    design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/bin_sum_reg_n_0_[11]
    SLICE_X46Y51         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/average_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.825     1.191    design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/s00_axis_aclk
    SLICE_X46Y51         FDRE                                         r  design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/average_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.063     1.219    design_1_i/HOGv22_0/U0/uut/hog_block_histogram_inst/average_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.274ns (52.973%)  route 0.243ns (47.027%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.552     0.888    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y96         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/Q
                         net (fo=2, routed)           0.243     1.295    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[13]
    SLICE_X52Y102        LUT4 (Prop_lut4_I3_O)        0.045     1.340 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_4/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_4_n_0
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.405 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.405    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]_i_2_n_6
    SLICE_X52Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.907     1.273    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.340%)  route 0.217ns (60.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.217     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.148ns (34.892%)  route 0.276ns (65.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X42Y99         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[7]/Q
                         net (fo=2, routed)           0.276     1.317    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[7]
    SLICE_X42Y104        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.910     1.276    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y104        FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X42Y104        FDRE (Hold_fdre_C_D)         0.006     1.247    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X2Y21    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         125.000     122.424    RAMB36_X2Y21    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         125.000     122.424    RAMB36_X3Y17    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         125.000     122.424    RAMB36_X3Y17    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X35Y54    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y64    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y64    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X34Y64    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X33Y65    design_1_i/HOGv22_0/U0/uut/blocos.sceldas_X_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         62.500      61.250     SLICE_X54Y108   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      116.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.788ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.580ns (10.523%)  route 4.932ns (89.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 127.650 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.328     8.711    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/reset
    SLICE_X47Y83         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.471   127.650    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X47Y83         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]_rep/C
                         clock pessimism              0.129   127.779    
                         clock uncertainty           -1.875   125.903    
    SLICE_X47Y83         FDCE (Recov_fdce_C_CLR)     -0.405   125.498    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]_rep
  -------------------------------------------------------------------
                         required time                        125.498    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                116.788    

Slack (MET) :             116.874ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.580ns (10.523%)  route 4.932ns (89.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 127.650 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.328     8.711    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/reset
    SLICE_X46Y83         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.471   127.650    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y83         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]/C
                         clock pessimism              0.129   127.779    
                         clock uncertainty           -1.875   125.903    
    SLICE_X46Y83         FDCE (Recov_fdce_C_CLR)     -0.319   125.584    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                        125.584    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                116.874    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[276]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[276]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[276]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[276]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[277]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[277]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[277]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[277]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[284]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[284]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[284]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[284]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[285]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[285]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[285]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[285]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[292]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[292]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[292]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[292]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             116.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[293]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X47Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[293]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X47Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[293]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.405   125.497    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[293]
  -------------------------------------------------------------------
                         required time                        125.497    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                116.933    

Slack (MET) :             117.019ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/reset
    SLICE_X46Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[4]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X46Y82         FDCE (Recov_fdce_C_CLR)     -0.319   125.583    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[4]
  -------------------------------------------------------------------
                         required time                        125.583    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                117.019    

Slack (MET) :             117.019ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_fpga_0 rise@125.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.580ns (10.809%)  route 4.786ns (89.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 127.649 - 125.000 ) 
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.875ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.905     3.199    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.456     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         1.604     5.259    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.383 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        3.182     8.565    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/reset
    SLICE_X46Y82         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    125.000   125.000 r  
    PS7_X0Y0             PS7                          0.000   125.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   126.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   126.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        1.470   127.649    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/s00_axis_aclk
    SLICE_X46Y82         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[5]/C
                         clock pessimism              0.129   127.778    
                         clock uncertainty           -1.875   125.902    
    SLICE_X46Y82         FDCE (Recov_fdce_C_CLR)     -0.319   125.583    design_1_i/HOGv22_0/U0/uut/U_sobel/A2/sh_pixel_out_reg[5]
  -------------------------------------------------------------------
                         required time                        125.583    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                117.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[564]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.703%)  route 0.928ns (83.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.244     2.110    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X40Y95         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[564]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.824     1.190    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X40Y95         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[564]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg[564]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.748%)  route 0.925ns (83.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.241     2.107    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y93         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.820     1.186    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y93         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.748%)  route 0.925ns (83.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.241     2.107    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y93         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.820     1.186    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y93         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.748%)  route 0.925ns (83.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.241     2.107    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y93         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.820     1.186    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y93         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.186ns (16.748%)  route 0.925ns (83.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.241     2.107    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y93         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.820     1.186    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y93         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.186ns (15.839%)  route 0.988ns (84.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.305     2.170    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y92         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.819     1.185    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.186ns (15.839%)  route 0.988ns (84.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.305     2.170    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y92         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.819     1.185    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y92         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/row_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/border_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.904%)  route 1.062ns (85.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.378     2.244    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X51Y91         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/border_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.819     1.185    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X51Y91         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/border_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/border_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_ack_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.186ns (14.287%)  route 1.116ns (85.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.432     2.298    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X50Y90         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.819     1.185    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X50Y90         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_ack_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.186ns (14.057%)  route 1.137ns (85.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.660     0.996    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X63Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=119, routed)         0.684     1.821    design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/s00_axis_aresetn
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.866 f  design_1_i/HOGv22_0/U0/uut/hog_cell_histogram_inst/ack_out_i_1/O
                         net (fo=3248, routed)        0.454     2.319    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/reset
    SLICE_X52Y90         FDCE                                         f  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6153, routed)        0.819     1.185    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s00_axis_aclk
    SLICE_X52Y90         FDCE                                         r  design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.058    design_1_i/HOGv22_0/U0/uut/U_sobel/A1/s_FIFO_reg_reg_c_13
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  1.261    





