Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 27 16:15:21 2025
| Host         : RAM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    66 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           20 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |            2080 |          484 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Data_mem/RAM[13][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[6][31]_i_1_n_0         |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[11][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[29][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[28][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[2][31]_i_1_n_0         |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[30][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[15][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[23][31]_i_1_n_0        |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[1][31]_i_1_n_0         |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[20][31]_i_1_n_0        |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[7][31]_i_1_n_0         |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM                        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[16][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[10][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[18][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[9][31]_i_1_n_0         |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[12][31]_i_1_n_0        |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[22][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[24][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[14][31]_i_1_n_0        |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[0][31]_i_1_n_0         |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | Data_mem/RAM[17][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[25][31]_i_1_n_0        |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[19][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[26][31]_i_1_n_0        |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[27][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[34][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[46][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[53][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[54][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[55][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[58][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[36][31]_i_1_n_0        |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[41][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[32][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[43][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[57][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[31][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[50][31]_i_1_n_0        |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | Data_mem/RAM[33][31]_i_1_n_0        |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[49][31]_i_1_n_0        |                  |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[56][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[59][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[47][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[45][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[3][31]_i_1_n_0         |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[51][31]_i_1_n_0        |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Data_mem/RAM[35][31]_i_1_n_0        |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | Data_mem/RAM[4][31]_i_1_n_0         |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[52][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[42][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[44][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[39][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[37][31]_i_1_n_0        |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | Data_mem/RAM[48][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[40][31]_i_1_n_0        |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Data_mem/RAM[38][31]_i_1_n_0        |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Data_mem/RAM[8][31]_i_1_n_0         |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | Data_mem/RAM[61][31]_i_1_n_0        |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[5][31]_i_1_n_0         |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[60][31]_i_1_n_0        |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Data_mem/RAM[62][31]_i_1_n_0        |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG |                                     | reset_IBUF       |               23 |             36 |         1.57 |
|  clk_IBUF_BUFG | Data_mem/RAM[21][31]_i_1_n_0        |                  |               10 |             64 |         6.40 |
|  clk_IBUF_BUFG | cpu/controler/cond_logic/ff2/p_0_in |                  |               11 |             88 |         8.00 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


