	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Smu\\Std\\.IfxSmuStdby.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.src ..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c'

	
$TC162
	.sdecl	'.zrodata.IfxSmuStdby..1.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-266042972
	.sdecl	'.zrodata.IfxSmuStdby..2.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	-266042968
	.sdecl	'.zrodata.IfxSmuStdby..3.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	-266042980
	.sdecl	'.zrodata.IfxSmuStdby..4.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..4.cnt'
	.align	2
.4.cnt:	.type	object
	.size	.4.cnt,4
	.word	-266043000
	.sdecl	'.zrodata.IfxSmuStdby..5.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..5.cnt'
	.align	2
.5.cnt:	.type	object
	.size	.5.cnt,4
	.word	-266042996
	.sdecl	'.zrodata.IfxSmuStdby..6.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..6.cnt'
	.align	2
.6.cnt:	.type	object
	.size	.6.cnt,4
	.word	-266042984
	.sdecl	'.zrodata.IfxSmuStdby..7.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..7.cnt'
	.align	2
.7.cnt:	.type	object
	.size	.7.cnt,4
	.word	-266043280
	.sdecl	'.zrodata.IfxSmuStdby..8.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..8.cnt'
	.align	2
.8.cnt:	.type	object
	.size	.8.cnt,4
	.word	10855845
	.sdecl	'.zrodata.IfxSmuStdby..9.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..9.cnt'
	.align	2
.9.cnt:	.type	object
	.size	.9.cnt,4
	.word	-266043288
	.sdecl	'.zrodata.IfxSmuStdby..10.cnt',data,rom
	.sect	'.zrodata.IfxSmuStdby..10.cnt'
	.align	2
.10.cnt:	.type	object
	.size	.10.cnt,4
	.word	-266043276
	
	.sdecl	'.text.IfxSmuStdby.IfxSmuStdby_setFaultSignalAGConfigEventFlags',code,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.text.IfxSmuStdby.IfxSmuStdby_setFaultSignalAGConfigEventFlags'
	.align	2
	
	.global	IfxSmuStdby_setFaultSignalAGConfigEventFlags

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     2   * \file IfxSmuStdby.c
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     3   * \brief SMU  basic functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     4   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     6   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     7   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     8   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    10   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    15   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    17   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    24   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    31   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    39   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    40   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    41  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    42  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    43  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    44  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    45  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    46  #include "IfxSmuStdby.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    47  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    48  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    49  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    50  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    51  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    52  void IfxSmuStdby_setFaultSignalAGConfigEventFlags(uint8 alarmGroup, uint32 flags)
; Function IfxSmuStdby_setFaultSignalAGConfigEventFlags
.L24:
IfxSmuStdby_setFaultSignalAGConfigEventFlags:	.type	func
	mov	d8,d4
.L131:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    53  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    54      Ifx_PMS_AGFSP_STDBY0 AgfspStdby20;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    55      Ifx_PMS_AGFSP_STDBY1 AgfspStdby21;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    56      uint16               passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d10,d5
	call	IfxScuWdt_getSafetyWatchdogPassword
.L130:
	mov	d9,d2
.L133:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    57      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    58      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L132:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    59  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    60      if (alarmGroup == 20U)
	mov	d15,#20
.L199:
	jne	d15,d8,.L2
.L200:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    61      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    62          AgfspStdby20.U         = PMS_AGFSP_STDBY0.U;
	ld.w	d15,.1.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
.L201:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    63          AgfspStdby20.U         = flags & 0x0000FFFFU;
	insert	d15,d10,#0,#16,#16
	j	.L3
.L2:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    64          AgfspStdby20.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    65          PMS_AGFSP_STDBY0.U     = AgfspStdby20.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    66      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    67      else if (alarmGroup == 21U)
	mov	d15,#21
.L202:
	jne	d15,d8,.L4
.L203:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    68      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    69          AgfspStdby21.U         = PMS_AGFSP_STDBY1.U;
	ld.w	d15,.2.cnt
	mov.a	a15,d15
	ld.w	d15,[a15]
.L204:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    70          AgfspStdby21.U         = flags & 0x0001FFFFU;
	insert	d15,d10,#0,#17,#15
.L3:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    71          AgfspStdby21.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    72          PMS_AGFSP_STDBY1.U     = AgfspStdby21.U;
	insert	d15,d15,#1,#30,#1
	st.w	[a15],d15
.L4:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    73      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    74      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    75      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    76          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    77      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    78  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    79      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    80      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d9
.L134:
	j	IfxScuWdt_setSafetyEndinit
.L62:
	
__IfxSmuStdby_setFaultSignalAGConfigEventFlags_function_end:
	.size	IfxSmuStdby_setFaultSignalAGConfigEventFlags,__IfxSmuStdby_setFaultSignalAGConfigEventFlags_function_end-IfxSmuStdby_setFaultSignalAGConfigEventFlags
.L41:
	; End of function
	
	.sdecl	'.text.IfxSmuStdby.IfxSmuStdby_setFaultSignalAlarmConfigEventFlag',code,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.text.IfxSmuStdby.IfxSmuStdby_setFaultSignalAlarmConfigEventFlag'
	.align	2
	
	.global	IfxSmuStdby_setFaultSignalAlarmConfigEventFlag

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    81  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    82  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    83  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    84  void IfxSmuStdby_setFaultSignalAlarmConfigEventFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_FaultSignalAlarmConfigFlagEvent enable)
; Function IfxSmuStdby_setFaultSignalAlarmConfigEventFlag
.L26:
IfxSmuStdby_setFaultSignalAlarmConfigEventFlag:	.type	func
	mov	d8,d4
.L136:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    85  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    86      Ifx_PMS_AGFSP_STDBY0 AgfspStdby20;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    87      Ifx_PMS_AGFSP_STDBY1 AgfspStdby21;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    88      uint16               passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	e10,d5,d6
	call	IfxScuWdt_getSafetyWatchdogPassword
.L135:
	mov	d9,d2
.L138:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    89      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    90      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d9
	call	IfxScuWdt_clearSafetyEndinit
.L137:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    91  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    92      if (alarmGroup == 20U)
	mov	d15,#20
.L209:
	jne	d15,d8,.L5
.L210:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    93      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    94          AgfspStdby20.U = PMS_AGFSP_STDBY0.U;
	ld.w	d0,.1.cnt
.L211:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    95  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    96          if (enable)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    97          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    98              AgfspStdby20.U |= 1U << alarmNum;
	mov	d1,#1
.L212:
	mov.a	a15,d0
.L139:
	sh	d1,d1,d11
.L140:
	ld.w	d0,[a15]
.L141:
	jeq	d10,#0,.L6
.L142:
	or	d0,d1
	j	.L7
.L6:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	    99          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   100          else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   101          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   102              AgfspStdby20.U &= ~(1U << alarmNum);
	mov	d15,#-1
	xor	d1,d15
.L213:
	and	d0,d1
.L7:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   103          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   104  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   105          AgfspStdby20.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   106          PMS_AGFSP_STDBY0.U     = AgfspStdby20.U;
	insert	d0,d0,#1,#30,#1
	st.w	[a15],d0
.L214:
	j	.L8
.L5:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   107      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   108      else if (alarmGroup == 21U)
	mov	d15,#21
.L215:
	jne	d15,d8,.L9
.L216:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   109      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   110          AgfspStdby21.U = PMS_AGFSP_STDBY1.U;
	ld.w	d15,.2.cnt
.L217:
	mov	d0,#1
.L218:
	mov.a	a15,d15
.L143:
	sh	d0,d0,d11
.L144:
	ld.w	d15,[a15]
.L145:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   111  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   112          if (enable)
	jeq	d10,#0,.L10
.L146:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   113          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   114              AgfspStdby21.U |= 1U << alarmNum;
	or	d15,d0
	j	.L11
.L10:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   115          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   116          else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   117          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   118              AgfspStdby21.U &= ~(1U << alarmNum);
	mov	d1,#-1
	xor	d0,d1
.L219:
	and	d15,d0
.L11:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   119          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   120  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   121          AgfspStdby21.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   122          PMS_AGFSP_STDBY1.U     = AgfspStdby21.U;
	insert	d15,d15,#1,#30,#1
	st.w	[a15],d15
.L9:
.L8:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   123      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   124      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   125      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   126          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   127      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   128  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   129      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   130      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d9
.L147:
	j	IfxScuWdt_setSafetyEndinit
.L73:
	
__IfxSmuStdby_setFaultSignalAlarmConfigEventFlag_function_end:
	.size	IfxSmuStdby_setFaultSignalAlarmConfigEventFlag,__IfxSmuStdby_setFaultSignalAlarmConfigEventFlag_function_end-IfxSmuStdby_setFaultSignalAlarmConfigEventFlag
.L46:
	; End of function
	
	.sdecl	'.text.IfxSmuStdby.IfxSmuStdby_setSmuStdbyAlarmStatusFlag',code,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.text.IfxSmuStdby.IfxSmuStdby_setSmuStdbyAlarmStatusFlag'
	.align	2
	
	.global	IfxSmuStdby_setSmuStdbyAlarmStatusFlag

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   131  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   132  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   133  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   134  void IfxSmuStdby_setSmuStdbyAlarmStatusFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_AlarmStatusFlag status)
; Function IfxSmuStdby_setSmuStdbyAlarmStatusFlag
.L28:
IfxSmuStdby_setSmuStdbyAlarmStatusFlag:	.type	func
	mov	d11,d4
.L149:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   135  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   136      Ifx_PMS_AG_STDBY0 AgStdby20;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   137      Ifx_PMS_AG_STDBY1 AgStdby21;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   138      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   139  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   140      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
	mov	e8,d6,d5
	call	IfxScuWdt_getSafetyWatchdogPassword
.L148:
	mov	d10,d2
.L151:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   141      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   142      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d10
	call	IfxScuWdt_clearSafetyEndinit
.L150:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   143  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   144      cmdStdby.U         = PMS_CMD_STDBY.U;
	ld.w	d0,.3.cnt
.L224:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   145      cmdStdby.B.ASCE    = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   146      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   147      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   148  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   149      if (alarmGroup == 20U)
	mov	d15,#20
.L225:
	mov.a	a15,d0
.L226:
	mov	d0,#1
.L227:
	ld.w	d1,[a15]
.L152:
	insert	d1,d1,#1,#3,#1
.L228:
	insert	d1,d1,#1,#30,#1
	st.w	[a15],d1
.L229:
	jne	d15,d11,.L12
.L230:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   150      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   151          AgStdby20.U = PMS_AG_STDBY0.U;
	ld.w	d1,.4.cnt
.L153:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   152  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   153          if (status == IfxSmuStdby_AlarmStatusFlag_faultExist)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   154          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   155              AgStdby20.U |= 1U << alarmNum;
	sh	d0,d0,d8
.L154:
	mov.a	a15,d1
	ld.w	d15,[a15]
.L155:
	jne	d9,#1,.L13
.L156:
	or	d15,d0
	j	.L15
.L13:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   156          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   157          else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   158          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   159              AgStdby20.U &= ~(1U << alarmNum);
	mov	d1,#-1
	xor	d0,d1
.L231:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   160          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   161  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   162          PMS_AG_STDBY0.U = AgStdby20.U;
	and	d15,d0
	j	.L15
.L12:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   163      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   164      else if (alarmGroup == 21U)
	mov	d15,#21
.L232:
	jne	d15,d11,.L16
.L233:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   165      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   166          AgStdby21.U = PMS_AG_STDBY1.U;
	ld.w	d15,.5.cnt
.L158:
	sh	d0,d0,d8
.L159:
	mov.a	a15,d15
	ld.w	d15,[a15]
.L160:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   167  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   168          if (status == IfxSmuStdby_AlarmStatusFlag_faultExist)
	jne	d9,#1,.L17
.L161:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   169          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   170              AgStdby21.U |= 1U << alarmNum;
	or	d15,d0
	j	.L18
.L17:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   171          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   172          else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   173          {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   174              AgStdby21.U &= ~(1U << alarmNum);
	mov	d1,#-1
.L157:
	xor	d0,d1
.L234:
	and	d15,d0
.L18:
.L15:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   175          }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   176  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   177          PMS_AG_STDBY1.U = AgStdby21.U;
	st.w	[a15],d15
.L16:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   178      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   179      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   180      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   181          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   182      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   183  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   184      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   185      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d10
.L162:
	j	IfxScuWdt_setSafetyEndinit
.L81:
	
__IfxSmuStdby_setSmuStdbyAlarmStatusFlag_function_end:
	.size	IfxSmuStdby_setSmuStdbyAlarmStatusFlag,__IfxSmuStdby_setSmuStdbyAlarmStatusFlag_function_end-IfxSmuStdby_setSmuStdbyAlarmStatusFlag
.L51:
	; End of function
	
	.sdecl	'.text.IfxSmuStdby.IfxSmuStdby_startSmuStdbyMonBist',code,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.text.IfxSmuStdby.IfxSmuStdby_startSmuStdbyMonBist'
	.align	2
	
	.global	IfxSmuStdby_startSmuStdbyMonBist

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   186  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   187  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   188  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   189  void IfxSmuStdby_startSmuStdbyMonBist(void)
; Function IfxSmuStdby_startSmuStdbyMonBist
.L30:
IfxSmuStdby_startSmuStdbyMonBist:	.type	func
	sub.a	a10,#8
.L95:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     2   * \file IfxSmuStdby.h
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     3   * \brief SMU  basic functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     4   * \ingroup IfxLld_Smu
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     5   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     8   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     9   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    11   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    16   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    18   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    25   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    32   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    40   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    41   * \defgroup IfxLld_Smu_Std_Stdby STDBY
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    42   * \ingroup IfxLld_Smu_Std
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    43   * \defgroup IfxLld_Smu_Std_Stdby_Enumerations Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    44   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    45   * \defgroup IfxLld_Smu_Std_Stdby_StdByFunctions StdBy Functions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    46   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    47   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    48  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    49  #ifndef IFXSMUSTDBY_H
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    50  #define IFXSMUSTDBY_H 1
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    51  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    52  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    53  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    54  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    55  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    56  #include "_Impl/IfxSmu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    57  #include "IfxSmu_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    58  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    59  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    60  #include "IfxPms_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    61  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    63  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    64  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    65  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    66  /** \addtogroup IfxLld_Smu_Std_Stdby_Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    67   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    68  /** \brief This bit  (CMD_STDBY.B.ASCE) controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    69   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    70   * 0B SMU_stdby alarm status bits in AGi cannot be cleared.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    71   * 1B SMU_stdby alarm status bits in AGi can be cleared
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    72   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    73  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    74  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    75      IfxSmuStdby_AlarmStatusClear_disable = 0,  /**< \brief SMU_stdby alarm status bits in AGi cannot be cleared. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    76      IfxSmuStdby_AlarmStatusClear_enable  = 1   /**< \brief SMU_stdby alarm status bits in AGi can be cleared */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    77  } IfxSmuStdby_AlarmStatusClear;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    78  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    79  /** \brief Status flag for alarm (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    80   * 0B Status flag  does not report a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    81   * 1B Status flag reports a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    82   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    83  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    84  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    85      IfxSmuStdby_AlarmStatusFlag_noFaultExist = 0,  /**< \brief Status flag does not report a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    86      IfxSmuStdby_AlarmStatusFlag_faultExist   = 1   /**< \brief Status flag reports a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    87  } IfxSmuStdby_AlarmStatusFlag;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    88  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    89  /** \brief Fault signaling configuration flag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    90   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    91  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    92  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    93      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_disable = 0,  /**< \brief FSP disabled for this alarm event */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    94      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_enable  = 1   /**< \brief FSP enabled for this alarm event. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    95  } IfxSmuStdby_FaultSignalAlarmConfigFlagEvent;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    96  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    97  /** \brief Error Pin Fault State Status  (AG2i_STDBY.B.FSPERR)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    98   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    99  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   100  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   101      IfxSmuStdby_FspErrorPinFaultState_noFault = 0,  /**< \brief Error pin was not set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   102      IfxSmuStdby_FspErrorPinFaultState_fault   = 1   /**< \brief The Error pin was set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   103  } IfxSmuStdby_FspErrorPinFaultState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   104  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   105  /** \brief SMU_stdby Error pin function to be able set Pin to fault state. (CMD_STDBY.B.FSP0EN or CMD_STDBY.B.FSP1EN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   106   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   107  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   108  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   109      IfxSmuStdby_FspErrorPinState_inactive = 0,  /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   110      IfxSmuStdby_FspErrorPinState_active   = 1   /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   111  } IfxSmuStdby_FspErrorPinState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   112  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   113  /** \brief SMU_stdby Module Enable(CMD_STDBY.B.SMUEN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   114   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   115  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   116  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   117      IfxSmuStdby_SmuStdbyModuleState_disable = 0,  /**< \brief SMU_stdby disabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   118      IfxSmuStdby_SmuStdbyModuleState_enable  = 1   /**< \brief SMU_stdby enabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   119  } IfxSmuStdby_SmuStdbyModuleState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   120  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   121  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   122  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   123  /** \addtogroup IfxLld_Smu_Std_Stdby_StdByFunctions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   124   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   125  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   126  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   127  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   128  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   129  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   130  /** \brief This function clears the TSTEN, TSTRUN, TSTDONE, TSTOK, SMUERR and PMSERR flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   131   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   132   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   133  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   134  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   135  /** \brief This function enable / disables he Alarm status clear in the Smu Standby command register .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   136   * This controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   137   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   138   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   139   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   140  IFX_INLINE void IfxSmuStdby_enableAlarmStatusClear(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   141  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   142  /** \brief This function enables the Smu Standby module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   143   * \param enable SMU standby enable/disable Module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   144   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   145   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   146  IFX_INLINE void IfxSmuStdby_enableSmuStdby(IfxSmuStdby_SmuStdbyModuleState enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   147  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   148  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   149   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   150   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   151  IFX_INLINE void IfxSmuStdby_enableSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   152  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   153  /** \brief Funtion returns Smu Standby Alarm Group status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   154   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   155   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   156   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   157  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmGroupStatus(uint8 alarmGroup);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   158  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   159  /** \brief Funtion returns Smu Standby Alarm status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   160   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   161   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   162   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   163   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   164  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmStatus(uint8 alarmGroup, uint8 alarmNum);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   165  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   166  /** \brief This function returns the SMU standby module status (enabled/disabled).
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   167   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   168   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   169  IFX_INLINE IfxSmuStdby_SmuStdbyModuleState IfxSmuStdby_getSmuStdbyModuleStatus(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   170  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   171  /** \brief This function returns the Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   172   * \return Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   173   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   174  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistPmsErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   175  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   176  /** \brief This function returns the Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   177   * \return Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   178   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   179  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistSmuErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   180  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   181  /** \brief This function returns the Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   182   * \return Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   183   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   184  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestDoneFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   185  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   186  /** \brief This function returns the Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   187   * \return Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   188   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   189  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestOkFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   190  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   191  /** \brief This function returns the Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   192   * \return Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   193   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   194  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestRunFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   195  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   196  /** \brief This function sets FSP0 Error pin fault indication function .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   197   * \param active Set FSP0 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   198   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   199   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   200  IFX_INLINE void IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   201  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   202  /** \brief This function sets FSP1 Error pin fault indication function.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   203   * \param active Set FSP1 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   204   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   205   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   206  IFX_INLINE void IfxSmuStdby_setFsp1ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   207  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   208  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   209  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   210  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   211  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   212  /** \brief Function to configure FSP Alarm group functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   213   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   214   * \param flags Fault Signal Alarm Group config event flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   215   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   216   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   217  IFX_EXTERN void IfxSmuStdby_setFaultSignalAGConfigEventFlags(uint8 alarmGroup, uint32 flags);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   218  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   219  /** \brief Function to configure FSP functionality , FaultSignalAlarmConfigEventFlag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   220   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   221   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   222   * \param enable enable/disable Fault Signal Alarm config event flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   223   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   224   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   225  IFX_EXTERN void IfxSmuStdby_setFaultSignalAlarmConfigEventFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_FaultSignalAlarmConfigFlagEvent enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   226  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   227  /** \brief Function to configure alarm status. (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   228   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   229   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   230   * \param status enable/disable Alarm status flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   232   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   233  IFX_EXTERN void IfxSmuStdby_setSmuStdbyAlarmStatusFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_AlarmStatusFlag status);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   234  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   235  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   236   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   237   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   238  IFX_EXTERN void IfxSmuStdby_startSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   239  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   240  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   241  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   242  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   243  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   244  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   245  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   246  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   247  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   248      Ifx_PMS_MONBISTCTRL monBistCtrl;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   249      uint16              passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L164:
	mov	d15,d2
.L166:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   250  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   251      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   252      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L165:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   253  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   254      monBistCtrl.U         = PMS_MONBISTCTRL.U;
	ld.w	d0,.6.cnt
.L239:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   255      monBistCtrl.B.TSTCLR  = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   256      monBistCtrl.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   257      PMS_MONBISTCTRL.U     = monBistCtrl.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   258  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   259      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   260      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d15
.L168:
	mov.a	a12,d0
	ld.w	d0,[a12]
.L169:
	insert	d0,d0,#1,#1,#1
.L240:
	insert	d0,d0,#1,#30,#1
	st.w	[a12],d0
.L241:
	call	IfxScuWdt_setSafetyEndinit
.L96:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   190  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   191      IfxSmuStdby_clearSmuStdbyMonBistFlags();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   192      uint16          passwd  = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L170:
	mov	d8,d2
.L171:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   193      volatile uint32 timeout = 0x1000U;
	mov	d9,#4096
	st.w	[a10],d9
.L242:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   194      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   195      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L243:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   196  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   197      PMS_MONFILT.U = 0x20000000U;
	ld.w	d15,.7.cnt
.L167:
	movh	d0,#8192
.L244:
	mov.a	a13,d15
.L245:
	st.w	[a13],d0

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   198  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   199      while ((PMS_MONFILT.U != 0x20000000U) && (timeout--)) // TO DO: Is wait needed? added based on SoC Ver request , to be confirmed from Concept
.L19:
	ld.w	d15,[a13]
.L246:
	jeq	d15,d0,.L20
.L247:
	ld.w	d15,[a10]
	ld.w	d1,[a10]
.L248:
	add	d1,#-1
	st.w	[a10],d1
.L249:
	jne	d15,#0,.L19
.L20:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   200      {}
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   201  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   202      PMS_MONCTRL.U = 0xa5a5a5U;
	ld.w	d15,.9.cnt
.L250:
	ld.w	d0,.8.cnt
.L251:
	mov.a	a15,d15
.L252:
	st.w	[a15],d0
.L253:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   203      timeout       = 0x1000U;
	st.w	[a10],d9

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   204  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   205      while ((PMS_MONCTRL.U != 0xa5a5a5U) && (timeout--))  // TO DO: Is wait needed? added based on SoC Ver request , to be confirmed from Concept
.L21:
	ld.w	d15,[a15]
.L254:
	jeq	d15,d0,.L22
.L255:
	ld.w	d15,[a10]
	ld.w	d1,[a10]
.L256:
	add	d1,#-1
	st.w	[a10],d1
.L257:
	jne	d15,#0,.L21
.L22:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   206  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   207      {}
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   208  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   209      PMS_PMSIEN.U &= ~0x00000FFFU;
	ld.w	d15,.10.cnt
.L258:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   210      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   211      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
.L172:
	mov.a	a15,d15
	ld.w	d15,[a15]
.L259:
	insert	d15,d15,#0,#0,#12
	st.w	[a15],d15
.L260:
	call	IfxScuWdt_setSafetyEndinit
.L173:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   212  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   213      IfxSmuStdby_setFaultSignalAGConfigEventFlags(20, 0U);
	mov	d4,#20
.L261:
	mov	d5,#0
	call	IfxSmuStdby_setFaultSignalAGConfigEventFlags
.L262:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   214      IfxSmuStdby_setFaultSignalAGConfigEventFlags(21, 0U);
	mov	d4,#21
.L263:
	mov	d5,#0
	call	IfxSmuStdby_setFaultSignalAGConfigEventFlags
.L105:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     2   * \file IfxSmuStdby.h
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     3   * \brief SMU  basic functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     4   * \ingroup IfxLld_Smu
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     5   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     8   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     9   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    11   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    16   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    18   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    25   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    32   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    40   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    41   * \defgroup IfxLld_Smu_Std_Stdby STDBY
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    42   * \ingroup IfxLld_Smu_Std
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    43   * \defgroup IfxLld_Smu_Std_Stdby_Enumerations Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    44   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    45   * \defgroup IfxLld_Smu_Std_Stdby_StdByFunctions StdBy Functions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    46   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    47   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    48  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    49  #ifndef IFXSMUSTDBY_H
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    50  #define IFXSMUSTDBY_H 1
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    51  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    52  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    53  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    54  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    55  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    56  #include "_Impl/IfxSmu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    57  #include "IfxSmu_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    58  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    59  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    60  #include "IfxPms_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    61  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    63  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    64  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    65  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    66  /** \addtogroup IfxLld_Smu_Std_Stdby_Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    67   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    68  /** \brief This bit  (CMD_STDBY.B.ASCE) controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    69   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    70   * 0B SMU_stdby alarm status bits in AGi cannot be cleared.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    71   * 1B SMU_stdby alarm status bits in AGi can be cleared
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    72   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    73  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    74  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    75      IfxSmuStdby_AlarmStatusClear_disable = 0,  /**< \brief SMU_stdby alarm status bits in AGi cannot be cleared. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    76      IfxSmuStdby_AlarmStatusClear_enable  = 1   /**< \brief SMU_stdby alarm status bits in AGi can be cleared */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    77  } IfxSmuStdby_AlarmStatusClear;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    78  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    79  /** \brief Status flag for alarm (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    80   * 0B Status flag  does not report a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    81   * 1B Status flag reports a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    82   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    83  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    84  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    85      IfxSmuStdby_AlarmStatusFlag_noFaultExist = 0,  /**< \brief Status flag does not report a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    86      IfxSmuStdby_AlarmStatusFlag_faultExist   = 1   /**< \brief Status flag reports a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    87  } IfxSmuStdby_AlarmStatusFlag;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    88  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    89  /** \brief Fault signaling configuration flag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    90   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    91  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    92  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    93      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_disable = 0,  /**< \brief FSP disabled for this alarm event */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    94      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_enable  = 1   /**< \brief FSP enabled for this alarm event. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    95  } IfxSmuStdby_FaultSignalAlarmConfigFlagEvent;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    96  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    97  /** \brief Error Pin Fault State Status  (AG2i_STDBY.B.FSPERR)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    98   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    99  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   100  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   101      IfxSmuStdby_FspErrorPinFaultState_noFault = 0,  /**< \brief Error pin was not set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   102      IfxSmuStdby_FspErrorPinFaultState_fault   = 1   /**< \brief The Error pin was set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   103  } IfxSmuStdby_FspErrorPinFaultState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   104  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   105  /** \brief SMU_stdby Error pin function to be able set Pin to fault state. (CMD_STDBY.B.FSP0EN or CMD_STDBY.B.FSP1EN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   106   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   107  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   108  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   109      IfxSmuStdby_FspErrorPinState_inactive = 0,  /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   110      IfxSmuStdby_FspErrorPinState_active   = 1   /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   111  } IfxSmuStdby_FspErrorPinState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   112  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   113  /** \brief SMU_stdby Module Enable(CMD_STDBY.B.SMUEN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   114   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   115  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   116  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   117      IfxSmuStdby_SmuStdbyModuleState_disable = 0,  /**< \brief SMU_stdby disabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   118      IfxSmuStdby_SmuStdbyModuleState_enable  = 1   /**< \brief SMU_stdby enabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   119  } IfxSmuStdby_SmuStdbyModuleState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   120  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   121  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   122  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   123  /** \addtogroup IfxLld_Smu_Std_Stdby_StdByFunctions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   124   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   125  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   126  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   127  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   128  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   129  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   130  /** \brief This function clears the TSTEN, TSTRUN, TSTDONE, TSTOK, SMUERR and PMSERR flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   131   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   132   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   133  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   134  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   135  /** \brief This function enable / disables he Alarm status clear in the Smu Standby command register .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   136   * This controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   137   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   138   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   139   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   140  IFX_INLINE void IfxSmuStdby_enableAlarmStatusClear(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   141  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   142  /** \brief This function enables the Smu Standby module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   143   * \param enable SMU standby enable/disable Module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   144   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   145   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   146  IFX_INLINE void IfxSmuStdby_enableSmuStdby(IfxSmuStdby_SmuStdbyModuleState enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   147  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   148  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   149   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   150   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   151  IFX_INLINE void IfxSmuStdby_enableSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   152  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   153  /** \brief Funtion returns Smu Standby Alarm Group status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   154   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   155   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   156   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   157  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmGroupStatus(uint8 alarmGroup);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   158  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   159  /** \brief Funtion returns Smu Standby Alarm status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   160   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   161   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   162   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   163   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   164  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmStatus(uint8 alarmGroup, uint8 alarmNum);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   165  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   166  /** \brief This function returns the SMU standby module status (enabled/disabled).
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   167   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   168   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   169  IFX_INLINE IfxSmuStdby_SmuStdbyModuleState IfxSmuStdby_getSmuStdbyModuleStatus(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   170  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   171  /** \brief This function returns the Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   172   * \return Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   173   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   174  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistPmsErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   175  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   176  /** \brief This function returns the Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   177   * \return Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   178   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   179  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistSmuErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   180  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   181  /** \brief This function returns the Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   182   * \return Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   183   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   184  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestDoneFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   185  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   186  /** \brief This function returns the Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   187   * \return Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   188   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   189  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestOkFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   190  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   191  /** \brief This function returns the Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   192   * \return Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   193   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   194  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestRunFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   195  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   196  /** \brief This function sets FSP0 Error pin fault indication function .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   197   * \param active Set FSP0 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   198   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   199   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   200  IFX_INLINE void IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   201  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   202  /** \brief This function sets FSP1 Error pin fault indication function.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   203   * \param active Set FSP1 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   204   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   205   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   206  IFX_INLINE void IfxSmuStdby_setFsp1ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   207  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   208  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   209  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   210  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   211  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   212  /** \brief Function to configure FSP Alarm group functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   213   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   214   * \param flags Fault Signal Alarm Group config event flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   215   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   216   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   217  IFX_EXTERN void IfxSmuStdby_setFaultSignalAGConfigEventFlags(uint8 alarmGroup, uint32 flags);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   218  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   219  /** \brief Function to configure FSP functionality , FaultSignalAlarmConfigEventFlag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   220   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   221   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   222   * \param enable enable/disable Fault Signal Alarm config event flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   223   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   224   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   225  IFX_EXTERN void IfxSmuStdby_setFaultSignalAlarmConfigEventFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_FaultSignalAlarmConfigFlagEvent enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   226  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   227  /** \brief Function to configure alarm status. (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   228   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   229   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   230   * \param status enable/disable Alarm status flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   232   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   233  IFX_EXTERN void IfxSmuStdby_setSmuStdbyAlarmStatusFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_AlarmStatusFlag status);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   234  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   235  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   236   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   237   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   238  IFX_EXTERN void IfxSmuStdby_startSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   239  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   240  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   241  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   242  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   243  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   244  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   245  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   246  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   247  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   248      Ifx_PMS_MONBISTCTRL monBistCtrl;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   249      uint16              passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   250  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   251      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   252      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   253  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   254      monBistCtrl.U         = PMS_MONBISTCTRL.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   255      monBistCtrl.B.TSTCLR  = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   256      monBistCtrl.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   257      PMS_MONBISTCTRL.U     = monBistCtrl.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   258  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   259      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   260      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   261  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   262  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   263  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   264  IFX_INLINE void IfxSmuStdby_enableAlarmStatusClear(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   265  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   266      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   267      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   268      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   269      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   270      cmdStdby.U         = PMS_CMD_STDBY.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   271      cmdStdby.B.ASCE    = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   272      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   273      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   274      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   275      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   276  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   277  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   278  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   279  IFX_INLINE void IfxSmuStdby_enableSmuStdby(IfxSmuStdby_SmuStdbyModuleState enable)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   280  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   281      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   282      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   283      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   284      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   285  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   286      cmdStdby.U         = PMS_CMD_STDBY.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   287      cmdStdby.B.SMUEN   = enable;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   288      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   289      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   290  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   291      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   292      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   293  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   294  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   295  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   296  IFX_INLINE void IfxSmuStdby_enableSmuStdbyMonBist(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   297  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   298      Ifx_PMS_MONBISTCTRL monBistCtrl;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   299      uint16              passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   300      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   301      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   302  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   303      monBistCtrl.U         = PMS_MONBISTCTRL.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   304      monBistCtrl.B.TSTEN   = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   305      monBistCtrl.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   306      PMS_MONBISTCTRL.U     = monBistCtrl.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   307  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   308      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   309      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   310  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   311  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   312  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   313  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmGroupStatus(uint8 alarmGroup)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   314  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   315      uint32 alarmGroupStatus = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   316  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   317      if (alarmGroup == 20U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   318      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   319          alarmGroupStatus = PMS_AG_STDBY0.U & 0x0000FFFFU;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   320      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   321      else if (alarmGroup == 21U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   322      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   323          alarmGroupStatus = PMS_AG_STDBY1.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   324      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   325      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   326      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   327          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   328      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   329  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   330      return alarmGroupStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   331  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   332  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   333  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   334  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmStatus(uint8 alarmGroup, uint8 alarmNum)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   335  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   336      uint32 alarmStatus = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   337  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   338      if (alarmGroup == 20U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   339      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   340          alarmStatus = (PMS_AG_STDBY0.U >> alarmNum) & 0x01U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   341      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   342      else if (alarmGroup == 21U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   343      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   344          alarmStatus = (PMS_AG_STDBY1.U >> alarmNum) & 0x01U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   345      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   346      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   347      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   348          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   349      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   350  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   351      return alarmStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   352  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   353  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   354  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   355  IFX_INLINE IfxSmuStdby_SmuStdbyModuleState IfxSmuStdby_getSmuStdbyModuleStatus(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   356  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   357      return (IfxSmuStdby_SmuStdbyModuleState)PMS_CMD_STDBY.B.SMUEN;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   358  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   359  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   360  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   361  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistPmsErrorFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   362  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   363      return PMS_MONBISTSTAT.B.PMSERR;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   364  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   365  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   366  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   367  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistSmuErrorFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   368  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   369      return PMS_MONBISTSTAT.B.SMUERR;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   370  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   371  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   372  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   373  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestDoneFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   374  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   375      return PMS_MONBISTSTAT.B.TSTDONE;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   376  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   377  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   378  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   379  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestOkFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   380  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   381      return PMS_MONBISTSTAT.B.TSTOK;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   382  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   383  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   384  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   385  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestRunFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   386  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   387      return PMS_MONBISTSTAT.B.TSTRUN;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   388  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   389  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   390  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   391  IFX_INLINE void IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState active)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   392  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   393      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   394      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L174:
	mov	d15,d2
.L175:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   395      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   396      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L264:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   397  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   398      cmdStdby.U         = PMS_CMD_STDBY.U;
	ld.w	d0,.3.cnt
	mov.a	a15,d0
	ld.w	d0,[a15]
.L176:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   399      cmdStdby.B.FSP0EN  = (boolean)active;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   400      cmdStdby.B.BITPROT = 1;
	insert	d0,d0,#0,#1,#1
	fcall	.cocofun_11
.L163:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   401      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   402      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   403      IfxScuWdt_setSafetyEndinit(passwd);
	call	IfxScuWdt_setSafetyEndinit
.L106:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   404  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   405  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   406  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   407  IFX_INLINE void IfxSmuStdby_setFsp1ErrorPinActive(IfxSmuStdby_FspErrorPinState active)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   408  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   409      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   410      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L179:
	mov	d15,d2
.L178:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   411      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   412      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L265:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   413  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   414      cmdStdby.U         = PMS_CMD_STDBY.U;
	ld.w	d0,[a15]
.L180:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   415      cmdStdby.B.FSP1EN  = (boolean)active;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   416      cmdStdby.B.BITPROT = 1;
	insert	d0,d0,#0,#2,#1
	fcall	.cocofun_11
.L182:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   417      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   418      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   419      IfxScuWdt_setSafetyEndinit(passwd);
	call	IfxScuWdt_setSafetyEndinit
.L114:
	call	IfxScuWdt_getSafetyWatchdogPassword
.L183:
	mov	d15,d2
.L181:
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L266:
	ld.w	d0,[a15]
.L184:
	insert	d0,d0,#1,#3,#1
	fcall	.cocofun_11
.L186:
	call	IfxScuWdt_setSafetyEndinit
.L121:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   215      IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState_inactive);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   216      IfxSmuStdby_setFsp1ErrorPinActive(IfxSmuStdby_FspErrorPinState_inactive);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   217      IfxSmuStdby_enableAlarmStatusClear();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   218      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_clearSafetyEndinit
.L267:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   219      PMS_MONFILT.U = 0x00000000U;
	mov	d15,#0
	st.w	[a13],d15
.L185:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   220      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d8
	call	IfxScuWdt_setSafetyEndinit
.L126:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     2   * \file IfxSmuStdby.h
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     3   * \brief SMU  basic functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     4   * \ingroup IfxLld_Smu
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     5   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     8   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	     9   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    11   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    16   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    18   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    25   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    32   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    40   *
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    41   * \defgroup IfxLld_Smu_Std_Stdby STDBY
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    42   * \ingroup IfxLld_Smu_Std
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    43   * \defgroup IfxLld_Smu_Std_Stdby_Enumerations Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    44   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    45   * \defgroup IfxLld_Smu_Std_Stdby_StdByFunctions StdBy Functions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    46   * \ingroup IfxLld_Smu_Std_Stdby
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    47   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    48  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    49  #ifndef IFXSMUSTDBY_H
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    50  #define IFXSMUSTDBY_H 1
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    51  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    52  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    53  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    54  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    55  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    56  #include "_Impl/IfxSmu_cfg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    57  #include "IfxSmu_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    58  #include "Scu/Std/IfxScuWdt.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    59  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    60  #include "IfxPms_reg.h"
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    61  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    63  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    64  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    65  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    66  /** \addtogroup IfxLld_Smu_Std_Stdby_Enumerations
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    67   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    68  /** \brief This bit  (CMD_STDBY.B.ASCE) controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    69   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    70   * 0B SMU_stdby alarm status bits in AGi cannot be cleared.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    71   * 1B SMU_stdby alarm status bits in AGi can be cleared
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    72   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    73  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    74  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    75      IfxSmuStdby_AlarmStatusClear_disable = 0,  /**< \brief SMU_stdby alarm status bits in AGi cannot be cleared. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    76      IfxSmuStdby_AlarmStatusClear_enable  = 1   /**< \brief SMU_stdby alarm status bits in AGi can be cleared */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    77  } IfxSmuStdby_AlarmStatusClear;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    78  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    79  /** \brief Status flag for alarm (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    80   * 0B Status flag  does not report a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    81   * 1B Status flag reports a fault condition
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    82   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    83  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    84  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    85      IfxSmuStdby_AlarmStatusFlag_noFaultExist = 0,  /**< \brief Status flag does not report a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    86      IfxSmuStdby_AlarmStatusFlag_faultExist   = 1   /**< \brief Status flag reports a fault condition */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    87  } IfxSmuStdby_AlarmStatusFlag;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    88  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    89  /** \brief Fault signaling configuration flag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    90   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    91  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    92  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    93      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_disable = 0,  /**< \brief FSP disabled for this alarm event */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    94      IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_enable  = 1   /**< \brief FSP enabled for this alarm event. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    95  } IfxSmuStdby_FaultSignalAlarmConfigFlagEvent;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    96  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    97  /** \brief Error Pin Fault State Status  (AG2i_STDBY.B.FSPERR)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    98   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	    99  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   100  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   101      IfxSmuStdby_FspErrorPinFaultState_noFault = 0,  /**< \brief Error pin was not set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   102      IfxSmuStdby_FspErrorPinFaultState_fault   = 1   /**< \brief The Error pin was set into fault state */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   103  } IfxSmuStdby_FspErrorPinFaultState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   104  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   105  /** \brief SMU_stdby Error pin function to be able set Pin to fault state. (CMD_STDBY.B.FSP0EN or CMD_STDBY.B.FSP1EN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   106   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   107  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   108  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   109      IfxSmuStdby_FspErrorPinState_inactive = 0,  /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   110      IfxSmuStdby_FspErrorPinState_active   = 1   /**< \brief SMU_stdby Error Pin fault indication function on pin inactive. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   111  } IfxSmuStdby_FspErrorPinState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   112  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   113  /** \brief SMU_stdby Module Enable(CMD_STDBY.B.SMUEN)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   114   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   115  typedef enum
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   116  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   117      IfxSmuStdby_SmuStdbyModuleState_disable = 0,  /**< \brief SMU_stdby disabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   118      IfxSmuStdby_SmuStdbyModuleState_enable  = 1   /**< \brief SMU_stdby enabled. */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   119  } IfxSmuStdby_SmuStdbyModuleState;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   120  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   121  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   122  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   123  /** \addtogroup IfxLld_Smu_Std_Stdby_StdByFunctions
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   124   * \{ */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   125  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   126  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   127  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   128  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   129  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   130  /** \brief This function clears the TSTEN, TSTRUN, TSTDONE, TSTOK, SMUERR and PMSERR flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   131   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   132   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   133  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   134  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   135  /** \brief This function enable / disables he Alarm status clear in the Smu Standby command register .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   136   * This controls if a status flag set in an AGx register upon detection of the alarm event can be cleared by software or not. When ASCE is enabled, software shall write a 1 to bit position in AGx to clear the bit
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   137   * (W1C). When a W1C action takes place the ASCE bit is automatically cleared to 0 by hardware and software shall set the ASCE bit again.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   138   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   139   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   140  IFX_INLINE void IfxSmuStdby_enableAlarmStatusClear(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   141  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   142  /** \brief This function enables the Smu Standby module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   143   * \param enable SMU standby enable/disable Module
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   144   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   145   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   146  IFX_INLINE void IfxSmuStdby_enableSmuStdby(IfxSmuStdby_SmuStdbyModuleState enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   147  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   148  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   149   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   150   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   151  IFX_INLINE void IfxSmuStdby_enableSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   152  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   153  /** \brief Funtion returns Smu Standby Alarm Group status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   154   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   155   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   156   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   157  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmGroupStatus(uint8 alarmGroup);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   158  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   159  /** \brief Funtion returns Smu Standby Alarm status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   160   * \param alarmGroup Smu standby Alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   161   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   162   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   163   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   164  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmStatus(uint8 alarmGroup, uint8 alarmNum);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   165  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   166  /** \brief This function returns the SMU standby module status (enabled/disabled).
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   167   * \return Smu standby status
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   168   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   169  IFX_INLINE IfxSmuStdby_SmuStdbyModuleState IfxSmuStdby_getSmuStdbyModuleStatus(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   170  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   171  /** \brief This function returns the Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   172   * \return Smu Stdby BIST PMSERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   173   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   174  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistPmsErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   175  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   176  /** \brief This function returns the Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   177   * \return Smu Stdby BIST SMUERR flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   178   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   179  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistSmuErrorFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   180  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   181  /** \brief This function returns the Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   182   * \return Smu Stdby BIST TSTDONE flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   183   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   184  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestDoneFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   185  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   186  /** \brief This function returns the Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   187   * \return Smu Stdby BIST TSTOK flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   188   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   189  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestOkFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   190  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   191  /** \brief This function returns the Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   192   * \return Smu Stdby BIST TSTRUN flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   193   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   194  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestRunFlag(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   195  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   196  /** \brief This function sets FSP0 Error pin fault indication function .
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   197   * \param active Set FSP0 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   198   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   199   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   200  IFX_INLINE void IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   201  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   202  /** \brief This function sets FSP1 Error pin fault indication function.
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   203   * \param active Set FSP1 Error pin fault indication function to active / inactive
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   204   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   205   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   206  IFX_INLINE void IfxSmuStdby_setFsp1ErrorPinActive(IfxSmuStdby_FspErrorPinState active);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   207  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   208  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   209  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   210  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   211  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   212  /** \brief Function to configure FSP Alarm group functionality
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   213   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   214   * \param flags Fault Signal Alarm Group config event flags
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   215   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   216   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   217  IFX_EXTERN void IfxSmuStdby_setFaultSignalAGConfigEventFlags(uint8 alarmGroup, uint32 flags);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   218  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   219  /** \brief Function to configure FSP functionality , FaultSignalAlarmConfigEventFlag (AG2iFSP_STDBY.B.FEz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   220   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   221   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   222   * \param enable enable/disable Fault Signal Alarm config event flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   223   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   224   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   225  IFX_EXTERN void IfxSmuStdby_setFaultSignalAlarmConfigEventFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_FaultSignalAlarmConfigFlagEvent enable);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   226  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   227  /** \brief Function to configure alarm status. (AG2i_STDBY.B.SFz)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   228   * \param alarmGroup alarm group
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   229   * \param alarmNum alarm number
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   230   * \param status enable/disable Alarm status flag
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   232   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   233  IFX_EXTERN void IfxSmuStdby_setSmuStdbyAlarmStatusFlag(uint8 alarmGroup, uint8 alarmNum, IfxSmuStdby_AlarmStatusFlag status);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   234  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   235  /** \brief This function enables the Smu standby Built-in Self test
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   236   * \return None
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   237   */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   238  IFX_EXTERN void IfxSmuStdby_startSmuStdbyMonBist(void);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   239  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   240  /** \} */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   241  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   242  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   243  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   244  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   245  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   246  IFX_INLINE void IfxSmuStdby_clearSmuStdbyMonBistFlags(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   247  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   248      Ifx_PMS_MONBISTCTRL monBistCtrl;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   249      uint16              passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   250  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   251      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   252      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   253  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   254      monBistCtrl.U         = PMS_MONBISTCTRL.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   255      monBistCtrl.B.TSTCLR  = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   256      monBistCtrl.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   257      PMS_MONBISTCTRL.U     = monBistCtrl.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   258  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   259      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   260      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   261  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   262  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   263  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   264  IFX_INLINE void IfxSmuStdby_enableAlarmStatusClear(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   265  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   266      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   267      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   268      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   269      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   270      cmdStdby.U         = PMS_CMD_STDBY.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   271      cmdStdby.B.ASCE    = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   272      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   273      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   274      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   275      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   276  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   277  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   278  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   279  IFX_INLINE void IfxSmuStdby_enableSmuStdby(IfxSmuStdby_SmuStdbyModuleState enable)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   280  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   281      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   282      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   283      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   284      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   285  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   286      cmdStdby.U         = PMS_CMD_STDBY.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   287      cmdStdby.B.SMUEN   = enable;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   288      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   289      PMS_CMD_STDBY.U    = cmdStdby.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   290  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   291      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   292      IfxScuWdt_setSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   293  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   294  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   295  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   296  IFX_INLINE void IfxSmuStdby_enableSmuStdbyMonBist(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   297  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   298      Ifx_PMS_MONBISTCTRL monBistCtrl;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   299      uint16              passwd = IfxScuWdt_getSafetyWatchdogPassword();
	call	IfxScuWdt_getSafetyWatchdogPassword
.L187:
	mov	d15,d2
.L188:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   300      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   301      IfxScuWdt_clearSafetyEndinit(passwd);
	mov	d4,d15
	call	IfxScuWdt_clearSafetyEndinit
.L268:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   302  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   303      monBistCtrl.U         = PMS_MONBISTCTRL.U;
	ld.w	d0,[a12]
.L189:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   304      monBistCtrl.B.TSTEN   = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   305      monBistCtrl.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   306      PMS_MONBISTCTRL.U     = monBistCtrl.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   307  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   308      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   309      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d15
.L190:
	insert	d0,d0,#1,#0,#1
.L269:
	insert	d0,d0,#1,#30,#1
	st.w	[a12],d0
.L270:
	j	IfxScuWdt_setSafetyEndinit
.L93:
	
__IfxSmuStdby_startSmuStdbyMonBist_function_end:
	.size	IfxSmuStdby_startSmuStdbyMonBist,__IfxSmuStdby_startSmuStdbyMonBist_function_end-IfxSmuStdby_startSmuStdbyMonBist
.L56:
	; End of function
	
	.sdecl	'.text.IfxSmuStdby..cocofun_11',code,cluster('.cocofun_11')
	.sect	'.text.IfxSmuStdby..cocofun_11'
	.align	2
; Function .cocofun_11
.L32:
.cocofun_11:	.type	func
; Function body .cocofun_11, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   310  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   311  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   312  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   313  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmGroupStatus(uint8 alarmGroup)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   314  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   315      uint32 alarmGroupStatus = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   316  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   317      if (alarmGroup == 20U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   318      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   319          alarmGroupStatus = PMS_AG_STDBY0.U & 0x0000FFFFU;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   320      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   321      else if (alarmGroup == 21U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   322      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   323          alarmGroupStatus = PMS_AG_STDBY1.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   324      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   325      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   326      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   327          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   328      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   329  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   330      return alarmGroupStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   331  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   332  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   333  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   334  IFX_INLINE uint32 IfxSmuStdby_getSmuStdbyAlarmStatus(uint8 alarmGroup, uint8 alarmNum)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   335  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   336      uint32 alarmStatus = 0;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   337  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   338      if (alarmGroup == 20U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   339      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   340          alarmStatus = (PMS_AG_STDBY0.U >> alarmNum) & 0x01U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   341      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   342      else if (alarmGroup == 21U)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   343      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   344          alarmStatus = (PMS_AG_STDBY1.U >> alarmNum) & 0x01U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   345      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   346      else
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   347      {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   348          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   349      }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   350  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   351      return alarmStatus;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   352  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   353  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   354  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   355  IFX_INLINE IfxSmuStdby_SmuStdbyModuleState IfxSmuStdby_getSmuStdbyModuleStatus(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   356  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   357      return (IfxSmuStdby_SmuStdbyModuleState)PMS_CMD_STDBY.B.SMUEN;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   358  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   359  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   360  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   361  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistPmsErrorFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   362  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   363      return PMS_MONBISTSTAT.B.PMSERR;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   364  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   365  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   366  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   367  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistSmuErrorFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   368  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   369      return PMS_MONBISTSTAT.B.SMUERR;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   370  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   371  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   372  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   373  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestDoneFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   374  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   375      return PMS_MONBISTSTAT.B.TSTDONE;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   376  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   377  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   378  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   379  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestOkFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   380  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   381      return PMS_MONBISTSTAT.B.TSTOK;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   382  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   383  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   384  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   385  IFX_INLINE boolean IfxSmuStdby_getSmuStdbyMonBistTestRunFlag(void)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   386  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   387      return PMS_MONBISTSTAT.B.TSTRUN;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   388  }
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   389  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   390  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   391  IFX_INLINE void IfxSmuStdby_setFsp0ErrorPinActive(IfxSmuStdby_FspErrorPinState active)
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   392  {
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   393      Ifx_PMS_CMD_STDBY cmdStdby;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   394      uint16            passwd = IfxScuWdt_getSafetyWatchdogPassword();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   395      /* disable the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   396      IfxScuWdt_clearSafetyEndinit(passwd);
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   397  
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   398      cmdStdby.U         = PMS_CMD_STDBY.U;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   399      cmdStdby.B.FSP0EN  = (boolean)active;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   400      cmdStdby.B.BITPROT = 1;
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   401      PMS_CMD_STDBY.U    = cmdStdby.U;
	insert	d0,d0,#1,#30,#1
	st.w	[a15],d0
.L177:

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   402      /* Restore back the write-protection for registers */
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.h	   403      IfxScuWdt_setSafetyEndinit(passwd);
	mov	d4,d15
	fret
.L61:
	; End of function
	.calls	'IfxSmuStdby_setFaultSignalAGConfigEventFlags','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmuStdby_setFaultSignalAGConfigEventFlags','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmuStdby_setFaultSignalAGConfigEventFlags','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmuStdby_setFaultSignalAlarmConfigEventFlag','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmuStdby_setFaultSignalAlarmConfigEventFlag','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmuStdby_setFaultSignalAlarmConfigEventFlag','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmuStdby_setSmuStdbyAlarmStatusFlag','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmuStdby_setSmuStdbyAlarmStatusFlag','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmuStdby_setSmuStdbyAlarmStatusFlag','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','IfxSmuStdby_setFaultSignalAGConfigEventFlags'
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','.cocofun_11'
	.calls	'IfxSmuStdby_setFaultSignalAGConfigEventFlags','',0
	.calls	'IfxSmuStdby_setFaultSignalAlarmConfigEventFlag','',0
	.calls	'IfxSmuStdby_setSmuStdbyAlarmStatusFlag','',0
	.calls	'IfxSmuStdby_startSmuStdbyMonBist','',8
	.extern	IfxScuWdt_clearSafetyEndinit
	.extern	IfxScuWdt_setSafetyEndinit
	.extern	IfxScuWdt_getSafetyWatchdogPassword
	.calls	'.cocofun_11','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L34:
	.word	60920
	.half	3
	.word	.L35
	.byte	4
.L33:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L36
	.byte	2,1,1,3
	.word	169
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	172
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	217
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	229
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	309
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	283
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	315
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	315
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	283
	.byte	6,0
.L94:
	.byte	4
	.byte	'IfxSmuStdby_clearSmuStdbyMonBistFlags',0,3,3,246,1,17,1,1
.L97:
	.byte	6,0
.L120:
	.byte	4
	.byte	'IfxSmuStdby_enableAlarmStatusClear',0,3,3,136,2,17,1,1
.L122:
	.byte	6,0
.L125:
	.byte	4
	.byte	'IfxSmuStdby_enableSmuStdbyMonBist',0,3,3,168,2,17,1,1
.L127:
	.byte	6,0,10,3,107,9,1,11
	.byte	'IfxSmuStdby_FspErrorPinState_inactive',0,0,11
	.byte	'IfxSmuStdby_FspErrorPinState_active',0,1,0
.L104:
	.byte	4
	.byte	'IfxSmuStdby_setFsp0ErrorPinActive',0,3,3,135,3,17,1,1
.L107:
	.byte	5
	.byte	'active',0,3,135,3,80
	.word	538
.L109:
	.byte	6,0
.L113:
	.byte	4
	.byte	'IfxSmuStdby_setFsp1ErrorPinActive',0,3,3,151,3,17,1,1
.L115:
	.byte	5
	.byte	'active',0,3,151,3,80
	.word	538
.L117:
	.byte	6,0,7
	.byte	'int',0,4,5,12
	.word	742
	.byte	13
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,14
	.word	749
	.byte	0,7
	.byte	'unsigned int',0,4,7,15
	.word	791
	.byte	3
	.word	791
	.byte	16
	.byte	'__cmpswapw',0
	.word	807
	.byte	1,1,1,1,17
	.byte	'p',0
	.word	812
	.byte	17
	.byte	'value',0
	.word	791
	.byte	17
	.byte	'compare',0
	.word	791
	.byte	0,18
	.word	177
	.byte	19
	.word	203
	.byte	6,0,18
	.word	238
	.byte	19
	.word	270
	.byte	6,0,18
	.word	320
	.byte	19
	.word	339
	.byte	6,0,18
	.word	355
	.byte	19
	.word	370
	.byte	19
	.word	384
	.byte	6,0
.L71:
	.byte	7
	.byte	'unsigned short int',0,2,7,20
	.byte	'IfxScuWdt_clearSafetyEndinit',0,4,147,2,17,1,1,1,1,5
	.byte	'password',0,4,147,2,53
	.word	922
	.byte	0,20
	.byte	'IfxScuWdt_setSafetyEndinit',0,4,187,2,17,1,1,1,1,5
	.byte	'password',0,4,187,2,51
	.word	922
	.byte	0,21
	.byte	'IfxScuWdt_getSafetyWatchdogPassword',0,4,249,3,19
	.word	922
	.byte	1,1,1,1,18
	.word	401
	.byte	6,0,18
	.word	449
	.byte	6,0,18
	.word	494
	.byte	6,0,18
	.word	622
	.byte	19
	.word	664
	.byte	6,0,18
	.word	682
	.byte	19
	.word	724
	.byte	6,0
.L63:
	.byte	7
	.byte	'unsigned char',0,1,8
.L65:
	.byte	7
	.byte	'unsigned long int',0,4,7,22
	.byte	'_Ifx_PMS_AGFSP_STDBY0_Bits',0,5,111,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'FE4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'FE5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'FE6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'FE7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'FE8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'FE9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'FE10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'FE11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'FE12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'FE13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'FE14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'FE15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	13,2,2,35,2,23
	.byte	'BITPROT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L67:
	.byte	24,5,193,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	1188
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_PMS_AGFSP_STDBY1_Bits',0,5,136,1,16,4,23
	.byte	'FE0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'FE1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'FE2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'FE3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'FE4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'FE5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'FE7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'FE8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'FE9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'FE10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'FE11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'FE12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'FE13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'FE14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'FE15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'FE16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	13,2,2,35,2,23
	.byte	'BITPROT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L69:
	.byte	24,5,201,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	1623
	.byte	4,2,35,0,0
.L76:
	.byte	10,3,91,9,1,11
	.byte	'IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_disable',0,0,11
	.byte	'IfxSmuStdby_FaultSignalAlarmConfigFlagEvent_enable',0,1,0
.L84:
	.byte	10,3,83,9,1,11
	.byte	'IfxSmuStdby_AlarmStatusFlag_noFaultExist',0,0,11
	.byte	'IfxSmuStdby_AlarmStatusFlag_faultExist',0,1,0,22
	.byte	'_Ifx_PMS_AG_STDBY0_Bits',0,5,161,1,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'SF4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'SF5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'SF6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'SF7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'SF8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'SF9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'SF10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'SF11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'SF12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'SF13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'SF14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'SF15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	13,2,2,35,2,23
	.byte	'FSPERR',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L86:
	.byte	24,5,209,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	2234
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_PMS_AG_STDBY1_Bits',0,5,186,1,16,4,23
	.byte	'SF0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'SF1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'SF2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SF3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'SF4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'SF5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'SF7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'SF8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'SF9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'SF10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'SF11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'SF12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'SF13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'SF14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'SF15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'SF16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	13,2,2,35,2,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L88:
	.byte	24,5,217,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	2666
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_PMS_CMD_STDBY_Bits',0,5,211,1,16,4,23
	.byte	'SMUEN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'FSP0EN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'FSP1EN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'ASCE',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	26,2,2,35,0,23
	.byte	'BITPROT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L90:
	.byte	24,5,225,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	3075
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_PMS_MONBISTCTRL_Bits',0,5,190,5,16,4,23
	.byte	'TSTEN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'TSTCLR',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	28,2,2,35,0,23
	.byte	'BITPROT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0
.L98:
	.byte	24,5,137,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	3279
	.byte	4,2,35,0,0
.L102:
	.byte	15
	.word	1167
	.byte	7
	.byte	'short int',0,2,5,26
	.byte	'__wchar_t',0,6,1,1
	.word	3456
	.byte	26
	.byte	'__size_t',0,6,1,1
	.word	791
	.byte	26
	.byte	'__ptrdiff_t',0,6,1,1
	.word	742
	.byte	27,1,3
	.word	3524
	.byte	26
	.byte	'__codeptr',0,6,1,1
	.word	3526
	.byte	26
	.byte	'boolean',0,7,104,29
	.word	1150
	.byte	26
	.byte	'uint8',0,7,108,29
	.word	1150
	.byte	26
	.byte	'uint16',0,7,112,29
	.word	922
	.byte	26
	.byte	'uint32',0,7,116,29
	.word	1167
	.byte	26
	.byte	'uint64',0,7,121,29
	.word	283
	.byte	26
	.byte	'sint16',0,7,129,1,29
	.word	3456
	.byte	7
	.byte	'long int',0,4,5,26
	.byte	'sint32',0,7,134,1,29
	.word	3640
	.byte	7
	.byte	'long long int',0,8,5,26
	.byte	'sint64',0,7,141,1,29
	.word	3668
	.byte	26
	.byte	'float32',0,7,170,1,29
	.word	229
	.byte	26
	.byte	'pvoid',0,8,54,28
	.word	315
	.byte	26
	.byte	'Ifx_TickTime',0,8,76,28
	.word	3668
	.byte	26
	.byte	'Ifx_UReg_8Bit',0,9,96,24
	.word	1150
	.byte	26
	.byte	'Ifx_UReg_32Bit',0,9,98,24
	.word	791
	.byte	26
	.byte	'Ifx_SReg_32Bit',0,9,101,24
	.word	742
	.byte	22
	.byte	'_Ifx_SMU_ACCEN0_Bits',0,10,68,16,4,23
	.byte	'EN0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_ACCEN0_Bits',0,10,102,3
	.word	3821
	.byte	22
	.byte	'_Ifx_SMU_ACCEN1_Bits',0,10,105,16,4,23
	.byte	'reserved_0',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN1_Bits',0,10,108,3
	.word	4378
	.byte	22
	.byte	'_Ifx_SMU_AD_Bits',0,10,111,16,4,23
	.byte	'DF0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'DF1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'DF2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DF3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'DF4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'DF5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'DF6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'DF7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'DF8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'DF9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'DF10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'DF11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'DF12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'DF13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'DF14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'DF15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'DF16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'DF17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'DF18',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'DF19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'DF20',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'DF21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'DF22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'DF23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'DF24',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'DF25',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'DF26',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'DF27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'DF28',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'DF29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'DF30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'DF31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_AD_Bits',0,10,145,1,3
	.word	4455
	.byte	22
	.byte	'_Ifx_SMU_AEX_Bits',0,10,148,1,16,4,23
	.byte	'IRQ0STS',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'IRQ1STS',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IRQ2STS',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'RST0STS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'RST1STS',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'RST2STS',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'RST3STS',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'RST4STS',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'RST5STS',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'NMISTS',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'reserved_10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'EMSSTS',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'IRQ0AEM',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'IRQ1AEM',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'IRQ2AEM',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'RST0AEM',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'RST1AEM',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'RST2AEM',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'RST3AEM',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'RST4AEM',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'RST5AEM',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'NMIAEM',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'EMSAEM',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SMU_AEX_Bits',0,10,176,1,3
	.word	5005
	.byte	7
	.byte	'unsigned int',0,4,7,22
	.byte	'_Ifx_SMU_AEXCLR_Bits',0,10,179,1,16,4,23
	.byte	'IRQ0CLR',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'IRQ1CLR',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'IRQ2CLR',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'RST0CLR',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'RST1CLR',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'RST2CLR',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'RST3CLR',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'RST4CLR',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'RST5CLR',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'NMICLR',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'EMSCLR',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	5562
	.byte	4,16,2,35,0,23
	.byte	'IRQ0AEMCLR',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'IRQ1AEMCLR',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'IRQ2AEMCLR',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'RST0AEMCLR',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'RST1AEMCLR',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'RST2AEMCLR',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'RST3AEMCLR',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'RST4AEMCLR',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'RST5AEMCLR',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'NMIAEMCLR',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'EMSAEMCLR',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	5562
	.byte	4,0,2,35,0,0,26
	.byte	'Ifx_SMU_AEXCLR_Bits',0,10,207,1,3
	.word	5578
	.byte	22
	.byte	'_Ifx_SMU_AFCNT_Bits',0,10,210,1,16,4,23
	.byte	'FCNT',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'ACNT',0,2
	.word	922
	.byte	12,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	14,2,2,35,2,23
	.byte	'FCO',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'ACO',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SMU_AFCNT_Bits',0,10,217,1,3
	.word	6174
	.byte	22
	.byte	'_Ifx_SMU_AG_Bits',0,10,220,1,16,4,23
	.byte	'SF0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'SF1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'SF2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'SF3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'SF4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'SF5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'SF6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'SF7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'SF8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'SF9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'SF10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'SF11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'SF12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'SF13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'SF14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'SF15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'SF16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'SF17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'SF18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'SF19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'SF20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'SF21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'SF22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'SF23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'SF24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'SF25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'SF26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'SF27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'SF28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'SF29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'SF30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'SF31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AG_Bits',0,10,254,1,3
	.word	6314
	.byte	22
	.byte	'_Ifx_SMU_AGC_Bits',0,10,129,2,16,4,23
	.byte	'IGCS0',0,4
	.word	5562
	.byte	3,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'IGCS1',0,4
	.word	5562
	.byte	3,25,2,35,0,23
	.byte	'reserved_7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'IGCS2',0,4
	.word	5562
	.byte	3,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	5562
	.byte	5,16,2,35,0,23
	.byte	'RCS',0,4
	.word	5562
	.byte	6,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	5562
	.byte	2,8,2,35,0,23
	.byte	'PES',0,4
	.word	5562
	.byte	5,3,2,35,0,23
	.byte	'EFRST',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	5562
	.byte	2,0,2,35,0,0,26
	.byte	'Ifx_SMU_AGC_Bits',0,10,142,2,3
	.word	6865
	.byte	22
	.byte	'_Ifx_SMU_AGCF_Bits',0,10,145,2,16,4,23
	.byte	'CF0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'CF1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'CF2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'CF3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'CF4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'CF5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'CF6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'CF7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'CF8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'CF9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'CF10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'CF11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'CF12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'CF13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'CF14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'CF15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'CF16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'CF17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'CF18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'CF19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'CF20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'CF21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'CF22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'CF23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'CF24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'CF25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'CF26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'CF27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'CF28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'CF29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'CF30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'CF31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AGCF_Bits',0,10,179,2,3
	.word	7127
	.byte	22
	.byte	'_Ifx_SMU_AGFSP_Bits',0,10,182,2,16,4,23
	.byte	'FE0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'FE1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'FE2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'FE3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'FE4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'FE5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'FE6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'FE7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'FE8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'FE9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'FE10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'FE11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'FE12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'FE13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'FE14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'FE15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'FE16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'FE17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'FE18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'FE19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'FE20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'FE21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'FE22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'FE23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'FE24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'FE25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'FE26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'FE27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'FE28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'FE29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'FE30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'FE31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_AGFSP_Bits',0,10,216,2,3
	.word	7682
	.byte	22
	.byte	'_Ifx_SMU_CLC_Bits',0,10,219,2,16,4,23
	.byte	'DISR',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'DISS',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'EDIS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SMU_CLC_Bits',0,10,226,2,3
	.word	8239
	.byte	22
	.byte	'_Ifx_SMU_CMD_Bits',0,10,229,2,16,4,23
	.byte	'CMD',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ARG',0,4
	.word	5562
	.byte	4,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	5562
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SMU_CMD_Bits',0,10,234,2,3
	.word	8382
	.byte	22
	.byte	'_Ifx_SMU_DBG_Bits',0,10,237,2,16,4,23
	.byte	'SSM',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SMU_DBG_Bits',0,10,241,2,3
	.word	8485
	.byte	22
	.byte	'_Ifx_SMU_FSP_Bits',0,10,244,2,16,4,23
	.byte	'PRE1',0,4
	.word	5562
	.byte	3,29,2,35,0,23
	.byte	'PRE2',0,4
	.word	5562
	.byte	2,27,2,35,0,23
	.byte	'MODE',0,4
	.word	5562
	.byte	2,25,2,35,0,23
	.byte	'PES',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'TFSP_LOW',0,4
	.word	5562
	.byte	14,10,2,35,0,23
	.byte	'TFSP_HIGH',0,4
	.word	5562
	.byte	10,0,2,35,0,0,26
	.byte	'Ifx_SMU_FSP_Bits',0,10,252,2,3
	.word	8573
	.byte	22
	.byte	'_Ifx_SMU_ID_Bits',0,10,255,2,16,4,23
	.byte	'MOD_REV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'MOD_TYPE',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'MOD_NUMBER',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SMU_ID_Bits',0,10,132,3,3
	.word	8728
	.byte	22
	.byte	'_Ifx_SMU_KEYS_Bits',0,10,135,3,16,4,23
	.byte	'CFGLCK',0,4
	.word	5562
	.byte	8,24,2,35,0,23
	.byte	'PERLCK',0,4
	.word	5562
	.byte	8,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	5562
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SMU_KEYS_Bits',0,10,140,3,3
	.word	8838
	.byte	22
	.byte	'_Ifx_SMU_OCS_Bits',0,10,143,3,16,4,23
	.byte	'TGS',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'TGB',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'TG_P',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	20,8,2,35,0,23
	.byte	'SUS',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'SUS_P',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'SUSSTA',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SMU_OCS_Bits',0,10,153,3,3
	.word	8950
	.byte	22
	.byte	'_Ifx_SMU_PCTL_Bits',0,10,156,3,16,4,23
	.byte	'HWDIR',0,4
	.word	5562
	.byte	2,30,2,35,0,23
	.byte	'HWEN',0,4
	.word	5562
	.byte	2,28,2,35,0,23
	.byte	'GFSCU_EN',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'GFSTS_EN',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'reserved_6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'PCS',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	5562
	.byte	6,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	5562
	.byte	9,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	5562
	.byte	9,0,2,35,0,0,26
	.byte	'Ifx_SMU_PCTL_Bits',0,10,167,3,3
	.word	9142
	.byte	22
	.byte	'_Ifx_SMU_RMCTL_Bits',0,10,170,3,16,4,23
	.byte	'TE0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'TE1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'TE2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'TE3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'TE4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'TE5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'TE6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'TE7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'TE8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'TE9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'TE10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMCTL_Bits',0,10,204,3,3
	.word	9373
	.byte	22
	.byte	'_Ifx_SMU_RMEF_Bits',0,10,207,3,16,4,23
	.byte	'EF0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'EF1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'EF2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'EF3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'EF4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'EF5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'EF6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'EF7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'EF8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'EF9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'EF10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMEF_Bits',0,10,241,3,3
	.word	10077
	.byte	22
	.byte	'_Ifx_SMU_RMSTS_Bits',0,10,244,3,16,4,23
	.byte	'STS0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'STS1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'STS2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'STS3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'STS4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'STS5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'STS6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'STS7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'STS8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'STS9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'STS10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'reserved_19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_SMU_RMSTS_Bits',0,10,150,4,3
	.word	10779
	.byte	22
	.byte	'_Ifx_SMU_RTAC00_Bits',0,10,153,4,16,4,23
	.byte	'GID0',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ALID0',0,4
	.word	5562
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	5562
	.byte	7,16,2,35,0,23
	.byte	'GID1',0,4
	.word	5562
	.byte	4,12,2,35,0,23
	.byte	'ALID1',0,4
	.word	5562
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC00_Bits',0,10,161,4,3
	.word	11494
	.byte	22
	.byte	'_Ifx_SMU_RTAC01_Bits',0,10,164,4,16,4,23
	.byte	'GID2',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ALID2',0,4
	.word	5562
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	5562
	.byte	7,16,2,35,0,23
	.byte	'GID3',0,4
	.word	5562
	.byte	4,12,2,35,0,23
	.byte	'ALID3',0,4
	.word	5562
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC01_Bits',0,10,172,4,3
	.word	11662
	.byte	22
	.byte	'_Ifx_SMU_RTAC10_Bits',0,10,175,4,16,4,23
	.byte	'GID0',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ALID0',0,4
	.word	5562
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	5562
	.byte	7,16,2,35,0,23
	.byte	'GID1',0,4
	.word	5562
	.byte	4,12,2,35,0,23
	.byte	'ALID1',0,4
	.word	5562
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC10_Bits',0,10,183,4,3
	.word	11830
	.byte	22
	.byte	'_Ifx_SMU_RTAC11_Bits',0,10,186,4,16,4,23
	.byte	'GID2',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ALID2',0,4
	.word	5562
	.byte	5,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	5562
	.byte	7,16,2,35,0,23
	.byte	'GID3',0,4
	.word	5562
	.byte	4,12,2,35,0,23
	.byte	'ALID3',0,4
	.word	5562
	.byte	5,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	5562
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC11_Bits',0,10,194,4,3
	.word	11998
	.byte	22
	.byte	'_Ifx_SMU_RTC_Bits',0,10,197,4,16,4,23
	.byte	'RT0E',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'RT1E',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	5562
	.byte	6,24,2,35,0,23
	.byte	'RTD',0,4
	.word	5562
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SMU_RTC_Bits',0,10,203,4,3
	.word	12166
	.byte	22
	.byte	'_Ifx_SMU_STS_Bits',0,10,206,4,16,4,23
	.byte	'CMD',0,4
	.word	5562
	.byte	4,28,2,35,0,23
	.byte	'ARG',0,4
	.word	5562
	.byte	4,24,2,35,0,23
	.byte	'RES',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'ASCE',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'FSP',0,4
	.word	5562
	.byte	2,20,2,35,0,23
	.byte	'FSTS',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	5562
	.byte	3,16,2,35,0,23
	.byte	'RTS0',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'RTME0',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'RTS1',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'RTME1',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	5562
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_SMU_STS_Bits',0,10,220,4,3
	.word	12286
	.byte	24,10,228,4,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	3821
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN0',0,10,233,4,3
	.word	12541
	.byte	24,10,236,4,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	4378
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ACCEN1',0,10,241,4,3
	.word	12605
	.byte	24,10,244,4,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	4455
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AD',0,10,249,4,3
	.word	12669
	.byte	24,10,252,4,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	5005
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AEX',0,10,129,5,3
	.word	12729
	.byte	24,10,132,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	5578
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AEXCLR',0,10,137,5,3
	.word	12790
	.byte	24,10,140,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	6174
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AFCNT',0,10,145,5,3
	.word	12854
	.byte	24,10,148,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	6314
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AG',0,10,153,5,3
	.word	12917
	.byte	24,10,156,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	6865
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AGC',0,10,161,5,3
	.word	12977
	.byte	24,10,164,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	7127
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AGCF',0,10,169,5,3
	.word	13038
	.byte	24,10,172,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	7682
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_AGFSP',0,10,177,5,3
	.word	13100
	.byte	24,10,180,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8239
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_CLC',0,10,185,5,3
	.word	13163
	.byte	24,10,188,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8382
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_CMD',0,10,193,5,3
	.word	13224
	.byte	24,10,196,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8485
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_DBG',0,10,201,5,3
	.word	13285
	.byte	24,10,204,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8573
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_FSP',0,10,209,5,3
	.word	13346
	.byte	24,10,212,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8728
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_ID',0,10,217,5,3
	.word	13407
	.byte	24,10,220,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8838
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_KEYS',0,10,225,5,3
	.word	13467
	.byte	24,10,228,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	8950
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_OCS',0,10,233,5,3
	.word	13529
	.byte	24,10,236,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	9142
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_PCTL',0,10,241,5,3
	.word	13590
	.byte	24,10,244,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	9373
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMCTL',0,10,249,5,3
	.word	13652
	.byte	24,10,252,5,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	10077
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMEF',0,10,129,6,3
	.word	13715
	.byte	24,10,132,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	10779
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RMSTS',0,10,137,6,3
	.word	13777
	.byte	24,10,140,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	11494
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC00',0,10,145,6,3
	.word	13840
	.byte	24,10,148,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	11662
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC01',0,10,153,6,3
	.word	13904
	.byte	24,10,156,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	11830
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC10',0,10,161,6,3
	.word	13968
	.byte	24,10,164,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	11998
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTAC11',0,10,169,6,3
	.word	14032
	.byte	24,10,172,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	12166
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_RTC',0,10,177,6,3
	.word	14096
	.byte	24,10,180,6,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	12286
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SMU_STS',0,10,185,6,3
	.word	14157
	.byte	10,11,162,11,9,1,11
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,11
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,11
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,26
	.byte	'IfxScu_WDTCON1_IR',0,11,167,11,3
	.word	14218
	.byte	22
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,12,68,16,4,23
	.byte	'EN0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_ACCEN00_Bits',0,12,102,3
	.word	14340
	.byte	22
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,12,105,16,4,23
	.byte	'reserved_0',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN01_Bits',0,12,108,3
	.word	14899
	.byte	22
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,12,111,16,4,23
	.byte	'EN0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_ACCEN10_Bits',0,12,145,1,3
	.word	14978
	.byte	22
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,12,148,1,16,4,23
	.byte	'reserved_0',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN11_Bits',0,12,151,1,3
	.word	15538
	.byte	22
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,12,154,1,16,4,23
	.byte	'STM0DIS',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'STM1DIS',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'STM2DIS',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'STM3DIS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'STM4DIS',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'STM5DIS',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	791
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,12,164,1,3
	.word	15619
	.byte	22
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,12,167,1,16,4,23
	.byte	'STMDIV',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'GTMDIV',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'SRIDIV',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'LPDIV',0,1
	.word	1150
	.byte	3,1,2,35,1,23
	.byte	'reserved_15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'SPBDIV',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'BBBDIV',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'FSIDIV',0,1
	.word	1150
	.byte	2,6,2,35,3,23
	.byte	'FSI2DIV',0,1
	.word	1150
	.byte	2,4,2,35,3,23
	.byte	'CLKSEL',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'UP',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON0_Bits',0,12,181,1,3
	.word	15836
	.byte	22
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,12,184,1,16,4,23
	.byte	'MCANDIV',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'CLKSELMCAN',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PLL1DIVDIS',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'I2CDIV',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'MSCDIV',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'CLKSELMSC',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'QSPIDIV',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'CLKSELQSPI',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON1_Bits',0,12,199,1,3
	.word	16109
	.byte	22
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,12,202,1,16,4,23
	.byte	'CPU4DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON10_Bits',0,12,206,1,3
	.word	16435
	.byte	22
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,12,209,1,16,4,23
	.byte	'CPU5DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON11_Bits',0,12,213,1,3
	.word	16537
	.byte	22
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,12,216,1,16,4,23
	.byte	'ASCLINFDIV',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'ASCLINSDIV',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'CLKSELASCLINS',0,1
	.word	1150
	.byte	2,2,2,35,1,23
	.byte	'reserved_14',0,4
	.word	791
	.byte	10,8,2,35,0,23
	.byte	'EBUPERON',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'ERAYPERON',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'HSPDMPERON',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	4,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON2_Bits',0,12,228,1,3
	.word	16639
	.byte	22
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,12,231,1,16,4,23
	.byte	'PLL0MONEN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PLL1MONEN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'PLL2MONEN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SPBMONEN',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'BACKMONEN',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	1150
	.byte	3,0,2,35,0,23
	.byte	'PLL0MONTST',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'PLL1MONTST',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'PLL2MONTST',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'SPBMONTST',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'BACKMONTST',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,4
	.word	791
	.byte	11,8,2,35,0,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'UP',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON3_Bits',0,12,248,1,3
	.word	16913
	.byte	22
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,12,251,1,16,4,23
	.byte	'LOTHR',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'UPTHR',0,4
	.word	791
	.byte	12,8,2,35,0,23
	.byte	'MONEN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'MONTST',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	4,2,2,35,3,23
	.byte	'UP',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON4_Bits',0,12,132,2,3
	.word	17282
	.byte	22
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,12,135,2,16,4,23
	.byte	'GETHDIV',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'MCANHDIV',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'ADASDIV',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,4
	.word	791
	.byte	18,2,2,35,0,23
	.byte	'UP',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CCUCON5_Bits',0,12,143,2,3
	.word	17462
	.byte	22
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,12,146,2,16,4,23
	.byte	'CPU0DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON6_Bits',0,12,150,2,3
	.word	17631
	.byte	22
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,12,153,2,16,4,23
	.byte	'CPU1DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON7_Bits',0,12,157,2,3
	.word	17731
	.byte	22
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,12,160,2,16,4,23
	.byte	'CPU2DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON8_Bits',0,12,164,2,3
	.word	17831
	.byte	22
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,12,167,2,16,4,23
	.byte	'CPU3DIV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON9_Bits',0,12,171,2,3
	.word	17931
	.byte	22
	.byte	'_Ifx_SCU_CHIPID_Bits',0,12,174,2,16,4,23
	.byte	'CHREV',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'CHTEC',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'CHPK',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'CHID',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'EEA',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'UCODE',0,1
	.word	1150
	.byte	7,0,2,35,2,23
	.byte	'FSIZE',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'VART',0,1
	.word	1150
	.byte	3,1,2,35,3,23
	.byte	'SEC',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_CHIPID_Bits',0,12,185,2,3
	.word	18031
	.byte	22
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,12,188,2,16,4,23
	.byte	'LOWER',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'BGPOK',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'EN',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'LLU',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'UPPER',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'INTEN',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'INT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'UOF',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,12,200,2,3
	.word	18234
	.byte	22
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,12,203,2,16,4,23
	.byte	'RESULT',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,4
	.word	791
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,12,207,2,3
	.word	18466
	.byte	22
	.byte	'_Ifx_SCU_EICON0_Bits',0,12,210,2,16,4,23
	.byte	'reserved_0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'ENDINIT',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'EPW',0,4
	.word	5562
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	5562
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_EICON0_Bits',0,12,216,2,3
	.word	18568
	.byte	22
	.byte	'_Ifx_SCU_EICON1_Bits',0,12,219,2,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_EICON1_Bits',0,12,228,2,3
	.word	18696
	.byte	22
	.byte	'_Ifx_SCU_EICR_Bits',0,12,231,2,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'EXIS0',0,1
	.word	1150
	.byte	3,1,2,35,0,23
	.byte	'reserved_7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'FEN0',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'REN0',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'LDEN0',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'EIEN0',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'INP0',0,1
	.word	1150
	.byte	3,1,2,35,1,23
	.byte	'reserved_15',0,4
	.word	791
	.byte	5,12,2,35,0,23
	.byte	'EXIS1',0,1
	.word	1150
	.byte	3,1,2,35,2,23
	.byte	'reserved_23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'FEN1',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'REN1',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'LDEN1',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'EIEN1',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'INP1',0,1
	.word	1150
	.byte	3,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_EICR_Bits',0,12,250,2,3
	.word	18885
	.byte	22
	.byte	'_Ifx_SCU_EIFILT_Bits',0,12,253,2,16,4,23
	.byte	'FILRQ0A',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'FILRQ5A',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'FILRQ2A',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'FILRQ3A',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'FILRQ0C',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'FILRQ1C',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'FILRQ3C',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'FILRQ2C',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'FILRQ4A',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'FILRQ6A',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'FILRQ1A',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'FILRQ7A',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'FILRQ6D',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'FILRQ4D',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'FILRQ2B',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'FILRQ3B',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'FILRQ7C',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	1150
	.byte	7,0,2,35,2,23
	.byte	'FILTDIV',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'DEPTH',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_EIFILT_Bits',0,12,147,3,3
	.word	19249
	.byte	22
	.byte	'_Ifx_SCU_EIFR_Bits',0,12,150,3,16,4,23
	.byte	'INTF0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'INTF1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'INTF2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'INTF3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'INTF4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'INTF5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'INTF6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'INTF7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	791
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_EIFR_Bits',0,12,161,3,3
	.word	19688
	.byte	22
	.byte	'_Ifx_SCU_EISR_Bits',0,12,164,3,16,4,23
	.byte	'AE',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'TIM',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_EISR_Bits',0,12,174,3,3
	.word	19899
	.byte	22
	.byte	'_Ifx_SCU_EMSR_Bits',0,12,177,3,16,4,23
	.byte	'POL',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'MODE',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'ENON',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'PSEL',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,2
	.word	922
	.byte	12,0,2,35,0,23
	.byte	'EMSF',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'SEMSF',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,2
	.word	922
	.byte	14,0,2,35,2,0,26
	.byte	'Ifx_SCU_EMSR_Bits',0,12,187,3,3
	.word	20075
	.byte	22
	.byte	'_Ifx_SCU_EMSSW_Bits',0,12,190,3,16,4,23
	.byte	'reserved_0',0,4
	.word	791
	.byte	24,8,2,35,0,23
	.byte	'EMSFM',0,1
	.word	1150
	.byte	2,6,2,35,3,23
	.byte	'SEMSFM',0,1
	.word	1150
	.byte	2,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_EMSSW_Bits',0,12,196,3,3
	.word	20269
	.byte	22
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,199,3,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	7,1,2,35,0,23
	.byte	'EDCON',0,2
	.word	922
	.byte	2,7,2,35,0,23
	.byte	'reserved_9',0,4
	.word	791
	.byte	23,0,2,35,0,0,26
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,12,204,3,3
	.word	20404
	.byte	22
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,12,207,3,16,4,23
	.byte	'ARI',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ARC',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_ESROCFG_Bits',0,12,212,3,3
	.word	20540
	.byte	22
	.byte	'_Ifx_SCU_EXTCON_Bits',0,12,215,3,16,4,23
	.byte	'EN0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'SEL0',0,1
	.word	1150
	.byte	4,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'EN1',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'NSEL',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'SEL1',0,1
	.word	1150
	.byte	4,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'DIV1',0,1
	.word	1150
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_SCU_EXTCON_Bits',0,12,226,3,3
	.word	20651
	.byte	22
	.byte	'_Ifx_SCU_FDR_Bits',0,12,229,3,16,4,23
	.byte	'STEP',0,2
	.word	922
	.byte	10,6,2,35,0,23
	.byte	'reserved_10',0,1
	.word	1150
	.byte	4,2,2,35,1,23
	.byte	'DM',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'RESULT',0,2
	.word	922
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	5,1,2,35,3,23
	.byte	'DISCLK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_FDR_Bits',0,12,237,3,3
	.word	20869
	.byte	22
	.byte	'_Ifx_SCU_FMR_Bits',0,12,240,3,16,4,23
	.byte	'FS0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'FS1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'FS2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'FS3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'FS4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'FS5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'FS6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'FS7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'FC0',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'FC1',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'FC2',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'FC3',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'FC4',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'FC5',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'FC6',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'FC7',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_SCU_FMR_Bits',0,12,132,4,3
	.word	21032
	.byte	22
	.byte	'_Ifx_SCU_ID_Bits',0,12,135,4,16,4,23
	.byte	'MODREV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_ID_Bits',0,12,140,4,3
	.word	21368
	.byte	22
	.byte	'_Ifx_SCU_IGCR_Bits',0,12,143,4,16,4,23
	.byte	'IPEN00',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'IPEN01',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IPEN02',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'IPEN03',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'IPEN04',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IPEN05',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'IPEN06',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'IPEN07',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	5,3,2,35,1,23
	.byte	'GEEN0',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'IGP0',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'IPEN10',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'IPEN11',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'IPEN12',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'IPEN13',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'IPEN14',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'IPEN15',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'IPEN16',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'IPEN17',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	5,3,2,35,3,23
	.byte	'GEEN1',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'IGP1',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_IGCR_Bits',0,12,167,4,3
	.word	21475
	.byte	22
	.byte	'_Ifx_SCU_IN_Bits',0,12,170,4,16,4,23
	.byte	'P0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_IN_Bits',0,12,175,4,3
	.word	21927
	.byte	22
	.byte	'_Ifx_SCU_IOCR_Bits',0,12,178,4,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'PC0',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'PC1',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_IOCR_Bits',0,12,185,4,3
	.word	22026
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,12,188,4,16,4,23
	.byte	'LBISTREQ',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'LBISTRES',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'PATTERNS',0,4
	.word	791
	.byte	18,12,2,35,0,23
	.byte	'reserved_20',0,2
	.word	922
	.byte	8,4,2,35,2,23
	.byte	'LBISTDONE',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'LBISTERRINJ',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LBISTREQRED',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,12,198,4,3
	.word	22176
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,12,201,4,16,4,23
	.byte	'SEED',0,4
	.word	791
	.byte	19,13,2,35,0,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	5,0,2,35,2,23
	.byte	'SPLITSH',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'BODY',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'LBISTFREQU',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,12,208,4,3
	.word	22414
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,12,211,4,16,4,23
	.byte	'LENGTH',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,4
	.word	791
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,12,215,4,3
	.word	22575
	.byte	22
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,12,218,4,16,4,23
	.byte	'SIGNATURE',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,12,221,4,3
	.word	22681
	.byte	22
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,12,224,4,16,4,23
	.byte	'LS2',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	922
	.byte	14,1,2,35,0,23
	.byte	'LSEN2',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'LS0',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	14,1,2,35,2,23
	.byte	'LSEN0',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LCLCON0_Bits',0,12,232,4,3
	.word	22767
	.byte	22
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,12,235,4,16,4,23
	.byte	'LS3',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	922
	.byte	14,1,2,35,0,23
	.byte	'LSEN3',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'LS1',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	14,1,2,35,2,23
	.byte	'LSEN1',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_LCLCON1_Bits',0,12,243,4,3
	.word	22935
	.byte	22
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,12,246,4,16,4,23
	.byte	'LCLT0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'LCLT1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'LCLT2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'LCLT3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'LCLT4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'LCLT5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'PLCLT0',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'PLCLT1',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'PLCLT2',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'PLCLT3',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'PLCLT4',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'PLCLT5',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	922
	.byte	10,0,2,35,2,0,26
	.byte	'Ifx_SCU_LCLTEST_Bits',0,12,134,5,3
	.word	23103
	.byte	22
	.byte	'_Ifx_SCU_MANID_Bits',0,12,137,5,16,4,23
	.byte	'DEPT',0,1
	.word	1150
	.byte	5,3,2,35,0,23
	.byte	'MANUF',0,2
	.word	922
	.byte	11,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_MANID_Bits',0,12,142,5,3
	.word	23417
	.byte	22
	.byte	'_Ifx_SCU_OMR_Bits',0,12,145,5,16,4,23
	.byte	'PS0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,2
	.word	922
	.byte	14,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,2
	.word	922
	.byte	14,0,2,35,2,0,26
	.byte	'Ifx_SCU_OMR_Bits',0,12,153,5,3
	.word	23528
	.byte	22
	.byte	'_Ifx_SCU_OSCCON_Bits',0,12,156,5,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PLLLV',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'OSCRES',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'GAINSEL',0,1
	.word	1150
	.byte	2,3,2,35,0,23
	.byte	'MODE',0,1
	.word	1150
	.byte	2,1,2,35,0,23
	.byte	'SHBY',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'PLLHV',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'HYSEN',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'HYSCTL',0,1
	.word	1150
	.byte	2,4,2,35,1,23
	.byte	'AMPCTL',0,1
	.word	1150
	.byte	2,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'OSCVAL',0,1
	.word	1150
	.byte	5,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	1150
	.byte	2,1,2,35,2,23
	.byte	'APREN',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'CAP0EN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'CAP1EN',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'CAP2EN',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'CAP3EN',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_OSCCON_Bits',0,12,177,5,3
	.word	23686
	.byte	22
	.byte	'_Ifx_SCU_OUT_Bits',0,12,180,5,16,4,23
	.byte	'P0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_OUT_Bits',0,12,185,5,3
	.word	24097
	.byte	22
	.byte	'_Ifx_SCU_OVCCON_Bits',0,12,188,5,16,4,23
	.byte	'CSEL0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'CSEL1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'CSEL2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'CSEL3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'CSEL4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'CSEL5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'OVSTRT',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'OVSTP',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'DCINVAL',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	5,0,2,35,2,23
	.byte	'OVCONF',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'POVCONF',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_OVCCON_Bits',0,12,204,5,3
	.word	24198
	.byte	22
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,12,207,5,16,4,23
	.byte	'OVEN0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OVEN1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'OVEN2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'OVEN3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'OVEN4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'OVEN5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,12,216,5,3
	.word	24516
	.byte	22
	.byte	'_Ifx_SCU_PDISC_Bits',0,12,219,5,16,4,23
	.byte	'PDIS0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PDIS1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	791
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDISC_Bits',0,12,224,5,3
	.word	24703
	.byte	22
	.byte	'_Ifx_SCU_PDR_Bits',0,12,227,5,16,4,23
	.byte	'PD0',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'PL0',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'PD1',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'PL1',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	791
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDR_Bits',0,12,234,5,3
	.word	24814
	.byte	22
	.byte	'_Ifx_SCU_PDRR_Bits',0,12,237,5,16,4,23
	.byte	'PDR0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PDR1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'PDR2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'PDR3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'PDR4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'PDR5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'PDR6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PDR7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	791
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_PDRR_Bits',0,12,248,5,3
	.word	24947
	.byte	22
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,12,251,5,16,4,23
	.byte	'DIVBY',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,2
	.word	922
	.byte	8,7,2,35,0,23
	.byte	'NDIV',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'PLLPWD',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'RESLD',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	5,0,2,35,2,23
	.byte	'PDIV',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,12,134,6,3
	.word	25150
	.byte	22
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,12,137,6,16,4,23
	.byte	'K2DIV',0,1
	.word	1150
	.byte	3,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	5,0,2,35,0,23
	.byte	'K3DIV',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,12,143,6,3
	.word	25390
	.byte	22
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,12,146,6,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PWDSTAT',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'LOCK',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'K3RDY',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'K2RDY',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,4
	.word	791
	.byte	25,0,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,12,156,6,3
	.word	25534
	.byte	22
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,12,159,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR0_Bits',0,12,165,6,3
	.word	25756
	.byte	22
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,12,168,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR1_Bits',0,12,174,6,3
	.word	25892
	.byte	22
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,12,177,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR2_Bits',0,12,183,6,3
	.word	26028
	.byte	22
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,12,186,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR3_Bits',0,12,192,6,3
	.word	26164
	.byte	22
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,12,195,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR4_Bits',0,12,201,6,3
	.word	26300
	.byte	22
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,12,204,6,16,4,23
	.byte	'REQSLP',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'PMST',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR5_Bits',0,12,210,6,3
	.word	26436
	.byte	22
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,12,213,6,16,4,23
	.byte	'CPU0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'CPU1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'CPU2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'CPU3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'CPU4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'CPU5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'CPU0LS',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'CPU1LS',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'CPU2LS',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'CPU3LS',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,2
	.word	922
	.byte	12,0,2,35,2,0,26
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,12,227,6,3
	.word	26572
	.byte	22
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,12,230,6,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'CPUIDLSEL',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'IRADIS',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,4
	.word	791
	.byte	11,8,2,35,0,23
	.byte	'CPUSEL',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'STBYEVEN',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'STBYEV',0,1
	.word	1150
	.byte	3,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,12,241,6,3
	.word	26844
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,12,244,6,16,4,23
	.byte	'LJTEN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'LJTOVEN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'LJTOVIEN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'LJTSTRT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'LJTSTP',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'LJTCLR',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	6,4,2,35,0,23
	.byte	'SDSTEP',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'VDTEN',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'VDTOVEN',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'VDTOVIEN',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'VDTSTRT',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'VDTSTP',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'VDTCLR',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	922
	.byte	7,3,2,35,2,23
	.byte	'LPSLPEN',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,12,135,7,3
	.word	27089
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,12,138,7,16,4,23
	.byte	'LJTCV',0,2
	.word	922
	.byte	16,0,2,35,0,23
	.byte	'VDTCV',0,2
	.word	922
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,12,143,7,3
	.word	27477
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,12,146,7,16,4,23
	.byte	'LDJMPREQ',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'LJTRUN',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'LJTOV',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	1150
	.byte	3,4,2,35,1,23
	.byte	'LJTOVCLR',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	1150
	.byte	3,0,2,35,1,23
	.byte	'LJTCNT',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,12,157,7,3
	.word	27595
	.byte	22
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,12,160,7,16,4,23
	.byte	'VDROOPREQ',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'VDTRUN',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'VDTOV',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	1150
	.byte	3,4,2,35,1,23
	.byte	'VDTOVCLR',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	1150
	.byte	3,0,2,35,1,23
	.byte	'VDTCNT',0,2
	.word	922
	.byte	10,6,2,35,2,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,12,172,7,3
	.word	27838
	.byte	22
	.byte	'_Ifx_SCU_RSTCON_Bits',0,12,175,7,16,4,23
	.byte	'ESR0',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'ESR1',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'SMU',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'SW',0,1
	.word	1150
	.byte	2,6,2,35,1,23
	.byte	'STM0',0,1
	.word	1150
	.byte	2,4,2,35,1,23
	.byte	'STM1',0,1
	.word	1150
	.byte	2,2,2,35,1,23
	.byte	'STM2',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'STM3',0,1
	.word	1150
	.byte	2,6,2,35,2,23
	.byte	'STM4',0,1
	.word	1150
	.byte	2,4,2,35,2,23
	.byte	'STM5',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	922
	.byte	10,0,2,35,2,0,26
	.byte	'Ifx_SCU_RSTCON_Bits',0,12,189,7,3
	.word	28105
	.byte	22
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,12,192,7,16,4,23
	.byte	'FRTO',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'CLRC',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'CSSX',0,2
	.word	922
	.byte	6,3,2,35,0,23
	.byte	'reserved_13',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'reserved_15',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'USRINFO',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_RSTCON2_Bits',0,12,206,7,3
	.word	28364
	.byte	22
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,12,209,7,16,4,23
	.byte	'reserved_0',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON3_Bits',0,12,212,7,3
	.word	28669
	.byte	22
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,12,215,7,16,4,23
	.byte	'ESR0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SMU',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'SW',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'STM0',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'STM1',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'STM2',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'STM3',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'STM4',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'STM5',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'reserved_11',0,1
	.word	1150
	.byte	5,0,2,35,1,23
	.byte	'PORST',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'CB0',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'CB1',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'CB3',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'EVRC',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'EVR33',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'SWD',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'HSMS',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'HSMA',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'STBYR',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'LBPORST',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'LBTERM',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,12,245,7,3
	.word	28750
	.byte	22
	.byte	'_Ifx_SCU_SEICON0_Bits',0,12,248,7,16,4,23
	.byte	'reserved_0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'ENDINIT',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'EPW',0,4
	.word	5562
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	5562
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON0_Bits',0,12,254,7,3
	.word	29299
	.byte	22
	.byte	'_Ifx_SCU_SEICON1_Bits',0,12,129,8,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON1_Bits',0,12,138,8,3
	.word	29429
	.byte	22
	.byte	'_Ifx_SCU_SEISR_Bits',0,12,141,8,16,4,23
	.byte	'AE',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'TIM',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SEISR_Bits',0,12,151,8,3
	.word	29620
	.byte	22
	.byte	'_Ifx_SCU_STCON_Bits',0,12,154,8,16,4,23
	.byte	'reserved_0',0,2
	.word	922
	.byte	13,3,2,35,0,23
	.byte	'SFCBAE',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'CFCBAE',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'STP',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_STCON_Bits',0,12,161,8,3
	.word	29798
	.byte	22
	.byte	'_Ifx_SCU_STMEM1_Bits',0,12,164,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM1_Bits',0,12,167,8,3
	.word	29949
	.byte	22
	.byte	'_Ifx_SCU_STMEM2_Bits',0,12,170,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM2_Bits',0,12,173,8,3
	.word	30021
	.byte	22
	.byte	'_Ifx_SCU_STMEM3_Bits',0,12,176,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM3_Bits',0,12,179,8,3
	.word	30093
	.byte	22
	.byte	'_Ifx_SCU_STMEM4_Bits',0,12,182,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM4_Bits',0,12,185,8,3
	.word	30165
	.byte	22
	.byte	'_Ifx_SCU_STMEM5_Bits',0,12,188,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM5_Bits',0,12,191,8,3
	.word	30237
	.byte	22
	.byte	'_Ifx_SCU_STMEM6_Bits',0,12,194,8,16,4,23
	.byte	'MEM',0,4
	.word	791
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM6_Bits',0,12,197,8,3
	.word	30309
	.byte	22
	.byte	'_Ifx_SCU_STSTAT_Bits',0,12,200,8,16,4,23
	.byte	'HWCFG',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'FTM',0,1
	.word	1150
	.byte	7,1,2,35,1,23
	.byte	'MODE',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'FCBAE',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'LUDIS',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'reserved_18',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'TRSTL',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'SPDEN',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'reserved_23',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'RAMINT',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'reserved_25',0,1
	.word	1150
	.byte	3,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_STSTAT_Bits',0,12,216,8,3
	.word	30381
	.byte	22
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,12,219,8,16,4,23
	.byte	'ADDRCFG',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'SPARE',0,2
	.word	922
	.byte	14,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,12,224,8,3
	.word	30710
	.byte	22
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,12,227,8,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'SWRSTREQ',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	6,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,12,234,8,3
	.word	30830
	.byte	22
	.byte	'_Ifx_SCU_SYSCON_Bits',0,12,237,8,16,4,23
	.byte	'CCTRIG0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'RAMINTM',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'SETLUDIS',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'DDC',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SYSCON_Bits',0,12,249,8,3
	.word	31000
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,12,252,8,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'MODEN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,2
	.word	922
	.byte	6,7,2,35,0,23
	.byte	'NDIV',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'PLLPWD',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'RESLD',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	5,0,2,35,2,23
	.byte	'PDIV',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	3,2,2,35,3,23
	.byte	'INSEL',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,12,137,9,3
	.word	31263
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,12,140,9,16,4,23
	.byte	'K2DIV',0,1
	.word	1150
	.byte	3,5,2,35,0,23
	.byte	'reserved_3',0,4
	.word	791
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,12,144,9,3
	.word	31542
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,12,147,9,16,4,23
	.byte	'MODCFG',0,2
	.word	922
	.byte	16,0,2,35,0,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,12,151,9,3
	.word	31646
	.byte	22
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,12,154,9,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'PWDSTAT',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'LOCK',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	2,3,2,35,0,23
	.byte	'K2RDY',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'MODRUN',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	791
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,12,164,9,3
	.word	31752
	.byte	22
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,12,167,9,16,4,23
	.byte	'ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,12,174,9,3
	.word	31975
	.byte	22
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,12,177,9,16,4,23
	.byte	'CPU0ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'CPU0ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'CPU0TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'CPU0SMUT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'CPU1ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'CPU1ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'CPU1TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'CPU1SMUT',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'CPU2ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'CPU2ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'CPU2TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'CPU2SMUT',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'CPU3ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'CPU3ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'CPU3TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'CPU3SMUT',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,12,199,9,3
	.word	32123
	.byte	22
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,12,202,9,16,4,23
	.byte	'CPU4ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'CPU4ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'CPU4TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'CPU4SMUT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'CPU5ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'CPU5ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'CPU5TRAP2T',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'CPU5SMUT',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,12,215,9,3
	.word	32611
	.byte	22
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,12,218,9,16,4,23
	.byte	'ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSET_Bits',0,12,225,9,3
	.word	32908
	.byte	22
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,12,228,9,16,4,23
	.byte	'ESR0T',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1T',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'TRAP2',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'SMUT',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	791
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,12,235,9,3
	.word	33056
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,12,238,9,16,4,23
	.byte	'ENDINIT',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'LCK',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'PW',0,4
	.word	5562
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	5562
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,12,244,9,3
	.word	33206
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,12,247,9,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'UR',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PAR',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'TCR',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'TCTR',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,12,132,10,3
	.word	33336
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,12,135,10,16,4,23
	.byte	'AE',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'US',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PAS',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'TCS',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'TCT',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'TIM',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,12,148,10,3
	.word	33596
	.byte	22
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,12,151,10,16,4,23
	.byte	'ENDINIT',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'LCK',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'PW',0,4
	.word	5562
	.byte	14,16,2,35,0,23
	.byte	'REL',0,4
	.word	5562
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,12,157,10,3
	.word	33819
	.byte	22
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,12,160,10,16,4,23
	.byte	'CLRIRF',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IR0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DR',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IR1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'UR',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PAR',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'TCR',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'TCTR',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,12,173,10,3
	.word	33945
	.byte	22
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,12,176,10,16,4,23
	.byte	'AE',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OE',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'IS0',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'DS',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'TO',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'IS1',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'US',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'PAS',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'TCS',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'TCT',0,1
	.word	1150
	.byte	7,0,2,35,1,23
	.byte	'TIM',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,12,189,10,3
	.word	34197
	.byte	24,12,197,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14340
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN00',0,12,202,10,3
	.word	34416
	.byte	24,12,205,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14899
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN01',0,12,210,10,3
	.word	34481
	.byte	24,12,213,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	14978
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN10',0,12,218,10,3
	.word	34546
	.byte	24,12,221,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	15538
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ACCEN11',0,12,226,10,3
	.word	34611
	.byte	24,12,229,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	15619
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ARSTDIS',0,12,234,10,3
	.word	34676
	.byte	24,12,237,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	15836
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON0',0,12,242,10,3
	.word	34741
	.byte	24,12,245,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16109
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON1',0,12,250,10,3
	.word	34806
	.byte	24,12,253,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16435
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON10',0,12,130,11,3
	.word	34871
	.byte	24,12,133,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16537
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON11',0,12,138,11,3
	.word	34937
	.byte	24,12,141,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16639
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON2',0,12,146,11,3
	.word	35003
	.byte	24,12,149,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	16913
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON3',0,12,154,11,3
	.word	35068
	.byte	24,12,157,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17282
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON4',0,12,162,11,3
	.word	35133
	.byte	24,12,165,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17462
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON5',0,12,170,11,3
	.word	35198
	.byte	24,12,173,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17631
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON6',0,12,178,11,3
	.word	35263
	.byte	24,12,181,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17731
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON7',0,12,186,11,3
	.word	35328
	.byte	24,12,189,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17831
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON8',0,12,194,11,3
	.word	35393
	.byte	24,12,197,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	17931
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CCUCON9',0,12,202,11,3
	.word	35458
	.byte	24,12,205,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18031
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_CHIPID',0,12,210,11,3
	.word	35523
	.byte	24,12,213,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18234
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCLIM',0,12,218,11,3
	.word	35587
	.byte	24,12,221,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18466
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_DTSCSTAT',0,12,226,11,3
	.word	35652
	.byte	24,12,229,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18568
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICON0',0,12,234,11,3
	.word	35718
	.byte	24,12,237,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18696
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICON1',0,12,242,11,3
	.word	35782
	.byte	24,12,245,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	18885
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EICR',0,12,250,11,3
	.word	35846
	.byte	24,12,253,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19249
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EIFILT',0,12,130,12,3
	.word	35908
	.byte	24,12,133,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19688
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EIFR',0,12,138,12,3
	.word	35972
	.byte	24,12,141,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	19899
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EISR',0,12,146,12,3
	.word	36034
	.byte	24,12,149,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20075
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EMSR',0,12,154,12,3
	.word	36096
	.byte	24,12,157,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20269
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EMSSW',0,12,162,12,3
	.word	36158
	.byte	24,12,165,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20404
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,12,170,12,3
	.word	36221
	.byte	24,12,173,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20540
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ESROCFG',0,12,178,12,3
	.word	36294
	.byte	24,12,181,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20651
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_EXTCON',0,12,186,12,3
	.word	36359
	.byte	24,12,189,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	20869
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_FDR',0,12,194,12,3
	.word	36423
	.byte	24,12,197,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21032
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_FMR',0,12,202,12,3
	.word	36484
	.byte	24,12,205,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21368
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_ID',0,12,210,12,3
	.word	36545
	.byte	24,12,213,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21475
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IGCR',0,12,218,12,3
	.word	36605
	.byte	24,12,221,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	21927
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IN',0,12,226,12,3
	.word	36667
	.byte	24,12,229,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22026
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_IOCR',0,12,234,12,3
	.word	36727
	.byte	24,12,237,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22176
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL0',0,12,242,12,3
	.word	36789
	.byte	24,12,245,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22414
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL1',0,12,250,12,3
	.word	36857
	.byte	24,12,253,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22575
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL2',0,12,130,13,3
	.word	36925
	.byte	24,12,133,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22681
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LBISTCTRL3',0,12,138,13,3
	.word	36993
	.byte	24,12,141,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22767
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLCON0',0,12,146,13,3
	.word	37061
	.byte	24,12,149,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	22935
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLCON1',0,12,154,13,3
	.word	37126
	.byte	24,12,157,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	23103
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_LCLTEST',0,12,162,13,3
	.word	37191
	.byte	24,12,165,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	23417
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_MANID',0,12,170,13,3
	.word	37256
	.byte	24,12,173,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	23528
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OMR',0,12,178,13,3
	.word	37319
	.byte	24,12,181,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	23686
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OSCCON',0,12,186,13,3
	.word	37380
	.byte	24,12,189,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24097
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OUT',0,12,194,13,3
	.word	37444
	.byte	24,12,197,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24198
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OVCCON',0,12,202,13,3
	.word	37505
	.byte	24,12,205,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24516
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_OVCENABLE',0,12,210,13,3
	.word	37569
	.byte	24,12,213,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24703
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDISC',0,12,218,13,3
	.word	37636
	.byte	24,12,221,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24814
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDR',0,12,226,13,3
	.word	37699
	.byte	24,12,229,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	24947
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PDRR',0,12,234,13,3
	.word	37760
	.byte	24,12,237,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25150
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON0',0,12,242,13,3
	.word	37822
	.byte	24,12,245,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25390
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLCON1',0,12,250,13,3
	.word	37890
	.byte	24,12,253,13,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25534
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PERPLLSTAT',0,12,130,14,3
	.word	37958
	.byte	24,12,133,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25756
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR0',0,12,138,14,3
	.word	38026
	.byte	24,12,141,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	25892
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR1',0,12,146,14,3
	.word	38090
	.byte	24,12,149,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26028
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR2',0,12,154,14,3
	.word	38154
	.byte	24,12,157,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26164
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR3',0,12,162,14,3
	.word	38218
	.byte	24,12,165,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26300
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR4',0,12,170,14,3
	.word	38282
	.byte	24,12,173,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26436
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMCSR5',0,12,178,14,3
	.word	38346
	.byte	24,12,181,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26572
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMSTAT0',0,12,186,14,3
	.word	38410
	.byte	24,12,189,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	26844
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMSWCR1',0,12,194,14,3
	.word	38475
	.byte	24,12,197,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27089
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR0',0,12,202,14,3
	.word	38540
	.byte	24,12,205,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27477
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR1',0,12,210,14,3
	.word	38606
	.byte	24,12,213,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27595
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR2',0,12,218,14,3
	.word	38672
	.byte	24,12,221,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	27838
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_PMTRCSR3',0,12,226,14,3
	.word	38738
	.byte	24,12,229,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28105
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON',0,12,234,14,3
	.word	38804
	.byte	24,12,237,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28364
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON2',0,12,242,14,3
	.word	38868
	.byte	24,12,245,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28669
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTCON3',0,12,250,14,3
	.word	38933
	.byte	24,12,253,14,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	28750
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_RSTSTAT',0,12,130,15,3
	.word	38998
	.byte	24,12,133,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29299
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON0',0,12,138,15,3
	.word	39063
	.byte	24,12,141,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29429
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEICON1',0,12,146,15,3
	.word	39128
	.byte	24,12,149,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29620
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SEISR',0,12,154,15,3
	.word	39193
	.byte	24,12,157,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29798
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STCON',0,12,162,15,3
	.word	39256
	.byte	24,12,165,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	29949
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM1',0,12,170,15,3
	.word	39319
	.byte	24,12,173,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30021
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM2',0,12,178,15,3
	.word	39383
	.byte	24,12,181,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30093
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM3',0,12,186,15,3
	.word	39447
	.byte	24,12,189,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30165
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM4',0,12,194,15,3
	.word	39511
	.byte	24,12,197,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30237
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM5',0,12,202,15,3
	.word	39575
	.byte	24,12,205,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30309
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STMEM6',0,12,210,15,3
	.word	39639
	.byte	24,12,213,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30381
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_STSTAT',0,12,218,15,3
	.word	39703
	.byte	24,12,221,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30710
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SWAPCTRL',0,12,226,15,3
	.word	39767
	.byte	24,12,229,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	30830
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SWRSTCON',0,12,234,15,3
	.word	39833
	.byte	24,12,237,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31000
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSCON',0,12,242,15,3
	.word	39899
	.byte	24,12,245,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31263
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON0',0,12,250,15,3
	.word	39963
	.byte	24,12,253,15,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31542
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON1',0,12,130,16,3
	.word	40031
	.byte	24,12,133,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31646
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLCON2',0,12,138,16,3
	.word	40099
	.byte	24,12,141,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31752
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_SYSPLLSTAT',0,12,146,16,3
	.word	40167
	.byte	24,12,149,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	31975
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPCLR',0,12,154,16,3
	.word	40235
	.byte	24,12,157,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32123
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPDIS0',0,12,162,16,3
	.word	40300
	.byte	24,12,165,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32611
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPDIS1',0,12,170,16,3
	.word	40366
	.byte	24,12,173,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	32908
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSET',0,12,178,16,3
	.word	40432
	.byte	24,12,181,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33056
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_TRAPSTAT',0,12,186,16,3
	.word	40497
	.byte	24,12,189,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33206
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON0',0,12,194,16,3
	.word	40563
	.byte	24,12,197,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33336
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_CON1',0,12,202,16,3
	.word	40632
	.byte	24,12,205,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33596
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTCPU_SR',0,12,210,16,3
	.word	40701
	.byte	24,12,213,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33819
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON0',0,12,218,16,3
	.word	40768
	.byte	24,12,221,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	33945
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_CON1',0,12,226,16,3
	.word	40835
	.byte	24,12,229,16,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	34197
	.byte	4,2,35,0,0,26
	.byte	'Ifx_SCU_WDTS_SR',0,12,234,16,3
	.word	40902
	.byte	22
	.byte	'_Ifx_SCU_ESRCFGX',0,12,246,16,25,4,25
	.byte	'ESRCFGX',0
	.word	36221
	.byte	4,2,35,0,0,15
	.word	40967
	.byte	26
	.byte	'Ifx_SCU_ESRCFGX',0,12,249,16,3
	.word	41008
	.byte	22
	.byte	'_Ifx_SCU_WDTCPU',0,12,136,17,25,12,25
	.byte	'CON0',0
	.word	40563
	.byte	4,2,35,0,25
	.byte	'CON1',0
	.word	40632
	.byte	4,2,35,4,25
	.byte	'SR',0
	.word	40701
	.byte	4,2,35,8,0,15
	.word	41038
	.byte	26
	.byte	'Ifx_SCU_WDTCPU',0,12,141,17,3
	.word	41101
	.byte	22
	.byte	'_Ifx_SCU_WDTS',0,12,156,17,25,12,25
	.byte	'CON0',0
	.word	40768
	.byte	4,2,35,0,25
	.byte	'CON1',0
	.word	40835
	.byte	4,2,35,4,25
	.byte	'SR',0
	.word	40902
	.byte	4,2,35,8,0,15
	.word	41130
	.byte	26
	.byte	'Ifx_SCU_WDTS',0,12,161,17,3
	.word	41191
	.byte	22
	.byte	'_Ifx_PMS_ACCEN0_Bits',0,5,68,16,4,23
	.byte	'EN0',0,4
	.word	5562
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	5562
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	5562
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	5562
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	5562
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	5562
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	5562
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	5562
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	5562
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	5562
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	5562
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	5562
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	5562
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	5562
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	5562
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	5562
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	5562
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	5562
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	5562
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	5562
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	5562
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	5562
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	5562
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	5562
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	5562
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	5562
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	5562
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	5562
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	5562
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	5562
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	5562
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	5562
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_PMS_ACCEN0_Bits',0,5,102,3
	.word	41218
	.byte	22
	.byte	'_Ifx_PMS_ACCEN1_Bits',0,5,105,16,4,23
	.byte	'reserved_0',0,4
	.word	5562
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_PMS_ACCEN1_Bits',0,5,108,3
	.word	41775
	.byte	26
	.byte	'Ifx_PMS_AGFSP_STDBY0_Bits',0,5,133,1,3
	.word	1188
	.byte	26
	.byte	'Ifx_PMS_AGFSP_STDBY1_Bits',0,5,158,1,3
	.word	1623
	.byte	26
	.byte	'Ifx_PMS_AG_STDBY0_Bits',0,5,183,1,3
	.word	2234
	.byte	26
	.byte	'Ifx_PMS_AG_STDBY1_Bits',0,5,208,1,3
	.word	2666
	.byte	26
	.byte	'Ifx_PMS_CMD_STDBY_Bits',0,5,220,1,3
	.word	3075
	.byte	22
	.byte	'_Ifx_PMS_DTSLIM_Bits',0,5,223,1,16,4,23
	.byte	'LOWER',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	3,1,2,35,1,23
	.byte	'LLU',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'UPPER',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'UOF',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_DTSLIM_Bits',0,5,232,1,3
	.word	42018
	.byte	22
	.byte	'_Ifx_PMS_DTSSTAT_Bits',0,5,235,1,16,4,23
	.byte	'RESULT',0,2
	.word	922
	.byte	12,4,2,35,0,23
	.byte	'reserved_12',0,4
	.word	791
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_PMS_DTSSTAT_Bits',0,5,239,1,3
	.word	42201
	.byte	22
	.byte	'_Ifx_PMS_EVR33CON_Bits',0,5,242,1,16,4,23
	.byte	'SHVH33',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'SHHVEN',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'SHLVEN',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'SHVL33',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVR33CON_Bits',0,5,255,1,3
	.word	42301
	.byte	22
	.byte	'_Ifx_PMS_EVRADCSTAT_Bits',0,5,130,2,16,4,23
	.byte	'ADCCV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'ADC33V',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'ADCSWDV',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'OVC',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'OV33',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'OVSWD',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'UVC',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'UV33',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'UVSWD',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRADCSTAT_Bits',0,5,142,2,3
	.word	42587
	.byte	22
	.byte	'_Ifx_PMS_EVROSCCTRL_Bits',0,5,145,2,16,4,23
	.byte	'OSCFTRIM',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'OSCFPTRIM',0,1
	.word	1150
	.byte	6,2,2,35,2,23
	.byte	'reserved_22',0,2
	.word	922
	.byte	7,3,2,35,2,23
	.byte	'OSCTEMPOFFS',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'OSCTRIMEN',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVROSCCTRL_Bits',0,5,154,2,3
	.word	42825
	.byte	22
	.byte	'_Ifx_PMS_EVRRSTCON_Bits',0,5,157,2,16,4,23
	.byte	'RSTCTRIM',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'RST33TRIM',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'RSTSWDTRIM',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'RSTCOFF',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'BPRSTCOFF',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'RST33OFF',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'BPRST33OFF',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'RSTSWDOFF',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'BPRSTSWDOFF',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRRSTCON_Bits',0,5,170,2,3
	.word	43043
	.byte	22
	.byte	'_Ifx_PMS_EVRRSTSTAT_Bits',0,5,173,2,16,4,23
	.byte	'RSTC',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'RST33',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'RSTSWD',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'RSTCOFF',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'reserved_25',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'RST33OFF',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'RSTSWDOFF',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	1150
	.byte	3,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRRSTSTAT_Bits',0,5,184,2,3
	.word	43334
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF0_Bits',0,5,187,2,16,4,23
	.byte	'M0S0EN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'M0S2EN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'M0S3EN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'M0S3CLIP',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'M0S4EN',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'M0RAMPEN',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'M0SFRGET',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'M0SKIPEN',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'M0S3COEFF',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'M0S4COEFF',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'M0SRMPCOEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M0FGETCOEFF',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'M0S2COEFF',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'M0S2VINSRC',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'M0S2VOSRC',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'M0SRMPCOEFFFRAC',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF0_Bits',0,5,206,2,3
	.word	43579
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF1_Bits',0,5,209,2,16,4,23
	.byte	'M0VOCFLPF',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'M0VOCFINC',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'M0VOUT',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M0VIN',0,2
	.word	922
	.byte	11,5,2,35,2,23
	.byte	'M0S3COEFFFRAC',0,1
	.word	1150
	.byte	2,3,2,35,3,23
	.byte	'M0S2COEFFFRAC',0,1
	.word	1150
	.byte	2,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF1_Bits',0,5,218,2,3
	.word	43992
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF2_Bits',0,5,221,2,16,4,23
	.byte	'M1S0EN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'M1S2EN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'M1S3EN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'M1S3CLIP',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'M1S4EN',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'M1RAMPEN',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'M1SFRGET',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'M1SKIPEN',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'M1S3COEFF',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'M1S4COEFF',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'M1SRMPCOEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M1FGETCOEFF',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'M1S2COEFF',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'M1S2VINSRC',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'M1S2VOSRC',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF2_Bits',0,5,239,2,3
	.word	44201
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF3_Bits',0,5,242,2,16,4,23
	.byte	'M1VOCFLPF',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'M1VOCFINC',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'M1VOUT',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M1VIN',0,2
	.word	922
	.byte	11,5,2,35,2,23
	.byte	'M1S3COEFFFRAC',0,1
	.word	1150
	.byte	2,3,2,35,3,23
	.byte	'M1S2COEFFFRAC',0,1
	.word	1150
	.byte	2,1,2,35,3,23
	.byte	'M1SRMPCOEFFFRAC',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF3_Bits',0,5,251,2,3
	.word	44595
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF4_Bits',0,5,254,2,16,4,23
	.byte	'M2S0EN',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'M2S2EN',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'M2S3EN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'M2S3CLIP',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'M2S4EN',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'M2RAMPEN',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'M2SFRGET',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'M2SKIPEN',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'M2S3COEFF',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'M2S4COEFF',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'M2SRMPCOEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M2FGETCOEFF',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'M2S2COEFF',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'M2S2VINSRC',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'M2S2VOSRC',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF4_Bits',0,5,144,3,3
	.word	44816
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF5_Bits',0,5,147,3,16,4,23
	.byte	'M2VOCFLPF',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'M2VOCFINC',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'M2VOUT',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M2VIN',0,2
	.word	922
	.byte	11,5,2,35,2,23
	.byte	'M2S3COEFFFRAC',0,1
	.word	1150
	.byte	2,3,2,35,3,23
	.byte	'M2S2COEFFFRAC',0,1
	.word	1150
	.byte	2,1,2,35,3,23
	.byte	'M2SRMPCOEFFFRAC',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF5_Bits',0,5,156,3,3
	.word	45210
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF6_Bits',0,5,159,3,16,4,23
	.byte	'CT5REG0',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'CT5REG1',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'CT5REG2',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	7,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF6_Bits',0,5,166,3,3
	.word	45431
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF7_Bits',0,5,169,3,16,4,23
	.byte	'CT5REG3',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'CT5REG4',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	15,1,2,35,2,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF7_Bits',0,5,175,3,3
	.word	45593
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF8_Bits',0,5,178,3,16,4,23
	.byte	'CT33REG0',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'CT33REG1',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'CT33REG2',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	7,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF8_Bits',0,5,185,3,3
	.word	45736
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCOEFF9_Bits',0,5,188,3,16,4,23
	.byte	'CT33REG3',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'CT33REG4',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	15,1,2,35,2,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF9_Bits',0,5,194,3,3
	.word	45901
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL0_Bits',0,5,197,3,16,4,23
	.byte	'SDFREQSPRD',0,2
	.word	922
	.byte	16,0,2,35,0,23
	.byte	'SDFREQ',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'NGOFF',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'PGOFF',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'UP',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL0_Bits',0,5,205,3,3
	.word	46046
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL1_Bits',0,5,208,3,16,4,23
	.byte	'M0TOFF',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'M0TON',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M0S0COEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M0DEADBD',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'M0ADCZB',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'M0SKIP',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'SYNCEN',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL1_Bits',0,5,219,3,3
	.word	46214
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL10_Bits',0,5,222,3,16,4,23
	.byte	'SHVH',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'SHVL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'SHHVEN',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'SHLVEN',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL10_Bits',0,5,230,3,3
	.word	46448
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL11_Bits',0,5,233,3,16,4,23
	.byte	'DROOPVH',0,1
	.word	1150
	.byte	5,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	1150
	.byte	3,0,2,35,0,23
	.byte	'DROOPVL',0,1
	.word	1150
	.byte	5,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	1150
	.byte	3,0,2,35,1,23
	.byte	'SYNCMAXDEV',0,1
	.word	1150
	.byte	5,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	1150
	.byte	3,0,2,35,2,23
	.byte	'SYNCHYST',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'SYNCMUXSEL',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL11_Bits',0,5,246,3,3
	.word	46629
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL2_Bits',0,5,249,3,16,4,23
	.byte	'LPBNDOFFSET',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'LPBNDWIDTH',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'LPLPFCOEFF',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'SDFREQLP',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	2,2,2,35,3,23
	.byte	'EVRCMOD',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL2_Bits',0,5,131,4,3
	.word	46927
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL3_Bits',0,5,134,4,16,4,23
	.byte	'M1TOFF',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'M1TON',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M1S0COEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M1DEADBD',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'M1ADCZB',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'M1SKIP',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL3_Bits',0,5,143,4,3
	.word	47159
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL4_Bits',0,5,146,4,16,4,23
	.byte	'VOKCFG',0,1
	.word	1150
	.byte	6,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	922
	.byte	10,0,2,35,0,23
	.byte	'SDFREQST',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL4_Bits',0,5,152,4,3
	.word	47360
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL5_Bits',0,5,155,4,16,4,23
	.byte	'M2TOFF',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'M2TON',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'M2S0COEFF',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'M2DEADBD',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'M2ADCZB',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'M2SKIP',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL5_Bits',0,5,164,4,3
	.word	47508
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL6_Bits',0,5,167,4,16,4,23
	.byte	'SVINTH',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'SVOTH',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SINCLO',0,1
	.word	1150
	.byte	3,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'SINCHI',0,1
	.word	1150
	.byte	3,1,2,35,2,23
	.byte	'reserved_23',0,2
	.word	922
	.byte	8,1,2,35,2,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL6_Bits',0,5,176,4,3
	.word	47709
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL7_Bits',0,5,179,4,16,4,23
	.byte	'DRVNI',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'DRVPCBF',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'DRVP',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'DRVSLOMODE',0,1
	.word	1150
	.byte	2,6,2,35,1,23
	.byte	'reserved_10',0,1
	.word	1150
	.byte	6,0,2,35,1,23
	.byte	'DRVSPR',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'SYNCDIVFAC',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	4,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL7_Bits',0,5,190,4,3
	.word	47906
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL8_Bits',0,5,193,4,16,4,23
	.byte	'FBADCOFFS',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'FBADCSMP',0,1
	.word	1150
	.byte	6,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'FBADCBLNK',0,1
	.word	1150
	.byte	2,6,2,35,2,23
	.byte	'reserved_18',0,1
	.word	1150
	.byte	2,4,2,35,2,23
	.byte	'FBADCLPF',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'FBADCERR',0,1
	.word	1150
	.byte	2,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	2,4,2,35,3,23
	.byte	'FBADCLSB',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'reserved_29',0,1
	.word	1150
	.byte	2,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL8_Bits',0,5,207,4,3
	.word	48146
	.byte	22
	.byte	'_Ifx_PMS_EVRSDCTRL9_Bits',0,5,210,4,16,4,23
	.byte	'FFADCOFFS',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'FFADCLPF',0,1
	.word	1150
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,4
	.word	791
	.byte	20,1,2,35,0,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDCTRL9_Bits',0,5,216,4,3
	.word	48463
	.byte	22
	.byte	'_Ifx_PMS_EVRSDSTAT0_Bits',0,5,219,4,16,4,23
	.byte	'ADCFBCV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'DPWMOUT',0,2
	.word	922
	.byte	12,4,2,35,2,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSDSTAT0_Bits',0,5,225,4,3
	.word	48607
	.byte	22
	.byte	'_Ifx_PMS_EVRSTAT_Bits',0,5,228,4,16,4,23
	.byte	'EVRC',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'OVC',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'EVR33',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'OV33',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'OVSWD',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'UVC',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'UV33',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'UVSWD',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'SYNCLCK',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'EVR33VOK',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'reserved_10',0,1
	.word	1150
	.byte	3,3,2,35,1,23
	.byte	'RSTC',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'RST33',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'RSTSWD',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'EVRCSHLV',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'EVRCSHHV',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'EVR33SHLV',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'EVR33SHHV',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'SWDLVL',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'SDVOK',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'EVRCMOD',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'OVPRE',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'OVSB',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'OVDDM',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'UVPRE',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'UVSB',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'UVDDM',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRSTAT_Bits',0,5,130,5,3
	.word	48755
	.byte	22
	.byte	'_Ifx_PMS_EVRTRIM_Bits',0,5,133,5,16,4,23
	.byte	'EVR33VOUTSEL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'SDVOUTSEL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'EVR33VOUTTRIM',0,1
	.word	1150
	.byte	6,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'SDVOUTTRIM',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'LCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRTRIM_Bits',0,5,142,5,3
	.word	49315
	.byte	22
	.byte	'_Ifx_PMS_EVRTRIMSTAT_Bits',0,5,145,5,16,4,23
	.byte	'EVR33VOUTSEL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'SDVOUTSEL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'EVR33VOUTTRIM',0,1
	.word	1150
	.byte	6,2,2,35,2,23
	.byte	'reserved_22',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'SDVOUTTRIM',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_EVRTRIMSTAT_Bits',0,5,153,5,3
	.word	49520
	.byte	22
	.byte	'_Ifx_PMS_HSMOVMON_Bits',0,5,156,5,16,4,23
	.byte	'EVRCOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'EVR33OVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SWDOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'EVRCOFF',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'EVR33OFF',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'SWDOFF',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	4,1,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_HSMOVMON_Bits',0,5,166,5,3
	.word	49725
	.byte	22
	.byte	'_Ifx_PMS_HSMUVMON_Bits',0,5,169,5,16,4,23
	.byte	'EVRCUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'EVR33UVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SWDUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'EVRCOFF',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'EVR33OFF',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'SWDOFF',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'HSMFIL',0,1
	.word	1150
	.byte	4,1,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_HSMUVMON_Bits',0,5,179,5,3
	.word	49945
	.byte	22
	.byte	'_Ifx_PMS_ID_Bits',0,5,182,5,16,4,23
	.byte	'MODREV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_PMS_ID_Bits',0,5,187,5,3
	.word	50160
	.byte	26
	.byte	'Ifx_PMS_MONBISTCTRL_Bits',0,5,197,5,3
	.word	3279
	.byte	22
	.byte	'_Ifx_PMS_MONBISTSTAT_Bits',0,5,200,5,16,4,23
	.byte	'TSTOK',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'TSTRUN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'TSTDONE',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'SMUERR',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'PMSERR',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'reserved_6',0,4
	.word	791
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_PMS_MONBISTSTAT_Bits',0,5,209,5,3
	.word	50301
	.byte	22
	.byte	'_Ifx_PMS_MONCTRL_Bits',0,5,212,5,16,4,23
	.byte	'EVRCOVMOD',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'PREOVMOD',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'EVRCUVMOD',0,1
	.word	1150
	.byte	2,2,2,35,0,23
	.byte	'PREUVMOD',0,1
	.word	1150
	.byte	2,0,2,35,0,23
	.byte	'EVR33OVMOD',0,1
	.word	1150
	.byte	2,6,2,35,1,23
	.byte	'VDDMOVMOD',0,1
	.word	1150
	.byte	2,4,2,35,1,23
	.byte	'EVR33UVMOD',0,1
	.word	1150
	.byte	2,2,2,35,1,23
	.byte	'VDDMUVMOD',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'SWDOVMOD',0,1
	.word	1150
	.byte	2,6,2,35,2,23
	.byte	'SBOVMOD',0,1
	.word	1150
	.byte	2,4,2,35,2,23
	.byte	'SWDUVMOD',0,1
	.word	1150
	.byte	2,2,2,35,2,23
	.byte	'SBUVMOD',0,1
	.word	1150
	.byte	2,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_MONCTRL_Bits',0,5,229,5,3
	.word	50502
	.byte	22
	.byte	'_Ifx_PMS_MONFILT_Bits',0,5,232,5,16,4,23
	.byte	'EVRCFIL',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'PREFIL',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'EVR33FIL',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'VDDMFIL',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'SWDFIL',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'SBFIL',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	5,3,2,35,3,23
	.byte	'CLRFIL',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_MONFILT_Bits',0,5,244,5,3
	.word	50869
	.byte	22
	.byte	'_Ifx_PMS_MONSTAT1_Bits',0,5,247,5,16,4,23
	.byte	'ADCCV',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'ADC33V',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'ADCSWDV',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'ACTVCNT',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_MONSTAT1_Bits',0,5,254,5,3
	.word	51119
	.byte	22
	.byte	'_Ifx_PMS_MONSTAT2_Bits',0,5,129,6,16,4,23
	.byte	'ADCPRE',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'ADCSB',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'ADCVDDM',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_PMS_MONSTAT2_Bits',0,5,135,6,3
	.word	51276
	.byte	22
	.byte	'_Ifx_PMS_OTSC0_Bits',0,5,138,6,16,4,23
	.byte	'B0LAM',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'B0HAM',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'B1LAM',0,1
	.word	1150
	.byte	4,4,2,35,2,23
	.byte	'reserved_20',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'B1HAM',0,1
	.word	1150
	.byte	4,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	1150
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_PMS_OTSC0_Bits',0,5,148,6,3
	.word	51414
	.byte	22
	.byte	'_Ifx_PMS_OTSC1_Bits',0,5,151,6,16,4,23
	.byte	'B0EC',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'B1EC',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'DMONAD',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'SMCDBG',0,1
	.word	1150
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_PMS_OTSC1_Bits',0,5,159,6,3
	.word	51628
	.byte	22
	.byte	'_Ifx_PMS_OTSS_Bits',0,5,162,6,16,4,23
	.byte	'OTGB0',0,1
	.word	1150
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,1
	.word	1150
	.byte	4,0,2,35,0,23
	.byte	'OTGB1',0,1
	.word	1150
	.byte	4,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	922
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_PMS_OTSS_Bits',0,5,169,6,3
	.word	51796
	.byte	22
	.byte	'_Ifx_PMS_OVMON_Bits',0,5,172,6,16,4,23
	.byte	'EVRCOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'EVR33OVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SWDOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_OVMON_Bits',0,5,180,6,3
	.word	51951
	.byte	22
	.byte	'_Ifx_PMS_OVMON2_Bits',0,5,183,6,16,4,23
	.byte	'PREOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'VDDMOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SBOVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_OVMON2_Bits',0,5,191,6,3
	.word	52131
	.byte	22
	.byte	'_Ifx_PMS_PMSIEN_Bits',0,5,194,6,16,4,23
	.byte	'OVSWD',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'UVSWD',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'OV33',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'UV33',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'OVC',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'UVC',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'OVPRE',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'UVPRE',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'OVDDM',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'UVDDM',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'OVSB',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'UVSB',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'EVRCMOD',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'SDVOK',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'SYNCLCK',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'SWDLVL',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,1
	.word	1150
	.byte	1,3,2,35,2,23
	.byte	'WUTWKP',0,1
	.word	1150
	.byte	1,2,2,35,2,23
	.byte	'ESR0WKP',0,1
	.word	1150
	.byte	1,1,2,35,2,23
	.byte	'ESR1WKP',0,1
	.word	1150
	.byte	1,0,2,35,2,23
	.byte	'PINAWKP',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'PINBWKP',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'SCRINT',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'SCRRST',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'SCRECC',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'SCRWDT',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	1150
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSIEN_Bits',0,5,224,6,3
	.word	52310
	.byte	22
	.byte	'_Ifx_PMS_PMSWCR0_Bits',0,5,227,6,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	2,6,2,35,0,23
	.byte	'VEXTSTBYEN',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'VDDSTBYEN',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'ESR0DFEN',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'ESR0EDCON',0,1
	.word	1150
	.byte	2,1,2,35,0,23
	.byte	'ESR1DFEN',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'ESR1EDCON',0,1
	.word	1150
	.byte	2,6,2,35,1,23
	.byte	'PINADFEN',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'PINAEDCON',0,1
	.word	1150
	.byte	2,3,2,35,1,23
	.byte	'PINBDFEN',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'PINBEDCON',0,1
	.word	1150
	.byte	2,0,2,35,1,23
	.byte	'STBYRAMSEL',0,1
	.word	1150
	.byte	3,5,2,35,2,23
	.byte	'reserved_19',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'BLNKFIL',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'ESR0WKEN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'ESR1WKEN',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'PINAWKEN',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'PINBWKEN',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'PWRWKEN',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'SCRWKEN',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'PORSTWKEN',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'WUTWKEN',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWCR0_Bits',0,5,251,6,3
	.word	52871
	.byte	22
	.byte	'_Ifx_PMS_PMSWCR2_Bits',0,5,254,6,16,4,23
	.byte	'SCRINT',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'SCRECC',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'SCRWDT',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'SCRRST',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'TCINT',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'TCINTREQ',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'SMURST',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'RST',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWCR2_Bits',0,5,139,7,3
	.word	53381
	.byte	22
	.byte	'_Ifx_PMS_PMSWCR3_Bits',0,5,142,7,16,4,23
	.byte	'WUTREL',0,4
	.word	791
	.byte	24,8,2,35,0,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	3,5,2,35,3,23
	.byte	'WUTEN',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'BUSY',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'WUTDIV',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'WUTMODE',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWCR3_Bits',0,5,151,7,3
	.word	53650
	.byte	22
	.byte	'_Ifx_PMS_PMSWCR4_Bits',0,5,154,7,16,4,23
	.byte	'BPSCRSTREQ',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'SCRSTREQ',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	1150
	.byte	2,4,2,35,0,23
	.byte	'BPPORSTREQ',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'PORSTREQ',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'SCRCLKSEL',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,2
	.word	922
	.byte	9,0,2,35,0,23
	.byte	'SCRCFG',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'BPSCREN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'SCREN',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'reserved_26',0,1
	.word	1150
	.byte	6,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWCR4_Bits',0,5,167,7,3
	.word	53843
	.byte	22
	.byte	'_Ifx_PMS_PMSWCR5_Bits',0,5,170,7,16,4,23
	.byte	'BPTRISTREQ',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'TRISTREQ',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'ESR0TRIST',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'PORSTDF',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'reserved_5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'DCDCSYNCO',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'reserved_7',0,4
	.word	791
	.byte	25,0,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR5_Bits',0,5,180,7,3
	.word	54128
	.byte	22
	.byte	'_Ifx_PMS_PMSWSTAT_Bits',0,5,183,7,16,4,23
	.byte	'reserved_0',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'HWCFGEVR',0,1
	.word	1150
	.byte	2,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'HWCFG4',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'HWCFG5',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'TRIST',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'TESTMODE',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'ESR0TRIST',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'reserved_9',0,1
	.word	1150
	.byte	2,5,2,35,1,23
	.byte	'PORSTDF',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	4,0,2,35,1,23
	.byte	'SCR',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'SCRST',0,1
	.word	1150
	.byte	1,6,2,35,2,23
	.byte	'SCRCLK',0,1
	.word	1150
	.byte	1,5,2,35,2,23
	.byte	'PORSTREQ',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'WUTEN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'WUTRUN',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'WUTMODE',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'reserved_27',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'ESR0INT',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'ESR1INT',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'PINAINT',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'PINBINT',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWSTAT_Bits',0,5,209,7,3
	.word	54356
	.byte	22
	.byte	'_Ifx_PMS_PMSWSTAT2_Bits',0,5,212,7,16,4,23
	.byte	'ESR0WKP',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1WKP',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'PINAWKP',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'PINBWKP',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'PWRWKP',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'SCRWKP',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'PORSTWKP',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'WUTWKP',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'ESR0OVRUN',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'ESR1OVRUN',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'PINAOVRUN',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'PINBOVRUN',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'VDDSTBYEN',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'SCROVRUN',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'PORSTOVRUN',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'WUTOVRUN',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'STBYRAM',0,1
	.word	1150
	.byte	3,5,2,35,2,23
	.byte	'VEXTSTBYEN',0,1
	.word	1150
	.byte	1,4,2,35,2,23
	.byte	'BLNKFIL',0,1
	.word	1150
	.byte	4,0,2,35,2,23
	.byte	'ESR0WKEN',0,1
	.word	1150
	.byte	1,7,2,35,3,23
	.byte	'ESR1WKEN',0,1
	.word	1150
	.byte	1,6,2,35,3,23
	.byte	'PINAWKEN',0,1
	.word	1150
	.byte	1,5,2,35,3,23
	.byte	'PINBWKEN',0,1
	.word	1150
	.byte	1,4,2,35,3,23
	.byte	'PWRWKEN',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'SCRWKEN',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'PORSTWKEN',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'WUTWKEN',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWSTAT2_Bits',0,5,241,7,3
	.word	54885
	.byte	22
	.byte	'_Ifx_PMS_PMSWSTATCLR_Bits',0,5,244,7,16,4,23
	.byte	'ESR0WKPCLR',0,1
	.word	1150
	.byte	1,7,2,35,0,23
	.byte	'ESR1WKPCLR',0,1
	.word	1150
	.byte	1,6,2,35,0,23
	.byte	'PINAWKPCLR',0,1
	.word	1150
	.byte	1,5,2,35,0,23
	.byte	'PINBWKPCLR',0,1
	.word	1150
	.byte	1,4,2,35,0,23
	.byte	'PWRWKPCLR',0,1
	.word	1150
	.byte	1,3,2,35,0,23
	.byte	'SCRWKPCLR',0,1
	.word	1150
	.byte	1,2,2,35,0,23
	.byte	'PORSTWKPCLR',0,1
	.word	1150
	.byte	1,1,2,35,0,23
	.byte	'WUTWKPCLR',0,1
	.word	1150
	.byte	1,0,2,35,0,23
	.byte	'ESR0OVRUNCLR',0,1
	.word	1150
	.byte	1,7,2,35,1,23
	.byte	'ESR1OVRUNCLR',0,1
	.word	1150
	.byte	1,6,2,35,1,23
	.byte	'PINAOVRUNCLR',0,1
	.word	1150
	.byte	1,5,2,35,1,23
	.byte	'PINBOVRUNCLR',0,1
	.word	1150
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,1
	.word	1150
	.byte	1,3,2,35,1,23
	.byte	'SCROVRUNCLR',0,1
	.word	1150
	.byte	1,2,2,35,1,23
	.byte	'PORSTOVRUNCLR',0,1
	.word	1150
	.byte	1,1,2,35,1,23
	.byte	'WUTOVRUNCLR',0,1
	.word	1150
	.byte	1,0,2,35,1,23
	.byte	'SCRSTCLR',0,1
	.word	1150
	.byte	1,7,2,35,2,23
	.byte	'reserved_17',0,2
	.word	922
	.byte	11,4,2,35,2,23
	.byte	'ESR0INTCLR',0,1
	.word	1150
	.byte	1,3,2,35,3,23
	.byte	'ESR1INTCLR',0,1
	.word	1150
	.byte	1,2,2,35,3,23
	.byte	'PINAINTCLR',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'PINBINTCLR',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWSTATCLR_Bits',0,5,140,8,3
	.word	55483
	.byte	22
	.byte	'_Ifx_PMS_PMSWUTCNT_Bits',0,5,143,8,16,4,23
	.byte	'WUTCNT',0,4
	.word	791
	.byte	24,8,2,35,0,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_PMS_PMSWUTCNT_Bits',0,5,147,8,3
	.word	56045
	.byte	22
	.byte	'_Ifx_PMS_UVMON_Bits',0,5,150,8,16,4,23
	.byte	'EVRCUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'EVR33UVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SWDUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_UVMON_Bits',0,5,158,8,3
	.word	56149
	.byte	22
	.byte	'_Ifx_PMS_UVMON2_Bits',0,5,161,8,16,4,23
	.byte	'PREUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,0,23
	.byte	'VDDMUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,1,23
	.byte	'SBUVVAL',0,1
	.word	1150
	.byte	8,0,2,35,2,23
	.byte	'VDDMLVLSEL',0,1
	.word	1150
	.byte	6,2,2,35,3,23
	.byte	'SLCK',0,1
	.word	1150
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	1150
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_PMS_UVMON2_Bits',0,5,169,8,3
	.word	56329
	.byte	24,5,177,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41218
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_ACCEN0',0,5,182,8,3
	.word	56507
	.byte	24,5,185,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	41775
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_ACCEN1',0,5,190,8,3
	.word	56571
	.byte	26
	.byte	'Ifx_PMS_AGFSP_STDBY0',0,5,198,8,3
	.word	1583
	.byte	26
	.byte	'Ifx_PMS_AGFSP_STDBY1',0,5,206,8,3
	.word	1991
	.byte	26
	.byte	'Ifx_PMS_AG_STDBY0',0,5,214,8,3
	.word	2626
	.byte	26
	.byte	'Ifx_PMS_AG_STDBY1',0,5,222,8,3
	.word	3035
	.byte	26
	.byte	'Ifx_PMS_CMD_STDBY',0,5,230,8,3
	.word	3239
	.byte	24,5,233,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42018
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_DTSLIM',0,5,238,8,3
	.word	56776
	.byte	24,5,241,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42201
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_DTSSTAT',0,5,246,8,3
	.word	56840
	.byte	24,5,249,8,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42301
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVR33CON',0,5,254,8,3
	.word	56905
	.byte	24,5,129,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42587
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRADCSTAT',0,5,134,9,3
	.word	56971
	.byte	24,5,137,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	42825
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVROSCCTRL',0,5,142,9,3
	.word	57039
	.byte	24,5,145,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43043
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRRSTCON',0,5,150,9,3
	.word	57107
	.byte	24,5,153,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43334
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRRSTSTAT',0,5,158,9,3
	.word	57174
	.byte	24,5,161,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43579
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF0',0,5,166,9,3
	.word	57242
	.byte	24,5,169,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	43992
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF1',0,5,174,9,3
	.word	57311
	.byte	24,5,177,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44201
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF2',0,5,182,9,3
	.word	57380
	.byte	24,5,185,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44595
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF3',0,5,190,9,3
	.word	57449
	.byte	24,5,193,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	44816
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF4',0,5,198,9,3
	.word	57518
	.byte	24,5,201,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	45210
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF5',0,5,206,9,3
	.word	57587
	.byte	24,5,209,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	45431
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF6',0,5,214,9,3
	.word	57656
	.byte	24,5,217,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	45593
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF7',0,5,222,9,3
	.word	57725
	.byte	24,5,225,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	45736
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF8',0,5,230,9,3
	.word	57794
	.byte	24,5,233,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	45901
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCOEFF9',0,5,238,9,3
	.word	57863
	.byte	24,5,241,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	46046
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL0',0,5,246,9,3
	.word	57932
	.byte	24,5,249,9,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	46214
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL1',0,5,254,9,3
	.word	58000
	.byte	24,5,129,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	46448
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL10',0,5,134,10,3
	.word	58068
	.byte	24,5,137,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	46629
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL11',0,5,142,10,3
	.word	58137
	.byte	24,5,145,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	46927
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL2',0,5,150,10,3
	.word	58206
	.byte	24,5,153,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	47159
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL3',0,5,158,10,3
	.word	58274
	.byte	24,5,161,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	47360
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL4',0,5,166,10,3
	.word	58342
	.byte	24,5,169,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	47508
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL5',0,5,174,10,3
	.word	58410
	.byte	24,5,177,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	47709
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL6',0,5,182,10,3
	.word	58478
	.byte	24,5,185,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	47906
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL7',0,5,190,10,3
	.word	58546
	.byte	24,5,193,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	48146
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL8',0,5,198,10,3
	.word	58614
	.byte	24,5,201,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	48463
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDCTRL9',0,5,206,10,3
	.word	58682
	.byte	24,5,209,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	48607
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSDSTAT0',0,5,214,10,3
	.word	58750
	.byte	24,5,217,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	48755
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRSTAT',0,5,222,10,3
	.word	58818
	.byte	24,5,225,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	49315
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRTRIM',0,5,230,10,3
	.word	58883
	.byte	24,5,233,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	49520
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_EVRTRIMSTAT',0,5,238,10,3
	.word	58948
	.byte	24,5,241,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	49725
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_HSMOVMON',0,5,246,10,3
	.word	59017
	.byte	24,5,249,10,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	49945
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_HSMUVMON',0,5,254,10,3
	.word	59083
	.byte	24,5,129,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	50160
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_ID',0,5,134,11,3
	.word	59149
	.byte	26
	.byte	'Ifx_PMS_MONBISTCTRL',0,5,142,11,3
	.word	3411
	.byte	24,5,145,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	50301
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_MONBISTSTAT',0,5,150,11,3
	.word	59238
	.byte	24,5,153,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	50502
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_MONCTRL',0,5,158,11,3
	.word	59307
	.byte	24,5,161,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	50869
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_MONFILT',0,5,166,11,3
	.word	59372
	.byte	24,5,169,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51119
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_MONSTAT1',0,5,174,11,3
	.word	59437
	.byte	24,5,177,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51276
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_MONSTAT2',0,5,182,11,3
	.word	59503
	.byte	24,5,185,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51414
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_OTSC0',0,5,190,11,3
	.word	59569
	.byte	24,5,193,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51628
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_OTSC1',0,5,198,11,3
	.word	59632
	.byte	24,5,201,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51796
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_OTSS',0,5,206,11,3
	.word	59695
	.byte	24,5,209,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	51951
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_OVMON',0,5,214,11,3
	.word	59757
	.byte	24,5,217,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	52131
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_OVMON2',0,5,222,11,3
	.word	59820
	.byte	24,5,225,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	52310
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSIEN',0,5,230,11,3
	.word	59884
	.byte	24,5,233,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	52871
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR0',0,5,238,11,3
	.word	59948
	.byte	24,5,241,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	53381
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR2',0,5,246,11,3
	.word	60013
	.byte	24,5,249,11,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	53650
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR3',0,5,254,11,3
	.word	60078
	.byte	24,5,129,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	53843
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR4',0,5,134,12,3
	.word	60143
	.byte	24,5,137,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	54128
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWCR5',0,5,142,12,3
	.word	60208
	.byte	24,5,145,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	54356
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWSTAT',0,5,150,12,3
	.word	60273
	.byte	24,5,153,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	54885
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWSTAT2',0,5,158,12,3
	.word	60339
	.byte	24,5,161,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	55483
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWSTATCLR',0,5,166,12,3
	.word	60406
	.byte	24,5,169,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	56045
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_PMSWUTCNT',0,5,174,12,3
	.word	60475
	.byte	24,5,177,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	56149
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_UVMON',0,5,182,12,3
	.word	60542
	.byte	24,5,185,12,9,4,25
	.byte	'U',0
	.word	791
	.byte	4,2,35,0,25
	.byte	'I',0
	.word	742
	.byte	4,2,35,0,25
	.byte	'B',0
	.word	56329
	.byte	4,2,35,0,0,26
	.byte	'Ifx_PMS_UVMON2',0,5,190,12,3
	.word	60605
	.byte	26
	.byte	'IfxSmuStdby_AlarmStatusFlag',0,3,87,3
	.word	2144
	.byte	26
	.byte	'IfxSmuStdby_FaultSignalAlarmConfigFlagEvent',0,3,95,3
	.word	2031
	.byte	26
	.byte	'IfxSmuStdby_FspErrorPinState',0,3,111,3
	.word	538
	.byte	10,3,115,9,1,11
	.byte	'IfxSmuStdby_SmuStdbyModuleState_disable',0,0,11
	.byte	'IfxSmuStdby_SmuStdbyModuleState_enable',0,1,0,26
	.byte	'IfxSmuStdby_SmuStdbyModuleState',0,3,119,3
	.word	60794
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L35:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,4,1,58,15,59,15,57,15
	.byte	11,15,0,0,11,40,0,3,8,28,13,0,0,12,38,0,73,19,0,0,13,46,1,3,8,54,15,39,12,63,12,60,12,0,0,14,5,0,73,19
	.byte	0,0,15,53,0,73,19,0,0,16,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,17,5,0,3,8,73,19,0,0,18,46,1,49,19
	.byte	0,0,19,5,0,49,19,0,0,20,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,21,46,0,3,8,58,15,59,15
	.byte	57,15,73,19,54,15,39,12,63,12,60,12,0,0,22,19,1,3,8,58,15,59,15,57,15,11,15,0,0,23,13,0,3,8,11,15,73,19
	.byte	13,15,12,15,56,9,0,0,24,23,1,58,15,59,15,57,15,11,15,0,0,25,13,0,3,8,73,19,11,15,56,9,0,0,26,22,0,3,8
	.byte	58,15,59,15,57,15,73,19,0,0,27,21,0,54,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L36:
	.word	.L192-.L191
.L191:
	.half	3
	.word	.L194-.L193
.L193:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.h',0,0,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxPms_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,3,0,0
	.byte	'IfxSmu_regdef.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,4,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0,0
.L194:
.L192:
	.sdecl	'.debug_info',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_info'
.L37:
	.word	360
	.half	3
	.word	.L38
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L40,.L39
	.byte	2
	.word	.L33
	.byte	3
	.byte	'IfxSmuStdby_setFaultSignalAGConfigEventFlags',0,1,52,6,1,1,1
	.word	.L24,.L62,.L23
	.byte	4
	.byte	'alarmGroup',0,1,52,57
	.word	.L63,.L64
	.byte	4
	.byte	'flags',0,1,52,76
	.word	.L65,.L66
	.byte	5
	.word	.L24,.L62
	.byte	6
	.byte	'AgfspStdby20',0,1,54,26
	.word	.L67,.L68
	.byte	6
	.byte	'AgfspStdby21',0,1,55,26
	.word	.L69,.L70
	.byte	6
	.byte	'passwd',0,1,56,26
	.word	.L71,.L72
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_abbrev'
.L38:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_line'
.L39:
	.word	.L196-.L195
.L195:
	.half	3
	.word	.L198-.L197
.L197:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0,0
.L198:
	.byte	5,6,7,0,5,2
	.word	.L24
	.byte	3,51,1,5,70,9
	.half	.L131-.L24
	.byte	3,4,1,5,33,9
	.half	.L130-.L131
	.byte	1,5,34,9
	.half	.L133-.L130
	.byte	3,2,1,5,23,9
	.half	.L132-.L133
	.byte	3,2,1,5,5,9
	.half	.L199-.L132
	.byte	1,5,50,7,9
	.half	.L200-.L199
	.byte	3,2,1,5,40,9
	.half	.L201-.L200
	.byte	3,1,1,5,52,3,127,1,5,28,9
	.half	.L2-.L201
	.byte	3,5,1,5,10,9
	.half	.L202-.L2
	.byte	1,5,50,7,9
	.half	.L203-.L202
	.byte	3,2,1,5,40,9
	.half	.L204-.L203
	.byte	3,1,1,5,32,9
	.half	.L3-.L204
	.byte	3,1,1,3,1,1,9
	.half	.L4-.L3
	.byte	3,8,1,5,1,9
	.half	.L41-.L4
	.byte	3,1,0,1,1
.L196:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_ranges'
.L40:
	.word	-1,.L24,0,.L41-.L24,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_info'
.L42:
	.word	385
	.half	3
	.word	.L43
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L45,.L44
	.byte	2
	.word	.L33
	.byte	3
	.byte	'IfxSmuStdby_setFaultSignalAlarmConfigEventFlag',0,1,84,6,1,1,1
	.word	.L26,.L73,.L25
	.byte	4
	.byte	'alarmGroup',0,1,84,59
	.word	.L63,.L74
	.byte	4
	.byte	'alarmNum',0,1,84,77
	.word	.L63,.L75
	.byte	4
	.byte	'enable',0,1,84,131,1
	.word	.L76,.L77
	.byte	5
	.word	.L26,.L73
	.byte	6
	.byte	'AgfspStdby20',0,1,86,26
	.word	.L67,.L78
	.byte	6
	.byte	'AgfspStdby21',0,1,87,26
	.word	.L69,.L79
	.byte	6
	.byte	'passwd',0,1,88,26
	.word	.L71,.L80
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_abbrev'
.L43:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_line'
.L44:
	.word	.L206-.L205
.L205:
	.half	3
	.word	.L208-.L207
.L207:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0,0
.L208:
	.byte	5,6,7,0,5,2
	.word	.L26
	.byte	3,211,0,1,5,70,9
	.half	.L136-.L26
	.byte	3,4,1,5,33,9
	.half	.L135-.L136
	.byte	1,5,34,9
	.half	.L138-.L135
	.byte	3,2,1,5,23,9
	.half	.L137-.L138
	.byte	3,2,1,5,5,9
	.half	.L209-.L137
	.byte	1,5,42,7,9
	.half	.L210-.L209
	.byte	3,2,1,5,31,9
	.half	.L211-.L210
	.byte	3,4,1,5,42,9
	.half	.L212-.L211
	.byte	3,124,1,5,34,9
	.half	.L139-.L212
	.byte	3,4,1,5,42,9
	.half	.L140-.L139
	.byte	3,124,1,5,9,9
	.half	.L141-.L140
	.byte	3,2,1,5,28,7,9
	.half	.L142-.L141
	.byte	3,2,1,5,45,1,5,31,9
	.half	.L6-.L142
	.byte	3,4,1,5,28,9
	.half	.L213-.L6
	.byte	1,5,32,9
	.half	.L7-.L213
	.byte	3,3,1,3,1,1,5,35,9
	.half	.L214-.L7
	.byte	3,127,1,5,28,9
	.half	.L5-.L214
	.byte	3,3,1,5,10,9
	.half	.L215-.L5
	.byte	1,5,42,7,9
	.half	.L216-.L215
	.byte	3,2,1,5,31,9
	.half	.L217-.L216
	.byte	3,116,1,5,42,9
	.half	.L218-.L217
	.byte	3,12,1,5,34,9
	.half	.L143-.L218
	.byte	3,116,1,5,42,9
	.half	.L144-.L143
	.byte	3,12,1,5,9,9
	.half	.L145-.L144
	.byte	3,2,1,5,28,7,9
	.half	.L146-.L145
	.byte	3,2,1,5,45,1,5,31,9
	.half	.L10-.L146
	.byte	3,4,1,5,28,9
	.half	.L219-.L10
	.byte	1,5,32,9
	.half	.L11-.L219
	.byte	3,3,1,3,1,1,9
	.half	.L8-.L11
	.byte	3,8,1,5,1,9
	.half	.L46-.L8
	.byte	3,1,0,1,1
.L206:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_ranges'
.L45:
	.word	-1,.L26,0,.L46-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_info'
.L47:
	.word	399
	.half	3
	.word	.L48
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L50,.L49
	.byte	2
	.word	.L33
	.byte	3
	.byte	'IfxSmuStdby_setSmuStdbyAlarmStatusFlag',0,1,134,1,6,1,1,1
	.word	.L28,.L81,.L27
	.byte	4
	.byte	'alarmGroup',0,1,134,1,51
	.word	.L63,.L82
	.byte	4
	.byte	'alarmNum',0,1,134,1,69
	.word	.L63,.L83
	.byte	4
	.byte	'status',0,1,134,1,107
	.word	.L84,.L85
	.byte	5
	.word	.L28,.L81
	.byte	6
	.byte	'AgStdby20',0,1,136,1,23
	.word	.L86,.L87
	.byte	6
	.byte	'AgStdby21',0,1,137,1,23
	.word	.L88,.L89
	.byte	6
	.byte	'cmdStdby',0,1,138,1,23
	.word	.L90,.L91
	.byte	6
	.byte	'passwd',0,1,140,1,23
	.word	.L71,.L92
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_abbrev'
.L48:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_line'
.L49:
	.word	.L221-.L220
.L220:
	.half	3
	.word	.L223-.L222
.L222:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0,0
.L223:
	.byte	5,6,7,0,5,2
	.word	.L28
	.byte	3,133,1,1,5,67,9
	.half	.L149-.L28
	.byte	3,6,1,5,30,9
	.half	.L148-.L149
	.byte	1,5,34,9
	.half	.L151-.L148
	.byte	3,2,1,5,39,9
	.half	.L150-.L151
	.byte	3,2,1,5,23,9
	.half	.L224-.L150
	.byte	3,5,1,5,39,9
	.half	.L225-.L224
	.byte	3,123,1,5,26,9
	.half	.L226-.L225
	.byte	3,1,1,5,39,9
	.half	.L227-.L226
	.byte	3,127,1,5,24,9
	.half	.L152-.L227
	.byte	3,1,1,9
	.half	.L228-.L152
	.byte	3,1,1,3,1,1,5,5,9
	.half	.L229-.L228
	.byte	3,2,1,5,36,7,9
	.half	.L230-.L229
	.byte	3,2,1,5,31,9
	.half	.L153-.L230
	.byte	3,4,1,5,36,9
	.half	.L154-.L153
	.byte	3,124,1,5,9,9
	.half	.L155-.L154
	.byte	3,2,1,5,25,7,9
	.half	.L156-.L155
	.byte	3,2,1,5,42,1,5,28,9
	.half	.L13-.L156
	.byte	3,4,1,5,25,9
	.half	.L231-.L13
	.byte	1,5,38,3,3,1,5,28,9
	.half	.L12-.L231
	.byte	3,2,1,5,10,9
	.half	.L232-.L12
	.byte	1,5,36,7,9
	.half	.L233-.L232
	.byte	3,2,1,5,31,9
	.half	.L158-.L233
	.byte	3,117,1,5,36,9
	.half	.L159-.L158
	.byte	3,11,1,5,9,9
	.half	.L160-.L159
	.byte	3,2,1,5,25,7,9
	.half	.L161-.L160
	.byte	3,2,1,5,42,1,5,28,9
	.half	.L17-.L161
	.byte	3,4,1,5,25,9
	.half	.L234-.L17
	.byte	1,9
	.half	.L15-.L234
	.byte	3,3,1,5,32,9
	.half	.L16-.L15
	.byte	3,8,1,5,1,9
	.half	.L51-.L16
	.byte	3,1,0,1,1
.L221:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_ranges'
.L50:
	.word	-1,.L28,0,.L51-.L28,0,0
	.sdecl	'.debug_info',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_info'
.L52:
	.word	660
	.half	3
	.word	.L53
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L55,.L54
	.byte	2
	.word	.L33
	.byte	3
	.byte	'IfxSmuStdby_startSmuStdbyMonBist',0,1,189,1,6,1,1,1
	.word	.L30,.L93,.L29
	.byte	4
	.word	.L30,.L93
	.byte	5
	.word	.L94,.L95,.L96
	.byte	6
	.word	.L97,.L95,.L96
	.byte	7
	.byte	'monBistCtrl',0,2,248,1,25
	.word	.L98,.L99
	.byte	7
	.byte	'passwd',0,2,249,1,25
	.word	.L71,.L100
	.byte	0,0,4
	.word	.L96,.L93
	.byte	7
	.byte	'passwd',0,1,192,1,21
	.word	.L71,.L101
	.byte	7
	.byte	'timeout',0,1,193,1,21
	.word	.L102,.L103
	.byte	5
	.word	.L104,.L105,.L106
	.byte	8
	.word	.L107,.L108
	.byte	9
	.word	.L109,.L110
	.byte	7
	.byte	'cmdStdby',0,2,137,3,23
	.word	.L90,.L111
	.byte	7
	.byte	'passwd',0,2,138,3,23
	.word	.L71,.L112
	.byte	0,0,5
	.word	.L113,.L106,.L114
	.byte	8
	.word	.L115,.L116
	.byte	6
	.word	.L117,.L106,.L114
	.byte	7
	.byte	'cmdStdby',0,2,153,3,23
	.word	.L90,.L118
	.byte	7
	.byte	'passwd',0,2,154,3,23
	.word	.L71,.L119
	.byte	0,0,5
	.word	.L120,.L114,.L121
	.byte	6
	.word	.L122,.L114,.L121
	.byte	7
	.byte	'cmdStdby',0,2,138,2,23
	.word	.L90,.L123
	.byte	7
	.byte	'passwd',0,2,139,2,23
	.word	.L71,.L124
	.byte	0,0,5
	.word	.L125,.L126,.L93
	.byte	6
	.word	.L127,.L126,.L93
	.byte	7
	.byte	'monBistCtrl',0,2,170,2,25
	.word	.L98,.L128
	.byte	7
	.byte	'passwd',0,2,171,2,25
	.word	.L71,.L129
	.byte	0,0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_abbrev'
.L53:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,11,1,49,16,17,1,18,1
	.byte	0,0,7,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_line'
.L54:
	.word	.L236-.L235
.L235:
	.half	3
	.word	.L238-.L237
.L237:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.h',0,0,0,0,0
.L238:
	.byte	5,6,7,0,5,2
	.word	.L30
	.byte	3,188,1,1,4,2,5,69,9
	.half	.L95-.L30
	.byte	3,60,1,5,32,9
	.half	.L164-.L95
	.byte	1,5,34,9
	.half	.L166-.L164
	.byte	3,3,1,5,44,9
	.half	.L165-.L166
	.byte	3,2,1,5,32,9
	.half	.L239-.L165
	.byte	3,6,1,5,44,9
	.half	.L168-.L239
	.byte	3,122,1,5,27,9
	.half	.L169-.L168
	.byte	3,1,1,9
	.half	.L240-.L169
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L241-.L240
	.byte	3,3,1,4,1,5,66,9
	.half	.L96-.L241
	.byte	3,188,127,1,5,29,9
	.half	.L170-.L96
	.byte	1,5,31,9
	.half	.L171-.L170
	.byte	3,1,1,5,29,1,5,34,9
	.half	.L242-.L171
	.byte	3,2,1,5,16,9
	.half	.L243-.L242
	.byte	3,2,1,5,21,9
	.half	.L167-.L243
	.byte	1,5,16,9
	.half	.L244-.L167
	.byte	1,5,19,9
	.half	.L245-.L244
	.byte	1,5,24,9
	.half	.L19-.L245
	.byte	3,2,1,5,12,9
	.half	.L246-.L19
	.byte	1,5,47,7,9
	.half	.L247-.L246
	.byte	1,5,54,9
	.half	.L248-.L247
	.byte	1,5,47,9
	.half	.L249-.L248
	.byte	1,5,16,7,9
	.half	.L20-.L249
	.byte	3,3,1,5,21,9
	.half	.L250-.L20
	.byte	1,5,16,9
	.half	.L251-.L250
	.byte	1,5,19,9
	.half	.L252-.L251
	.byte	1,9
	.half	.L253-.L252
	.byte	3,1,1,5,24,9
	.half	.L21-.L253
	.byte	3,2,1,5,12,9
	.half	.L254-.L21
	.byte	1,5,45,7,9
	.half	.L255-.L254
	.byte	1,5,52,9
	.half	.L256-.L255
	.byte	1,5,45,9
	.half	.L257-.L256
	.byte	1,5,15,7,9
	.half	.L22-.L257
	.byte	3,4,1,5,32,9
	.half	.L258-.L22
	.byte	3,2,1,5,15,9
	.half	.L172-.L258
	.byte	3,126,1,5,18,9
	.half	.L259-.L172
	.byte	1,5,32,9
	.half	.L260-.L259
	.byte	3,2,1,5,50,9
	.half	.L173-.L260
	.byte	3,2,1,5,54,9
	.half	.L261-.L173
	.byte	1,5,50,9
	.half	.L262-.L261
	.byte	3,1,1,5,54,9
	.half	.L263-.L262
	.byte	1,4,2,5,67,9
	.half	.L105-.L263
	.byte	3,180,1,1,5,30,9
	.half	.L174-.L105
	.byte	1,5,34,9
	.half	.L175-.L174
	.byte	3,2,1,5,39,9
	.half	.L264-.L175
	.byte	3,2,1,5,24,9
	.half	.L176-.L264
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L163-.L176
	.byte	3,3,1,5,67,9
	.half	.L106-.L163
	.byte	3,7,1,5,30,9
	.half	.L179-.L106
	.byte	1,5,34,9
	.half	.L178-.L179
	.byte	3,2,1,5,39,9
	.half	.L265-.L178
	.byte	3,2,1,5,24,9
	.half	.L180-.L265
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L182-.L180
	.byte	3,3,1,5,67,9
	.half	.L114-.L182
	.byte	3,232,126,1,5,30,9
	.half	.L183-.L114
	.byte	1,5,34,9
	.half	.L181-.L183
	.byte	3,2,1,5,39,9
	.half	.L266-.L181
	.byte	3,1,1,5,24,9
	.half	.L184-.L266
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L186-.L184
	.byte	3,3,1,4,1,5,34,9
	.half	.L121-.L186
	.byte	3,71,1,5,21,9
	.half	.L267-.L121
	.byte	3,1,1,5,19,1,5,32,9
	.half	.L185-.L267
	.byte	3,1,1,4,2,5,69,9
	.half	.L126-.L185
	.byte	3,207,0,1,5,32,9
	.half	.L187-.L126
	.byte	1,5,34,9
	.half	.L188-.L187
	.byte	3,2,1,5,44,9
	.half	.L268-.L188
	.byte	3,2,1,5,32,9
	.half	.L189-.L268
	.byte	3,6,1,5,27,9
	.half	.L190-.L189
	.byte	3,123,1,9
	.half	.L269-.L190
	.byte	3,1,1,3,1,1,5,32,9
	.half	.L270-.L269
	.byte	3,3,1,4,1,5,1,7,9
	.half	.L56-.L270
	.byte	3,169,127,0,1,1
.L236:
	.sdecl	'.debug_ranges',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_ranges'
.L55:
	.word	-1,.L30,0,.L56-.L30,0,0
.L110:
	.word	-1,.L30,.L105-.L30,.L106-.L30,-1,.L32,0,.L61-.L32,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_11')
	.sect	'.debug_info'
.L57:
	.word	205
	.half	3
	.word	.L58
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L60,.L59
	.byte	2
	.word	.L33
	.byte	3
	.byte	'.cocofun_11',0,1,189,1,6,1
	.word	.L32,.L61,.L31
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_11')
	.sect	'.debug_abbrev'
.L58:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_11')
	.sect	'.debug_line'
.L59:
	.word	.L272-.L271
.L271:
	.half	3
	.word	.L274-.L273
.L273:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Smu\\Std\\IfxSmuStdby.h',0,0,0,0,0
.L274:
	.byte	4,2,5,24,7,0,5,2
	.word	.L32
	.byte	3,143,3,1,3,1,1,5,32,9
	.half	.L177-.L32
	.byte	3,2,1,9
	.half	.L61-.L177
	.byte	0,1,1,4,2,5,24,0,5,2
	.word	.L32
	.byte	3,159,3,1,3,1,1,5,32,9
	.half	.L177-.L32
	.byte	3,2,1,3,112,1,7,9
	.half	.L61-.L177
	.byte	0,1,1,4,2,5,24,0,5,2
	.word	.L32
	.byte	3,143,2,1,3,1,1,5,32,9
	.half	.L177-.L32
	.byte	3,2,1,3,128,1,1,7,9
	.half	.L61-.L177
	.byte	0,1,1
.L272:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_11')
	.sect	'.debug_ranges'
.L60:
	.word	-1,.L32,0,.L61-.L32,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_11')
	.sect	'.debug_loc'
.L31:
	.word	-1,.L32,0,.L61-.L32
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_loc'
.L68:
	.word	0,0
.L70:
	.word	-1,.L24,.L3-.L24,.L4-.L24
	.half	1
	.byte	95
	.word	0,0
.L23:
	.word	-1,.L24,0,.L62-.L24
	.half	2
	.byte	138,0
	.word	0,0
.L64:
	.word	-1,.L24,0,.L130-.L24
	.half	1
	.byte	84
	.word	.L131-.L24,.L62-.L24
	.half	1
	.byte	88
	.word	0,0
.L66:
	.word	-1,.L24,0,.L130-.L24
	.half	1
	.byte	85
	.word	.L130-.L24,.L62-.L24
	.half	1
	.byte	90
	.word	0,0
.L72:
	.word	-1,.L24,.L130-.L24,.L132-.L24
	.half	1
	.byte	82
	.word	.L133-.L24,.L62-.L24
	.half	1
	.byte	89
	.word	.L134-.L24,.L62-.L24
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_loc'
.L78:
	.word	-1,.L26,.L141-.L26,.L5-.L26
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L79:
	.word	-1,.L26,.L145-.L26,.L8-.L26
	.half	1
	.byte	95
	.word	0,0
.L25:
	.word	-1,.L26,0,.L73-.L26
	.half	2
	.byte	138,0
	.word	0,0
.L74:
	.word	-1,.L26,0,.L135-.L26
	.half	1
	.byte	84
	.word	.L136-.L26,.L73-.L26
	.half	1
	.byte	88
	.word	0,0
.L75:
	.word	-1,.L26,0,.L135-.L26
	.half	1
	.byte	85
	.word	.L139-.L26,.L140-.L26
	.half	1
	.byte	91
	.word	.L143-.L26,.L144-.L26
	.half	1
	.byte	91
	.word	0,0
.L77:
	.word	-1,.L26,0,.L135-.L26
	.half	1
	.byte	86
	.word	.L141-.L26,.L142-.L26
	.half	1
	.byte	90
	.word	.L145-.L26,.L146-.L26
	.half	1
	.byte	90
	.word	0,0
.L80:
	.word	-1,.L26,.L135-.L26,.L137-.L26
	.half	1
	.byte	82
	.word	.L138-.L26,.L73-.L26
	.half	1
	.byte	89
	.word	.L147-.L26,.L73-.L26
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_loc'
.L87:
	.word	0,0
.L89:
	.word	0,0
.L27:
	.word	-1,.L28,0,.L81-.L28
	.half	2
	.byte	138,0
	.word	0,0
.L82:
	.word	-1,.L28,0,.L148-.L28
	.half	1
	.byte	84
	.word	.L149-.L28,.L81-.L28
	.half	1
	.byte	91
	.word	0,0
.L83:
	.word	-1,.L28,0,.L148-.L28
	.half	1
	.byte	85
	.word	.L153-.L28,.L154-.L28
	.half	1
	.byte	88
	.word	.L158-.L28,.L159-.L28
	.half	1
	.byte	88
	.word	0,0
.L91:
	.word	-1,.L28,.L152-.L28,.L153-.L28
	.half	1
	.byte	81
	.word	.L12-.L28,.L157-.L28
	.half	1
	.byte	81
	.word	0,0
.L92:
	.word	-1,.L28,.L148-.L28,.L150-.L28
	.half	1
	.byte	82
	.word	.L151-.L28,.L81-.L28
	.half	1
	.byte	90
	.word	.L162-.L28,.L81-.L28
	.half	1
	.byte	84
	.word	0,0
.L85:
	.word	-1,.L28,0,.L148-.L28
	.half	1
	.byte	86
	.word	.L155-.L28,.L156-.L28
	.half	1
	.byte	89
	.word	.L160-.L28,.L161-.L28
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_loc'
.L29:
	.word	-1,.L30,0,.L95-.L30
	.half	2
	.byte	138,0
	.word	.L95-.L30,.L93-.L30
	.half	2
	.byte	138,8
	.word	.L93-.L30,.L93-.L30
	.half	2
	.byte	138,0
	.word	0,0
.L108:
	.word	0,0
.L116:
	.word	0,0
.L123:
	.word	-1,.L30,.L32-.L30,.L61-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	.L184-.L30,.L121-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L111:
	.word	-1,.L30,.L176-.L30,.L163-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	.L177-.L30,.L61-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L118:
	.word	-1,.L30,.L32-.L30,.L61-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	.L180-.L30,.L114-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L99:
	.word	-1,.L30,.L169-.L30,.L96-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L128:
	.word	-1,.L30,.L189-.L30,.L93-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L101:
	.word	-1,.L30,.L170-.L30,.L171-.L30
	.half	1
	.byte	82
	.word	.L171-.L30,.L163-.L30
	.half	1
	.byte	88
	.word	.L172-.L30,.L173-.L30
	.half	1
	.byte	84
	.word	.L177-.L30,.L61-.L30
	.half	1
	.byte	88
	.word	.L106-.L30,.L93-.L30
	.half	1
	.byte	88
	.word	0,0
.L100:
	.word	-1,.L30,.L164-.L30,.L165-.L30
	.half	1
	.byte	82
	.word	.L166-.L30,.L167-.L30
	.half	1
	.byte	95
	.word	.L168-.L30,.L96-.L30
	.half	1
	.byte	84
	.word	0,0
.L124:
	.word	-1,.L30,.L183-.L30,.L181-.L30
	.half	1
	.byte	82
	.word	.L32-.L30,.L61-.L30
	.half	1
	.byte	95
	.word	.L181-.L30,.L185-.L30
	.half	1
	.byte	95
	.word	.L177-.L30,.L61-.L30
	.half	1
	.byte	84
	.word	.L186-.L30,.L121-.L30
	.half	1
	.byte	84
	.word	0,0
.L129:
	.word	-1,.L30,.L187-.L30,.L188-.L30
	.half	1
	.byte	82
	.word	.L188-.L30,.L93-.L30
	.half	1
	.byte	95
	.word	.L190-.L30,.L93-.L30
	.half	1
	.byte	84
	.word	0,0
.L112:
	.word	-1,.L30,.L174-.L30,.L175-.L30
	.half	1
	.byte	82
	.word	.L175-.L30,.L163-.L30
	.half	1
	.byte	95
	.word	.L177-.L30,.L61-.L30
	.half	1
	.byte	95
	.word	.L106-.L30,.L178-.L30
	.half	1
	.byte	95
	.word	0,0
.L119:
	.word	-1,.L30,.L179-.L30,.L178-.L30
	.half	1
	.byte	82
	.word	.L32-.L30,.L61-.L30
	.half	1
	.byte	95
	.word	.L178-.L30,.L181-.L30
	.half	1
	.byte	95
	.word	.L177-.L30,.L61-.L30
	.half	1
	.byte	84
	.word	.L182-.L30,.L114-.L30
	.half	1
	.byte	84
	.word	0,0
.L103:
	.word	-1,.L30,0,.L163-.L30
	.half	2
	.byte	145,120
	.word	.L177-.L30,.L61-.L30
	.half	2
	.byte	145,120
	.word	.L106-.L30,.L93-.L30
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L275:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxSmuStdby_setFaultSignalAGConfigEventFlags')
	.sect	'.debug_frame'
	.word	12
	.word	.L275,.L24,.L62-.L24
	.sdecl	'.debug_frame',debug,cluster('IfxSmuStdby_setFaultSignalAlarmConfigEventFlag')
	.sect	'.debug_frame'
	.word	12
	.word	.L275,.L26,.L73-.L26
	.sdecl	'.debug_frame',debug,cluster('IfxSmuStdby_setSmuStdbyAlarmStatusFlag')
	.sect	'.debug_frame'
	.word	12
	.word	.L275,.L28,.L81-.L28
	.sdecl	'.debug_frame',debug,cluster('IfxSmuStdby_startSmuStdbyMonBist')
	.sect	'.debug_frame'
	.word	36
	.word	.L275,.L30,.L93-.L30
	.byte	4
	.word	(.L95-.L30)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L93-.L95)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L276:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_11')
	.sect	'.debug_frame'
	.word	24
	.word	.L276,.L32,.L61-.L32
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   221      IfxSmuStdby_enableSmuStdbyMonBist();
; ..\0_Src\4_McHal\Tricore\Smu\Std\IfxSmuStdby.c	   222  }

	; Module end
