// Seed: 529458408
module module_0 (
    input wire id_0,
    input uwire void id_1,
    output tri0 id_2,
    output wor id_3,
    input wand id_4
    , id_13,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11
);
  uwire id_14 = id_7 ? 1'h0 : id_7;
  assign id_13 = "";
  id_15(
      "", 1
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    input wor id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_4, id_2, id_6, id_2, id_4, id_7, id_2, id_5, id_2, id_7
  );
endmodule
