

================================================================
== Vitis HLS Report for 'calculate_output_i_Pipeline_VITIS_LOOP_32_1'
================================================================
* Date:           Sat Oct 30 15:25:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2568|     2568|  25.680 us|  25.680 us|  2568|  2568|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |     2566|     2566|        17|         10|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    205|    -|
|Register         |        -|    -|     307|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     655|   1012|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U22  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  711|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_i_U  |calculate_output_r_Pipeline_VITIS_LOOP_18_1_cos_r  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_i_U  |calculate_output_r_Pipeline_VITIS_LOOP_18_1_sin_r  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                   |        2|  0|   0|    0|   512|   64|     2|        16384|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_192_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln33_fu_207_p2     |         +|   0|  0|  15|           8|           8|
    |icmp_ln32_fu_186_p2    |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln37_fu_219_p2    |      icmp|   0|  0|  11|           9|           1|
    |ifzero_fu_225_p2       |      icmp|   0|  0|  11|           9|          10|
    |select_ln37_fu_245_p3  |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          46|          33|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         11|    1|         11|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2           |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|    8|         16|
    |empty_fu_60                    |   9|          2|   32|         64|
    |grp_fu_150_p0                  |  14|          3|   32|         96|
    |grp_fu_150_p1                  |  14|          3|   32|         96|
    |grp_fu_154_p0                  |  14|          3|   32|         96|
    |grp_fu_154_p1                  |  14|          3|   32|         96|
    |j_fu_64                        |   9|          2|    9|         18|
    |phi_mul_fu_56                  |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 205|         43|  231|        599|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |INPUT_I_current_reg_336              |  32|   0|   32|          0|
    |INPUT_R_current_reg_331              |  32|   0|   32|          0|
    |OUTPUT_I_addr_reg_283                |   8|   0|    8|          0|
    |OUTPUT_I_addr_reg_283_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |cos_current_reg_321                  |  32|   0|   32|          0|
    |empty_fu_60                          |  32|   0|   32|          0|
    |icmp_ln32_reg_288                    |   1|   0|    1|          0|
    |icmp_ln37_reg_312                    |   1|   0|    1|          0|
    |icmp_ln37_reg_312_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_317                       |   1|   0|    1|          0|
    |ifzero_reg_317_pp0_iter1_reg         |   1|   0|    1|          0|
    |j_fu_64                              |   9|   0|    9|          0|
    |mul2_reg_351                         |  32|   0|   32|          0|
    |mul_reg_341                          |  32|   0|   32|          0|
    |phi_mul_fu_56                        |   8|   0|    8|          0|
    |reg_158                              |  32|   0|   32|          0|
    |sin_current_reg_326                  |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 307|   0|  307|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  calculate_output_i_Pipeline_VITIS_LOOP_32_1|  return value|
|bitcast_ln37       |   in|   32|     ap_none|                                 bitcast_ln37|        scalar|
|OUTPUT_I_address0  |  out|    8|   ap_memory|                                     OUTPUT_I|         array|
|OUTPUT_I_ce0       |  out|    1|   ap_memory|                                     OUTPUT_I|         array|
|OUTPUT_I_we0       |  out|    1|   ap_memory|                                     OUTPUT_I|         array|
|OUTPUT_I_d0        |  out|   32|   ap_memory|                                     OUTPUT_I|         array|
|zext_ln37          |   in|    8|     ap_none|                                    zext_ln37|        scalar|
|trunc_ln           |   in|    8|     ap_none|                                     trunc_ln|        scalar|
|INPUT_R_address0   |  out|    8|   ap_memory|                                      INPUT_R|         array|
|INPUT_R_ce0        |  out|    1|   ap_memory|                                      INPUT_R|         array|
|INPUT_R_q0         |   in|   32|   ap_memory|                                      INPUT_R|         array|
|INPUT_I_address0   |  out|    8|   ap_memory|                                      INPUT_I|         array|
|INPUT_I_ce0        |  out|    1|   ap_memory|                                      INPUT_I|         array|
|INPUT_I_q0         |   in|   32|   ap_memory|                                      INPUT_I|         array|
+-------------------+-----+-----+------------+---------------------------------------------+--------------+

