Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  8 21:29:49 2022
| Host         : LAPTOP-GIMOV2AL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325tl-ffg676
| Speed File   : -2L  PRODUCTION 1.09 2013-11-03
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (655)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (655)
--------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_CurrState_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_CurrState_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: core/exp_unit/FSM_onehot_CurrState_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core/exp_unit/count_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core/exp_unit/csr/CSR_reg[0][3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/csr_rw_MEM_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/mret_MEM_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/isFlushed_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: rst_all_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.690     -143.701                     38                 7080        0.108        0.000                      0                 7080        1.100        0.000                       0                  2975  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.214        0.000                       0                     3  
  clkout0           5.168        0.000                      0                   14        0.233        0.000                      0                   14        3.890        0.000                       0                   107  
  clkout2          33.077        0.000                      0                  298        0.108        0.000                      0                  298       19.095        0.000                       0                   162  
  clkout3          35.577        0.000                      0                 5171        0.140        0.000                      0                 5171       49.500        0.000                       0                  2702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -0.815       -2.919                      6                  264        0.224        0.000                      0                  264  
clkout3       clkout0            -4.690     -140.782                     32                   32        1.195        0.000                      0                   32  
clkout0       clkout2             5.144        0.000                      0                   12        0.248        0.000                      0                   12  
clkout3       clkout2            16.146        0.000                      0                  135        0.175        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.205        0.000                      0                 1300        0.471        0.000                      0                 1300  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.786         5.000       3.214      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.848ns (38.025%)  route 3.012ns (61.975%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.489 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.469     0.980    vga/U12/number0[22]
    SLICE_X49Y183        LUT6 (Prop_lut6_I3_O)        0.189     1.169 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     1.169    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.190     1.359 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     1.993    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     2.168 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.228     2.395    vga/U12/num2str0[6]
    SLICE_X48Y185        LUT2 (Prop_lut2_I1_O)        0.070     2.465 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.349     2.814    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I3_O)        0.070     2.884 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.333     3.217    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X49Y185        LUT4 (Prop_lut4_I0_O)        0.070     3.287 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     3.287    vga/U12_n_114
    SLICE_X49Y185        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X49Y185        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.003     8.465    
                         clock uncertainty           -0.066     8.399    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.056     8.455    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.848ns (38.592%)  route 2.941ns (61.408%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.489 f  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.469     0.980    vga/U12/number0[22]
    SLICE_X49Y183        LUT6 (Prop_lut6_I3_O)        0.189     1.169 f  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     1.169    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.190     1.359 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     1.993    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     2.168 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.228     2.395    vga/U12/num2str0[6]
    SLICE_X48Y185        LUT2 (Prop_lut2_I1_O)        0.070     2.465 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.347     2.812    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I2_O)        0.070     2.882 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.263     3.145    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X48Y185        LUT4 (Prop_lut4_I0_O)        0.070     3.215 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     3.215    vga/U12_n_113
    SLICE_X48Y185        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X48Y185        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.003     8.465    
                         clock uncertainty           -0.066     8.399    
    SLICE_X48Y185        FDRE (Setup_fdre_C_D)        0.057     8.456    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.715ns (37.674%)  route 2.837ns (62.326%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.529    -1.567    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.484 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.424     0.940    vga/U12/number0[9]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.070     1.010 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     1.010    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.175     1.185 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     1.712    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.889 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.407     2.296    vga/U12/num2str1
    SLICE_X46Y185        LUT5 (Prop_lut5_I4_O)        0.070     2.366 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.125     2.491    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X46Y185        LUT5 (Prop_lut5_I2_O)        0.070     2.561 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.354     2.915    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X46Y185        LUT4 (Prop_lut4_I0_O)        0.070     2.985 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.985    vga/U12_n_116
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.003     8.465    
                         clock uncertainty           -0.066     8.399    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.103     8.502    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.778ns (40.659%)  route 2.595ns (59.341%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.523    -1.573    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084    -0.489 r  vga/data_buf_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           1.469     0.980    vga/U12/number0[22]
    SLICE_X49Y183        LUT6 (Prop_lut6_I3_O)        0.189     1.169 r  vga/U12/ascii_code[6]_i_53/O
                         net (fo=1, routed)           0.000     1.169    vga/U12/ascii_code[6]_i_53_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.190     1.359 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     1.993    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     2.168 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.265     2.433    vga/U12/num2str0[6]
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     2.503 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.227     2.730    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X47Y185        LUT5 (Prop_lut5_I0_O)        0.070     2.800 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     2.800    vga/U12_n_112
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.003     8.465    
                         clock uncertainty           -0.066     8.399    
    SLICE_X47Y185        FDRE (Setup_fdre_C_D)        0.056     8.455    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.777ns (40.788%)  route 2.580ns (59.212%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.530    -1.566    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y160        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.094    -0.472 r  vga/data_buf_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.749     0.277    vga/U12/number0[0]
    SLICE_X51Y167        LUT6 (Prop_lut6_I5_O)        0.191     0.468 r  vga/U12/ascii_code[0]_inv_i_14/O
                         net (fo=1, routed)           0.000     0.468    vga/U12/ascii_code[0]_inv_i_14_n_1
    SLICE_X51Y167        MUXF7 (Prop_muxf7_I1_O)      0.175     0.643 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.579     2.222    vga/U12/number__0[0]
    SLICE_X47Y184        LUT6 (Prop_lut6_I0_O)        0.177     2.399 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.123     2.523    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X47Y184        LUT5 (Prop_lut5_I2_O)        0.070     2.593 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.128     2.721    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X47Y184        LUT4 (Prop_lut4_I0_O)        0.070     2.791 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     2.791    vga/U12_n_115
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.003     8.463    
                         clock uncertainty           -0.066     8.397    
    SLICE_X47Y184        FDRE (Setup_fdre_C_D)        0.056     8.453    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.715ns (40.128%)  route 2.559ns (59.872%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.529    -1.567    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.484 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.424     0.940    vga/U12/number0[9]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.070     1.010 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     1.010    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.175     1.185 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     1.712    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.889 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.353     2.243    vga/U12/num2str1
    SLICE_X47Y185        LUT4 (Prop_lut4_I3_O)        0.070     2.313 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.126     2.439    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X47Y185        LUT5 (Prop_lut5_I2_O)        0.070     2.509 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.128     2.637    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X47Y185        LUT4 (Prop_lut4_I0_O)        0.070     2.707 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.707    vga/U12_n_117
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.003     8.465    
                         clock uncertainty           -0.066     8.399    
    SLICE_X47Y185        FDRE (Setup_fdre_C_D)        0.057     8.456    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.645ns (41.412%)  route 2.327ns (58.588%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.529    -1.567    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y163        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    -0.484 f  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.424     0.940    vga/U12/number0[9]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.070     1.010 f  vga/U12/ascii_code[6]_i_52/O
                         net (fo=1, routed)           0.000     1.010    vga/U12/ascii_code[6]_i_52_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.175     1.185 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     1.712    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     1.889 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.253     2.142    vga/U12/num2str1
    SLICE_X49Y184        LUT6 (Prop_lut6_I0_O)        0.070     2.212 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.123     2.335    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I0_O)        0.070     2.405 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.405    vga/U12_n_118
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.003     8.463    
                         clock uncertainty           -0.066     8.397    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.057     8.454    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.338ns (28.879%)  route 0.832ns (71.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.598    -1.498    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.338    -1.160 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.832    -0.328    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.450     8.430    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.432    
                         clock uncertainty           -0.066     8.366    
    RAMB18_X2Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.646     7.720    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.389ns (37.834%)  route 0.639ns (62.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.598    -1.498    vga/CLK_OUT1
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_fdre_C_Q)         0.389    -1.109 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.639    -0.470    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.450     8.430    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.432    
                         clock uncertainty           -0.066     8.366    
    RAMB18_X2Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.646     7.720    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.338ns (33.956%)  route 0.657ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 8.430 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.598    -1.498    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.338    -1.160 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.657    -0.503    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.450     8.430    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.003     8.432    
                         clock uncertainty           -0.066     8.366    
    RAMB18_X2Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.646     7.720    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.132ns (31.274%)  route 0.290ns (68.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.290    -0.392    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.132ns (28.084%)  route 0.338ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X48Y185        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.338    -0.344    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.132ns (28.058%)  route 0.338ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.338    -0.344    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.132ns (27.650%)  route 0.345ns (72.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.345    -0.337    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.132ns (27.622%)  route 0.346ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X49Y185        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.346    -0.336    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.149ns (30.838%)  route 0.334ns (69.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_fdre_C_Q)         0.149    -0.665 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.334    -0.331    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.132ns (24.026%)  route 0.417ns (75.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.687    -0.814    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.132    -0.682 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.417    -0.265    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.234    -0.784    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.159    -0.625    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 vga/strdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.347ns (46.158%)  route 0.405ns (53.842%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.020ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.690    -0.811    vga/CLK_OUT1
    SLICE_X49Y190        FDRE                                         r  vga/strdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y190        FDRE (Prop_fdre_C_Q)         0.132    -0.679 r  vga/strdata_reg[9]/Q
                         net (fo=1, routed)           0.066    -0.614    vga/U12/strdata[8]
    SLICE_X48Y190        LUT6 (Prop_lut6_I5_O)        0.035    -0.579 r  vga/U12/ascii_code[1]_i_11/O
                         net (fo=1, routed)           0.000    -0.579    vga/U12/ascii_code[1]_i_11_n_1
    SLICE_X48Y190        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.517 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.282    -0.235    vga/U12/ascii_code0[1]
    SLICE_X47Y185        LUT5 (Prop_lut5_I1_O)        0.083    -0.152 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.057    -0.095    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X47Y185        LUT4 (Prop_lut4_I0_O)        0.035    -0.060 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    vga/U12_n_117
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.959    -1.020    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.221    -0.799    
    SLICE_X47Y185        FDRE (Hold_fdre_C_D)         0.102    -0.697    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 vga/strdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.346ns (41.134%)  route 0.495ns (58.866%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.020ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X48Y192        FDRE                                         r  vga/strdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDRE (Prop_fdre_C_Q)         0.132    -0.678 r  vga/strdata_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.563    vga/U12/strdata[2]
    SLICE_X47Y191        LUT6 (Prop_lut6_I5_O)        0.035    -0.528 r  vga/U12/ascii_code[2]_i_10/O
                         net (fo=1, routed)           0.000    -0.528    vga/U12/ascii_code[2]_i_10_n_1
    SLICE_X47Y191        MUXF7 (Prop_muxf7_I0_O)      0.061    -0.467 r  vga/U12/ascii_code_reg[2]_i_4/O
                         net (fo=1, routed)           0.240    -0.227    vga/U12/ascii_code0[2]
    SLICE_X46Y185        LUT5 (Prop_lut5_I1_O)        0.083    -0.144 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.140    -0.004    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X46Y185        LUT4 (Prop_lut4_I0_O)        0.035     0.031 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    vga/U12_n_116
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.959    -1.020    vga/CLK_OUT1
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.221    -0.799    
    SLICE_X46Y185        FDRE (Hold_fdre_C_D)         0.131    -0.668    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.347ns (41.870%)  route 0.482ns (58.130%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.021ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.693    -0.808    vga/CLK_OUT1
    SLICE_X44Y188        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y188        FDRE (Prop_fdre_C_Q)         0.132    -0.676 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.095    -0.581    vga/U12/strdata[24]
    SLICE_X45Y188        LUT6 (Prop_lut6_I0_O)        0.035    -0.546 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.000    -0.546    vga/U12/ascii_code[3]_i_11_n_1
    SLICE_X45Y188        MUXF7 (Prop_muxf7_I1_O)      0.062    -0.484 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.329    -0.155    vga/U12/ascii_code0[3]
    SLICE_X47Y184        LUT5 (Prop_lut5_I1_O)        0.083    -0.072 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.057    -0.015    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X47Y184        LUT4 (Prop_lut4_I0_O)        0.035     0.020 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.020    vga/U12_n_115
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.958    -1.021    vga/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.234    -0.787    
    SLICE_X47Y184        FDRE (Hold_fdre_C_D)         0.102    -0.685    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.706    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.685         10.000      7.315      RAMB18_X2Y74     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.786         10.000      8.214      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y184    vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y185    vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y185    vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y184    vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y185    vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y185    vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y185    vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X62Y166    vga/data_buf_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.110         5.000       3.890      SLICE_X56Y160    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.110         5.000       3.890      SLICE_X52Y162    vga/data_buf_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.077ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 1.105ns (16.605%)  route 5.550ns (83.395%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X36Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.829    -0.322    vga/U12/PRow[4]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.070    -0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.668     0.416    vga/U12/G[3]_i_8_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I1_O)        0.081     0.497 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.666     1.163    vga/U12/ascii_code[6]_i_11_n_1
    SLICE_X40Y188        LUT2 (Prop_lut2_I0_O)        0.201     1.364 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.371     1.735    vga/U12/R[3]_i_17_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I0_O)        0.190     1.925 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.722     2.647    vga/U12/p_42_in
    SLICE_X40Y191        LUT6 (Prop_lut6_I0_O)        0.070     2.717 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.766     3.483    vga/U12/dout643_out
    SLICE_X40Y190        LUT6 (Prop_lut6_I5_O)        0.070     3.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.941     4.494    vga/U12/dout1
    SLICE_X40Y184        LUT5 (Prop_lut5_I4_O)        0.085     4.579 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.586     5.165    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.003    38.466    
                         clock uncertainty           -0.081    38.384    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.142    38.242    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 33.077    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.105ns (16.853%)  route 5.452ns (83.147%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X36Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.829    -0.322    vga/U12/PRow[4]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.070    -0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.668     0.416    vga/U12/G[3]_i_8_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I1_O)        0.081     0.497 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.666     1.163    vga/U12/ascii_code[6]_i_11_n_1
    SLICE_X40Y188        LUT2 (Prop_lut2_I0_O)        0.201     1.364 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.371     1.735    vga/U12/R[3]_i_17_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I0_O)        0.190     1.925 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.722     2.647    vga/U12/p_42_in
    SLICE_X40Y191        LUT6 (Prop_lut6_I0_O)        0.070     2.717 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.766     3.483    vga/U12/dout643_out
    SLICE_X40Y190        LUT6 (Prop_lut6_I5_O)        0.070     3.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.941     4.494    vga/U12/dout1
    SLICE_X40Y184        LUT5 (Prop_lut5_I4_O)        0.085     4.579 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.489     5.068    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.466    
                         clock uncertainty           -0.081    38.384    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.142    38.242    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.242    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.229ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.090ns (16.465%)  route 5.530ns (83.535%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X36Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.829    -0.322    vga/U12/PRow[4]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.070    -0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.668     0.416    vga/U12/G[3]_i_8_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I1_O)        0.081     0.497 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.666     1.163    vga/U12/ascii_code[6]_i_11_n_1
    SLICE_X40Y188        LUT2 (Prop_lut2_I0_O)        0.201     1.364 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.371     1.735    vga/U12/R[3]_i_17_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I0_O)        0.190     1.925 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.722     2.647    vga/U12/p_42_in
    SLICE_X40Y191        LUT6 (Prop_lut6_I0_O)        0.070     2.717 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.766     3.483    vga/U12/dout643_out
    SLICE_X40Y190        LUT6 (Prop_lut6_I5_O)        0.070     3.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.941     4.494    vga/U12/dout1
    SLICE_X40Y184        LUT5 (Prop_lut5_I4_O)        0.070     4.564 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.567     5.131    vga/U12/B[2]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.003    38.466    
                         clock uncertainty           -0.081    38.384    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.024    38.360    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.360    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 33.229    

Slack (MET) :             33.235ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.101ns (16.882%)  route 5.421ns (83.118%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X36Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.829    -0.322    vga/U12/PRow[4]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.070    -0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.668     0.416    vga/U12/G[3]_i_8_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I1_O)        0.081     0.497 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.666     1.163    vga/U12/ascii_code[6]_i_11_n_1
    SLICE_X40Y188        LUT2 (Prop_lut2_I0_O)        0.201     1.364 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.371     1.735    vga/U12/R[3]_i_17_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I0_O)        0.190     1.925 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.722     2.647    vga/U12/p_42_in
    SLICE_X40Y191        LUT6 (Prop_lut6_I0_O)        0.070     2.717 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.766     3.483    vga/U12/dout643_out
    SLICE_X40Y190        LUT6 (Prop_lut6_I5_O)        0.070     3.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.937     4.490    vga/U12/dout1
    SLICE_X40Y184        LUT2 (Prop_lut2_I0_O)        0.081     4.571 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.461     5.033    vga/U12/R[3]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.003    38.466    
                         clock uncertainty           -0.081    38.384    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.117    38.267    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         38.267    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 33.235    

Slack (MET) :             33.355ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.101ns (17.229%)  route 5.289ns (82.771%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X36Y187        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.829    -0.322    vga/U12/PRow[4]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.070    -0.252 r  vga/U12/G[3]_i_8/O
                         net (fo=6, routed)           0.668     0.416    vga/U12/G[3]_i_8_n_1
    SLICE_X39Y188        LUT4 (Prop_lut4_I1_O)        0.081     0.497 f  vga/U12/ascii_code[6]_i_11/O
                         net (fo=3, routed)           0.666     1.163    vga/U12/ascii_code[6]_i_11_n_1
    SLICE_X40Y188        LUT2 (Prop_lut2_I0_O)        0.201     1.364 f  vga/U12/R[3]_i_17/O
                         net (fo=4, routed)           0.371     1.735    vga/U12/R[3]_i_17_n_1
    SLICE_X40Y188        LUT6 (Prop_lut6_I0_O)        0.190     1.925 r  vga/U12/R[3]_i_19/O
                         net (fo=2, routed)           0.722     2.647    vga/U12/p_42_in
    SLICE_X40Y191        LUT6 (Prop_lut6_I0_O)        0.070     2.717 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.766     3.483    vga/U12/dout643_out
    SLICE_X40Y190        LUT6 (Prop_lut6_I5_O)        0.070     3.553 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.937     4.490    vga/U12/dout1
    SLICE_X40Y184        LUT2 (Prop_lut2_I0_O)        0.081     4.571 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.330     4.901    vga/U12/R[3]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.003    38.466    
                         clock uncertainty           -0.081    38.384    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.128    38.256    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 33.355    

Slack (MET) :             35.229ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.548ns (11.793%)  route 4.099ns (88.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.604    -1.492    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.154 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.143    -0.011    vga/U12/PRow[3]
    SLICE_X38Y186        LUT5 (Prop_lut5_I0_O)        0.070     0.059 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.351     1.410    vga/U12/v_count_reg[3]_2
    SLICE_X39Y187        LUT6 (Prop_lut6_I0_O)        0.070     1.480 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          1.021     2.501    vga/U12/v_count_reg[8]_15
    SLICE_X40Y184        LUT4 (Prop_lut4_I3_O)        0.070     2.571 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.584     3.155    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.014    38.478    
                         clock uncertainty           -0.081    38.396    
    SLICE_X38Y184        FDRE (Setup_fdre_C_D)       -0.013    38.383    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.383    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.229    

Slack (MET) :             35.241ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.548ns (11.793%)  route 4.099ns (88.207%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.604    -1.492    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.154 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.143    -0.011    vga/U12/PRow[3]
    SLICE_X38Y186        LUT5 (Prop_lut5_I0_O)        0.070     0.059 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.351     1.410    vga/U12/v_count_reg[3]_2
    SLICE_X39Y187        LUT6 (Prop_lut6_I0_O)        0.070     1.480 f  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          1.021     2.501    vga/U12/v_count_reg[8]_15
    SLICE_X40Y184        LUT4 (Prop_lut4_I3_O)        0.070     2.571 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.584     3.155    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.014    38.478    
                         clock uncertainty           -0.081    38.396    
    SLICE_X38Y184        FDRE (Setup_fdre_C_D)       -0.001    38.395    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 35.241    

Slack (MET) :             35.307ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.559ns (12.434%)  route 3.937ns (87.566%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.604    -1.492    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.154 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.143    -0.011    vga/U12/PRow[3]
    SLICE_X38Y186        LUT5 (Prop_lut5_I0_O)        0.070     0.059 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.391     1.449    vga/U12/v_count_reg[3]_2
    SLICE_X40Y188        LUT4 (Prop_lut4_I2_O)        0.070     1.519 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.803     2.322    vga/U12/G[3]_i_2_n_1
    SLICE_X40Y184        LUT4 (Prop_lut4_I3_O)        0.081     2.403 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.601     3.004    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.014    38.477    
                         clock uncertainty           -0.081    38.395    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.085    38.310    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                 35.307    

Slack (MET) :             35.320ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.559ns (12.467%)  route 3.925ns (87.533%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.604    -1.492    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.154 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.143    -0.011    vga/U12/PRow[3]
    SLICE_X38Y186        LUT5 (Prop_lut5_I0_O)        0.070     0.059 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.391     1.449    vga/U12/v_count_reg[3]_2
    SLICE_X40Y188        LUT4 (Prop_lut4_I2_O)        0.070     1.519 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.803     2.322    vga/U12/G[3]_i_2_n_1
    SLICE_X40Y184        LUT4 (Prop_lut4_I3_O)        0.081     2.403 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.589     2.992    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.014    38.477    
                         clock uncertainty           -0.081    38.395    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.084    38.311    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.311    
                         arrival time                          -2.992    
  -------------------------------------------------------------------
                         slack                                 35.320    

Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.548ns (12.193%)  route 3.946ns (87.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.492ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.604    -1.492    vga/U12/CLK_OUT3
    SLICE_X39Y186        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_fdre_C_Q)         0.338    -1.154 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.143    -0.011    vga/U12/PRow[3]
    SLICE_X38Y186        LUT5 (Prop_lut5_I0_O)        0.070     0.059 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.391     1.449    vga/U12/v_count_reg[3]_2
    SLICE_X40Y188        LUT4 (Prop_lut4_I2_O)        0.070     1.519 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.803     2.322    vga/U12/G[3]_i_2_n_1
    SLICE_X40Y184        LUT4 (Prop_lut4_I3_O)        0.070     2.392 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.610     3.002    vga/U12/B[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.014    38.477    
                         clock uncertainty           -0.081    38.395    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.038    38.357    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 35.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.149ns (47.557%)  route 0.164ns (52.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDSE (Prop_fdse_C_Q)         0.149    -0.570 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.164    -0.406    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.921    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.703    
    SLICE_X42Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.189    -0.514    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.132ns (64.989%)  route 0.071ns (35.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.778    -0.724    BTN_SCAN/CLK_OUT3
    SLICE_X47Y105        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.132    -0.592 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.071    -0.521    BTN_SCAN/FSM_onehot_btn_x_reg_n_1_[4]
    SLICE_X47Y105        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.054    -0.925    BTN_SCAN/CLK_OUT3
    SLICE_X47Y105        FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.201    -0.724    
    SLICE_X47Y105        FDRE (Hold_fdre_C_D)         0.077    -0.647    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.116ns (39.744%)  route 0.176ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDSE (Prop_fdse_C_Q)         0.116    -0.603 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.176    -0.427    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.921    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.703    
    SLICE_X42Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.136    -0.567    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.136ns (45.239%)  route 0.165ns (54.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDSE (Prop_fdse_C_Q)         0.136    -0.583 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.165    -0.419    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.921    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.703    
    SLICE_X42Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.144    -0.559    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.136ns (34.976%)  route 0.253ns (65.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDSE (Prop_fdse_C_Q)         0.136    -0.583 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.253    -0.330    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.921    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y102        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.218    -0.703    
    SLICE_X42Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.215    -0.488    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.193ns (71.617%)  route 0.076ns (28.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X39Y187        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y187        FDRE (Prop_fdre_C_Q)         0.116    -0.690 r  vga/U12/v_count_reg[8]/Q
                         net (fo=12, routed)          0.076    -0.614    vga/U12/PRow[8]
    SLICE_X39Y187        LUT6 (Prop_lut6_I1_O)        0.077    -0.537 r  vga/U12/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.537    vga/U12/v_count[9]_i_2_n_1
    SLICE_X39Y187        FDRE                                         r  vga/U12/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -1.013    vga/U12/CLK_OUT3
    SLICE_X39Y187        FDRE                                         r  vga/U12/v_count_reg[9]/C
                         clock pessimism              0.207    -0.806    
    SLICE_X39Y187        FDRE (Hold_fdre_C_D)         0.102    -0.704    vga/U12/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.167ns (52.761%)  route 0.150ns (47.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.721    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X43Y109        FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.132    -0.589 f  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=18, routed)          0.150    -0.440    DISPLAY/P2S_LED/s_clk_reg_0
    SLICE_X42Y109        LUT4 (Prop_lut4_I2_O)        0.035    -0.405 r  DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.405    DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1_n_1
    SLICE_X42Y109        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.056    -0.923    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X42Y109        FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.215    -0.708    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.131    -0.577    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.167ns (52.310%)  route 0.152ns (47.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X43Y102        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.132    -0.587 r  DISPLAY/P2S_SEG/buff_reg[53]/Q
                         net (fo=1, routed)           0.152    -0.435    DISPLAY/P2S_SEG/buff__0[53]
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.035    -0.400 r  DISPLAY/P2S_SEG/buff[54]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    DISPLAY/P2S_SEG/buff[54]_i_1_n_1
    SLICE_X42Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.921    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[54]/C
                         clock pessimism              0.218    -0.703    
    SLICE_X42Y103        FDSE (Hold_fdse_C_D)         0.130    -0.573    DISPLAY/P2S_SEG/buff_reg[54]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.170ns (55.974%)  route 0.134ns (44.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.785    -0.717    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X41Y105        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.132    -0.585 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.134    -0.451    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X40Y105        LUT5 (Prop_lut5_I1_O)        0.038    -0.413 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.413    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_1
    SLICE_X40Y105        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.061    -0.919    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X40Y105        FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.215    -0.704    
    SLICE_X40Y105        FDRE (Hold_fdre_C_D)         0.110    -0.594    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.116ns (32.807%)  route 0.238ns (67.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.783    -0.719    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X44Y103        FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDSE (Prop_fdse_C_Q)         0.116    -0.603 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.238    -0.366    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.056    -0.924    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.230    -0.694    
    SLICE_X46Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.147    -0.547    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         40.000      38.214     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y105    BTN_SCAN/FSM_onehot_btn_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y105    BTN_SCAN/FSM_onehot_btn_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y105    BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y105    BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y105    BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y184    vga/U12/B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y184    vga/U12/B_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y183    vga/U12/B_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X42Y102    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.905         20.000      19.095     SLICE_X46Y101    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       35.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.577ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[51][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.350ns  (logic 0.726ns (5.059%)  route 13.624ns (94.941%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.611ns = ( 50.611 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.080     8.345    core/data_ram/ALUO_MEM[5]
    SLICE_X94Y140        LUT4 (Prop_lut4_I2_O)        0.076     8.421 r  core/data_ram/i___49_i_1/O
                         net (fo=86, routed)          5.026    13.448    core/data_ram/i___49_i_1_n_1
    SLICE_X50Y148        LUT6 (Prop_lut6_I4_O)        0.191    13.639 r  core/data_ram/data[51][1]_i_2/O
                         net (fo=1, routed)           1.517    15.156    core/data_ram/data[51][1]_i_2_n_1
    SLICE_X60Y151        LUT5 (Prop_lut5_I4_O)        0.070    15.226 r  core/data_ram/data[51][1]_i_1/O
                         net (fo=1, routed)           0.000    15.226    core/data_ram/data[51][1]_i_1_n_1
    SLICE_X60Y151        FDRE                                         r  core/data_ram/data_reg[51][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.417    50.611    core/data_ram/debug_clk
    SLICE_X60Y151        FDRE                                         r  core/data_ram/data_reg[51][1]/C  (IS_INVERTED)
                         clock pessimism              0.226    50.837    
                         clock uncertainty           -0.095    50.743    
    SLICE_X60Y151        FDRE (Setup_fdre_C_D)        0.061    50.804    core/data_ram/data_reg[51][1]
  -------------------------------------------------------------------
                         required time                         50.804    
                         arrival time                         -15.226    
  -------------------------------------------------------------------
                         slack                                 35.577    

Slack (MET) :             35.701ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[48][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.269ns  (logic 0.726ns (5.088%)  route 13.543ns (94.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 50.610 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.080     8.345    core/data_ram/ALUO_MEM[5]
    SLICE_X94Y140        LUT4 (Prop_lut4_I2_O)        0.076     8.421 r  core/data_ram/i___49_i_1/O
                         net (fo=86, routed)          5.548    13.969    core/data_ram/i___49_i_1_n_1
    SLICE_X62Y151        LUT6 (Prop_lut6_I4_O)        0.191    14.160 r  core/data_ram/data[48][6]_i_3/O
                         net (fo=1, routed)           0.915    15.075    core/data_ram/data[48][6]_i_3_n_1
    SLICE_X66Y151        LUT6 (Prop_lut6_I5_O)        0.070    15.145 r  core/data_ram/data[48][6]_i_1/O
                         net (fo=1, routed)           0.000    15.145    core/data_ram/data[48][6]_i_1_n_1
    SLICE_X66Y151        FDRE                                         r  core/data_ram/data_reg[48][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.416    50.610    core/data_ram/debug_clk
    SLICE_X66Y151        FDRE                                         r  core/data_ram/data_reg[48][6]/C  (IS_INVERTED)
                         clock pessimism              0.226    50.836    
                         clock uncertainty           -0.095    50.742    
    SLICE_X66Y151        FDRE (Setup_fdre_C_D)        0.105    50.847    core/data_ram/data_reg[48][6]
  -------------------------------------------------------------------
                         required time                         50.847    
                         arrival time                         -15.145    
  -------------------------------------------------------------------
                         slack                                 35.701    

Slack (MET) :             35.880ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[85][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.049ns  (logic 0.875ns (6.228%)  route 13.174ns (93.772%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.612ns = ( 50.612 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 f  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.246     8.512    core/data_ram/ALUO_MEM[5]
    SLICE_X90Y139        LUT4 (Prop_lut4_I2_O)        0.082     8.594 f  core/data_ram/i___18_i_1/O
                         net (fo=91, routed)          3.551    12.145    core/data_ram/i___18_i_1_n_1
    SLICE_X78Y167        LUT4 (Prop_lut4_I3_O)        0.204    12.349 r  core/data_ram/data[85][4]_i_2/O
                         net (fo=3, routed)           2.377    14.725    core/data_ram/data[85][4]_i_2_n_1
    SLICE_X59Y150        LUT6 (Prop_lut6_I2_O)        0.200    14.925 r  core/data_ram/data[85][2]_i_1/O
                         net (fo=1, routed)           0.000    14.925    core/data_ram/data[85][2]_i_1_n_1
    SLICE_X59Y150        FDRE                                         r  core/data_ram/data_reg[85][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.418    50.612    core/data_ram/debug_clk
    SLICE_X59Y150        FDRE                                         r  core/data_ram/data_reg[85][2]/C  (IS_INVERTED)
                         clock pessimism              0.226    50.838    
                         clock uncertainty           -0.095    50.744    
    SLICE_X59Y150        FDRE (Setup_fdre_C_D)        0.062    50.806    core/data_ram/data_reg[85][2]
  -------------------------------------------------------------------
                         required time                         50.806    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                 35.880    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[85][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.045ns  (logic 0.875ns (6.230%)  route 13.170ns (93.770%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 50.610 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 f  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.246     8.512    core/data_ram/ALUO_MEM[5]
    SLICE_X90Y139        LUT4 (Prop_lut4_I2_O)        0.082     8.594 f  core/data_ram/i___18_i_1/O
                         net (fo=91, routed)          3.551    12.145    core/data_ram/i___18_i_1_n_1
    SLICE_X78Y167        LUT4 (Prop_lut4_I3_O)        0.204    12.349 r  core/data_ram/data[85][4]_i_2/O
                         net (fo=3, routed)           2.373    14.721    core/data_ram/data[85][4]_i_2_n_1
    SLICE_X65Y151        LUT6 (Prop_lut6_I1_O)        0.200    14.921 r  core/data_ram/data[85][1]_i_1/O
                         net (fo=1, routed)           0.000    14.921    core/data_ram/data[85][1]_i_1_n_1
    SLICE_X65Y151        FDRE                                         r  core/data_ram/data_reg[85][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.416    50.610    core/data_ram/debug_clk
    SLICE_X65Y151        FDRE                                         r  core/data_ram/data_reg[85][1]/C  (IS_INVERTED)
                         clock pessimism              0.226    50.836    
                         clock uncertainty           -0.095    50.742    
    SLICE_X65Y151        FDRE (Setup_fdre_C_D)        0.061    50.803    core/data_ram/data_reg[85][1]
  -------------------------------------------------------------------
                         required time                         50.803    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.096ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[106][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.247ns  (logic 2.133ns (16.102%)  route 11.114ns (83.898%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 100.609 - 100.000 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 51.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    48.583    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.653 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    49.250    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.343 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.744    51.087    core/data_ram/debug_clk
    SLICE_X79Y141        FDRE                                         r  core/data_ram/data_reg[106][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.344    51.431 r  core/data_ram/data_reg[106][4]/Q
                         net (fo=5, routed)           0.893    52.324    core/data_ram/data_reg[106]_20[4]
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.070    52.394 r  core/data_ram/i___231_i_48/O
                         net (fo=1, routed)           0.000    52.394    core/data_ram/i___231_i_48_n_1
    SLICE_X76Y143        MUXF7 (Prop_muxf7_I1_O)      0.194    52.588 r  core/data_ram/i___231_i_21/O
                         net (fo=1, routed)           0.000    52.588    core/data_ram/i___231_i_21_n_1
    SLICE_X76Y143        MUXF8 (Prop_muxf8_I0_O)      0.070    52.658 r  core/data_ram/i___231_i_8/O
                         net (fo=1, routed)           0.990    53.648    core/data_ram/i___231_i_8_n_1
    SLICE_X74Y154        LUT6 (Prop_lut6_I1_O)        0.183    53.831 r  core/data_ram/i___231_i_2/O
                         net (fo=1, routed)           0.723    54.554    core/data_ram/i___231_i_2_n_1
    SLICE_X71Y165        LUT4 (Prop_lut4_I2_O)        0.070    54.624 r  core/data_ram/i___231/O
                         net (fo=1, routed)           0.609    55.234    core/data_ram/i___231_n_1
    SLICE_X68Y161        LUT6 (Prop_lut6_I1_O)        0.070    55.304 r  core/data_ram/MDR_WB[28]_i_3/O
                         net (fo=1, routed)           0.585    55.888    core/mux_csrout/RAMout_MEM[23]
    SLICE_X63Y160        LUT3 (Prop_lut3_I1_O)        0.070    55.958 r  core/mux_csrout/MDR_WB[28]_i_1/O
                         net (fo=5, routed)           0.525    56.483    core/hazard_unit/Datai[19]
    SLICE_X52Y159        LUT4 (Prop_lut4_I2_O)        0.070    56.553 r  core/hazard_unit/A_EX[28]_i_2/O
                         net (fo=1, routed)           0.489    57.042    core/hazard_unit/A_EX[28]_i_2_n_1
    SLICE_X52Y157        LUT5 (Prop_lut5_I0_O)        0.070    57.112 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=6, routed)           0.605    57.716    core/hazard_unit/rs1_data_ID[19]
    SLICE_X56Y157        LUT6 (Prop_lut6_I5_O)        0.070    57.786 r  core/hazard_unit/Q[31]_i_35/O
                         net (fo=1, routed)           0.000    57.786    core/cmp_ID/Q[31]_i_15[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.449    58.235 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628    58.863    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193    59.056 f  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489    59.545    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    59.615 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.842    60.457    core/exp_unit/Branch_ctrl
    SLICE_X70Y172        LUT3 (Prop_lut3_I0_O)        0.070    60.527 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.630    62.157    core/reg_IF_ID/flush02_out
    SLICE_X58Y171        LUT2 (Prop_lut2_I1_O)        0.070    62.227 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.107    64.334    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X59Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    98.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.576 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    99.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.194 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.415   100.609    core/reg_IF_ID/debug_clk
    SLICE_X59Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism              0.156   100.765    
                         clock uncertainty           -0.095   100.670    
    SLICE_X59Y158        FDCE (Setup_fdce_C_CE)      -0.240   100.430    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                        100.430    
                         arrival time                         -64.334    
  -------------------------------------------------------------------
                         slack                                 36.096    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[106][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.258ns  (logic 2.133ns (16.088%)  route 11.125ns (83.912%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 51.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    48.583    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.653 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    49.250    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.343 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.744    51.087    core/data_ram/debug_clk
    SLICE_X79Y141        FDRE                                         r  core/data_ram/data_reg[106][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.344    51.431 r  core/data_ram/data_reg[106][4]/Q
                         net (fo=5, routed)           0.893    52.324    core/data_ram/data_reg[106]_20[4]
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.070    52.394 r  core/data_ram/i___231_i_48/O
                         net (fo=1, routed)           0.000    52.394    core/data_ram/i___231_i_48_n_1
    SLICE_X76Y143        MUXF7 (Prop_muxf7_I1_O)      0.194    52.588 r  core/data_ram/i___231_i_21/O
                         net (fo=1, routed)           0.000    52.588    core/data_ram/i___231_i_21_n_1
    SLICE_X76Y143        MUXF8 (Prop_muxf8_I0_O)      0.070    52.658 r  core/data_ram/i___231_i_8/O
                         net (fo=1, routed)           0.990    53.648    core/data_ram/i___231_i_8_n_1
    SLICE_X74Y154        LUT6 (Prop_lut6_I1_O)        0.183    53.831 r  core/data_ram/i___231_i_2/O
                         net (fo=1, routed)           0.723    54.554    core/data_ram/i___231_i_2_n_1
    SLICE_X71Y165        LUT4 (Prop_lut4_I2_O)        0.070    54.624 r  core/data_ram/i___231/O
                         net (fo=1, routed)           0.609    55.234    core/data_ram/i___231_n_1
    SLICE_X68Y161        LUT6 (Prop_lut6_I1_O)        0.070    55.304 r  core/data_ram/MDR_WB[28]_i_3/O
                         net (fo=1, routed)           0.585    55.888    core/mux_csrout/RAMout_MEM[23]
    SLICE_X63Y160        LUT3 (Prop_lut3_I1_O)        0.070    55.958 r  core/mux_csrout/MDR_WB[28]_i_1/O
                         net (fo=5, routed)           0.525    56.483    core/hazard_unit/Datai[19]
    SLICE_X52Y159        LUT4 (Prop_lut4_I2_O)        0.070    56.553 r  core/hazard_unit/A_EX[28]_i_2/O
                         net (fo=1, routed)           0.489    57.042    core/hazard_unit/A_EX[28]_i_2_n_1
    SLICE_X52Y157        LUT5 (Prop_lut5_I0_O)        0.070    57.112 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=6, routed)           0.605    57.716    core/hazard_unit/rs1_data_ID[19]
    SLICE_X56Y157        LUT6 (Prop_lut6_I5_O)        0.070    57.786 r  core/hazard_unit/Q[31]_i_35/O
                         net (fo=1, routed)           0.000    57.786    core/cmp_ID/Q[31]_i_15[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.449    58.235 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628    58.863    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193    59.056 f  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489    59.545    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    59.615 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.842    60.457    core/exp_unit/Branch_ctrl
    SLICE_X70Y172        LUT3 (Prop_lut3_I0_O)        0.070    60.527 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.630    62.157    core/reg_IF_ID/flush02_out
    SLICE_X58Y171        LUT2 (Prop_lut2_I1_O)        0.070    62.227 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.118    64.345    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X52Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    98.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.576 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    99.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.194 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.416   100.610    core/reg_IF_ID/debug_clk
    SLICE_X52Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.156   100.766    
                         clock uncertainty           -0.095   100.671    
    SLICE_X52Y158        FDCE (Setup_fdce_C_CE)      -0.207   100.464    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        100.464    
                         arrival time                         -64.345    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.119ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[106][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.258ns  (logic 2.133ns (16.088%)  route 11.125ns (83.912%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 51.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    48.583    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.653 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    49.250    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.343 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.744    51.087    core/data_ram/debug_clk
    SLICE_X79Y141        FDRE                                         r  core/data_ram/data_reg[106][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.344    51.431 r  core/data_ram/data_reg[106][4]/Q
                         net (fo=5, routed)           0.893    52.324    core/data_ram/data_reg[106]_20[4]
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.070    52.394 r  core/data_ram/i___231_i_48/O
                         net (fo=1, routed)           0.000    52.394    core/data_ram/i___231_i_48_n_1
    SLICE_X76Y143        MUXF7 (Prop_muxf7_I1_O)      0.194    52.588 r  core/data_ram/i___231_i_21/O
                         net (fo=1, routed)           0.000    52.588    core/data_ram/i___231_i_21_n_1
    SLICE_X76Y143        MUXF8 (Prop_muxf8_I0_O)      0.070    52.658 r  core/data_ram/i___231_i_8/O
                         net (fo=1, routed)           0.990    53.648    core/data_ram/i___231_i_8_n_1
    SLICE_X74Y154        LUT6 (Prop_lut6_I1_O)        0.183    53.831 r  core/data_ram/i___231_i_2/O
                         net (fo=1, routed)           0.723    54.554    core/data_ram/i___231_i_2_n_1
    SLICE_X71Y165        LUT4 (Prop_lut4_I2_O)        0.070    54.624 r  core/data_ram/i___231/O
                         net (fo=1, routed)           0.609    55.234    core/data_ram/i___231_n_1
    SLICE_X68Y161        LUT6 (Prop_lut6_I1_O)        0.070    55.304 r  core/data_ram/MDR_WB[28]_i_3/O
                         net (fo=1, routed)           0.585    55.888    core/mux_csrout/RAMout_MEM[23]
    SLICE_X63Y160        LUT3 (Prop_lut3_I1_O)        0.070    55.958 r  core/mux_csrout/MDR_WB[28]_i_1/O
                         net (fo=5, routed)           0.525    56.483    core/hazard_unit/Datai[19]
    SLICE_X52Y159        LUT4 (Prop_lut4_I2_O)        0.070    56.553 r  core/hazard_unit/A_EX[28]_i_2/O
                         net (fo=1, routed)           0.489    57.042    core/hazard_unit/A_EX[28]_i_2_n_1
    SLICE_X52Y157        LUT5 (Prop_lut5_I0_O)        0.070    57.112 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=6, routed)           0.605    57.716    core/hazard_unit/rs1_data_ID[19]
    SLICE_X56Y157        LUT6 (Prop_lut6_I5_O)        0.070    57.786 r  core/hazard_unit/Q[31]_i_35/O
                         net (fo=1, routed)           0.000    57.786    core/cmp_ID/Q[31]_i_15[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.449    58.235 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628    58.863    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193    59.056 f  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489    59.545    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    59.615 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.842    60.457    core/exp_unit/Branch_ctrl
    SLICE_X70Y172        LUT3 (Prop_lut3_I0_O)        0.070    60.527 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.630    62.157    core/reg_IF_ID/flush02_out
    SLICE_X58Y171        LUT2 (Prop_lut2_I1_O)        0.070    62.227 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.118    64.345    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X52Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    98.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.576 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    99.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.194 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.416   100.610    core/reg_IF_ID/debug_clk
    SLICE_X52Y158        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism              0.156   100.766    
                         clock uncertainty           -0.095   100.671    
    SLICE_X52Y158        FDCE (Setup_fdce_C_CE)      -0.207   100.464    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                        100.464    
                         arrival time                         -64.345    
  -------------------------------------------------------------------
                         slack                                 36.119    

Slack (MET) :             36.138ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[53][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.925ns  (logic 0.656ns (4.711%)  route 13.269ns (95.289%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 50.817 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 f  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.080     8.345    core/data_ram/ALUO_MEM[5]
    SLICE_X94Y140        LUT4 (Prop_lut4_I2_O)        0.076     8.421 f  core/data_ram/i___49_i_1/O
                         net (fo=86, routed)          6.189    14.610    core/data_ram/i___49_i_1_n_1
    SLICE_X71Y147        LUT6 (Prop_lut6_I2_O)        0.191    14.801 r  core/data_ram/data[53][3]_i_1/O
                         net (fo=1, routed)           0.000    14.801    core/data_ram/data[53][3]_i_1_n_1
    SLICE_X71Y147        FDRE                                         r  core/data_ram/data_reg[53][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.623    50.817    core/data_ram/debug_clk
    SLICE_X71Y147        FDRE                                         r  core/data_ram/data_reg[53][3]/C  (IS_INVERTED)
                         clock pessimism              0.156    50.972    
                         clock uncertainty           -0.095    50.878    
    SLICE_X71Y147        FDRE (Setup_fdre_C_D)        0.062    50.940    core/data_ram/data_reg[53][3]
  -------------------------------------------------------------------
                         required time                         50.940    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                 36.138    

Slack (MET) :             36.156ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[52][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.771ns  (logic 0.726ns (5.272%)  route 13.045ns (94.728%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.611ns = ( 50.611 - 50.000 ) 
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.534     0.876    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y154        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y154        FDRE (Prop_fdre_C_Q)         0.389     1.265 r  core/reg_EXE_MEM/ALUO_MEM_reg[5]/Q
                         net (fo=369, routed)         7.080     8.345    core/data_ram/ALUO_MEM[5]
    SLICE_X94Y140        LUT4 (Prop_lut4_I2_O)        0.076     8.421 r  core/data_ram/i___49_i_1/O
                         net (fo=86, routed)          4.610    13.032    core/data_ram/i___49_i_1_n_1
    SLICE_X49Y147        LUT6 (Prop_lut6_I5_O)        0.191    13.223 r  core/data_ram/data[52][1]_i_2/O
                         net (fo=1, routed)           1.355    14.577    core/data_ram/data[52][1]_i_2_n_1
    SLICE_X60Y153        LUT6 (Prop_lut6_I5_O)        0.070    14.647 r  core/data_ram/data[52][1]_i_1/O
                         net (fo=1, routed)           0.000    14.647    core/data_ram/data[52][1]_i_1_n_1
    SLICE_X60Y153        FDRE                                         r  core/data_ram/data_reg[52][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.417    50.611    core/data_ram/debug_clk
    SLICE_X60Y153        FDRE                                         r  core/data_ram/data_reg[52][1]/C  (IS_INVERTED)
                         clock pessimism              0.226    50.837    
                         clock uncertainty           -0.095    50.743    
    SLICE_X60Y153        FDRE (Setup_fdre_C_D)        0.061    50.804    core/data_ram/data_reg[52][1]
  -------------------------------------------------------------------
                         required time                         50.804    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                 36.156    

Slack (MET) :             36.276ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[106][4]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        13.069ns  (logic 2.133ns (16.322%)  route 10.936ns (83.678%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.610ns = ( 100.610 - 100.000 ) 
    Source Clock Delay      (SCD):    1.087ns = ( 51.087 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    51.022 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    52.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    43.746 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    46.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    46.904 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    48.583    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    48.653 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    49.250    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    49.343 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.744    51.087    core/data_ram/debug_clk
    SLICE_X79Y141        FDRE                                         r  core/data_ram/data_reg[106][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.344    51.431 r  core/data_ram/data_reg[106][4]/Q
                         net (fo=5, routed)           0.893    52.324    core/data_ram/data_reg[106]_20[4]
    SLICE_X76Y143        LUT6 (Prop_lut6_I0_O)        0.070    52.394 r  core/data_ram/i___231_i_48/O
                         net (fo=1, routed)           0.000    52.394    core/data_ram/i___231_i_48_n_1
    SLICE_X76Y143        MUXF7 (Prop_muxf7_I1_O)      0.194    52.588 r  core/data_ram/i___231_i_21/O
                         net (fo=1, routed)           0.000    52.588    core/data_ram/i___231_i_21_n_1
    SLICE_X76Y143        MUXF8 (Prop_muxf8_I0_O)      0.070    52.658 r  core/data_ram/i___231_i_8/O
                         net (fo=1, routed)           0.990    53.648    core/data_ram/i___231_i_8_n_1
    SLICE_X74Y154        LUT6 (Prop_lut6_I1_O)        0.183    53.831 r  core/data_ram/i___231_i_2/O
                         net (fo=1, routed)           0.723    54.554    core/data_ram/i___231_i_2_n_1
    SLICE_X71Y165        LUT4 (Prop_lut4_I2_O)        0.070    54.624 r  core/data_ram/i___231/O
                         net (fo=1, routed)           0.609    55.234    core/data_ram/i___231_n_1
    SLICE_X68Y161        LUT6 (Prop_lut6_I1_O)        0.070    55.304 r  core/data_ram/MDR_WB[28]_i_3/O
                         net (fo=1, routed)           0.585    55.888    core/mux_csrout/RAMout_MEM[23]
    SLICE_X63Y160        LUT3 (Prop_lut3_I1_O)        0.070    55.958 r  core/mux_csrout/MDR_WB[28]_i_1/O
                         net (fo=5, routed)           0.525    56.483    core/hazard_unit/Datai[19]
    SLICE_X52Y159        LUT4 (Prop_lut4_I2_O)        0.070    56.553 r  core/hazard_unit/A_EX[28]_i_2/O
                         net (fo=1, routed)           0.489    57.042    core/hazard_unit/A_EX[28]_i_2_n_1
    SLICE_X52Y157        LUT5 (Prop_lut5_I0_O)        0.070    57.112 r  core/hazard_unit/A_EX[28]_i_1/O
                         net (fo=6, routed)           0.605    57.716    core/hazard_unit/rs1_data_ID[19]
    SLICE_X56Y157        LUT6 (Prop_lut6_I5_O)        0.070    57.786 r  core/hazard_unit/Q[31]_i_35/O
                         net (fo=1, routed)           0.000    57.786    core/cmp_ID/Q[31]_i_15[1]
    SLICE_X56Y157        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.449    58.235 f  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628    58.863    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193    59.056 f  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489    59.545    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    59.615 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.842    60.457    core/exp_unit/Branch_ctrl
    SLICE_X70Y172        LUT3 (Prop_lut3_I0_O)        0.070    60.527 f  core/exp_unit/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.630    62.157    core/reg_IF_ID/flush02_out
    SLICE_X58Y171        LUT2 (Prop_lut2_I1_O)        0.070    62.227 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.929    64.155    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X51Y159        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   100.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   102.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    93.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    96.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    96.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    98.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    98.576 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    99.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    99.194 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.416   100.610    core/reg_IF_ID/debug_clk
    SLICE_X51Y159        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism              0.156   100.766    
                         clock uncertainty           -0.095   100.671    
    SLICE_X51Y159        FDCE (Setup_fdce_C_CE)      -0.240   100.431    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        100.431    
                         arrival time                         -64.155    
  -------------------------------------------------------------------
                         slack                                 36.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.132ns (60.782%)  route 0.085ns (39.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y172        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y172        FDCE (Prop_fdce_C_Q)         0.132     0.362 r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/Q
                         net (fo=3, routed)           0.085     0.447    core/reg_MEM_WB/PC_MEM[30]
    SLICE_X69Y172        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.909     0.347    core/reg_MEM_WB/debug_clk
    SLICE_X69Y172        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                         clock pessimism             -0.118     0.230    
    SLICE_X69Y172        FDCE (Hold_fdce_C_D)         0.077     0.307    core/reg_MEM_WB/PCurrent_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.307    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.170ns (61.640%)  route 0.106ns (38.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_ID_EX/debug_clk
    SLICE_X68Y172        FDCE                                         r  core/reg_ID_EX/IR_EX_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y172        FDCE (Prop_fdce_C_Q)         0.132     0.362 r  core/reg_ID_EX/IR_EX_reg[23]/Q
                         net (fo=2, routed)           0.106     0.467    core/reg_ID_EX/inst_EXE[21]
    SLICE_X69Y172        LUT4 (Prop_lut4_I0_O)        0.038     0.505 r  core/reg_ID_EX/IR_MEM[23]_i_1/O
                         net (fo=1, routed)           0.000     0.505    core/reg_EXE_MEM/p_0_in_0[21]
    SLICE_X69Y172        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.909     0.347    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y172        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
                         clock pessimism             -0.105     0.243    
    SLICE_X69Y172        FDCE (Hold_fdce_C_D)         0.110     0.353    core/reg_EXE_MEM/IR_MEM_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.132ns (51.816%)  route 0.123ns (48.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.132    -0.635 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.512    rst_count[3]
    SLICE_X61Y115        FDRE                                         r  rst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.008    -0.971    clk_cpu
    SLICE_X61Y115        FDRE                                         r  rst_count_reg[4]/C
                         clock pessimism              0.218    -0.753    
    SLICE_X61Y115        FDRE (Hold_fdre_C_D)         0.070    -0.683    rst_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.167ns (55.274%)  route 0.135ns (44.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.648     0.239    core/reg_MEM_WB/debug_clk
    SLICE_X53Y166        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y166        FDCE (Prop_fdce_C_Q)         0.132     0.371 r  core/reg_MEM_WB/PCurrent_WB_reg[6]/Q
                         net (fo=2, routed)           0.135     0.506    core/reg_EXE_MEM/PC_WB[6]
    SLICE_X51Y166        LUT5 (Prop_lut5_I4_O)        0.035     0.541 r  core/reg_EXE_MEM/epc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.541    core/exp_unit/epc_reg[31]_0[6]
    SLICE_X51Y166        FDRE                                         r  core/exp_unit/epc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.919     0.357    core/exp_unit/debug_clk
    SLICE_X51Y166        FDRE                                         r  core/exp_unit/epc_reg[6]/C
                         clock pessimism             -0.092     0.266    
    SLICE_X51Y166        FDRE (Hold_fdre_C_D)         0.102     0.368    core/exp_unit/epc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.184ns (55.880%)  route 0.145ns (44.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_MEM_WB/debug_clk
    SLICE_X56Y174        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y174        FDCE (Prop_fdce_C_Q)         0.149     0.379 r  core/reg_MEM_WB/PCurrent_WB_reg[1]/Q
                         net (fo=2, routed)           0.145     0.524    core/reg_EXE_MEM/PC_WB[1]
    SLICE_X56Y175        LUT5 (Prop_lut5_I4_O)        0.035     0.559 r  core/reg_EXE_MEM/epc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.559    core/exp_unit/epc_reg[31]_0[1]
    SLICE_X56Y175        FDRE                                         r  core/exp_unit/epc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.909     0.347    core/exp_unit/debug_clk
    SLICE_X56Y175        FDRE                                         r  core/exp_unit/epc_reg[1]/C
                         clock pessimism             -0.092     0.256    
    SLICE_X56Y175        FDRE (Hold_fdre_C_D)         0.130     0.386    core/exp_unit/epc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.132ns (48.290%)  route 0.141ns (51.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.232ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.641     0.232    core/reg_EXE_MEM/debug_clk
    SLICE_X65Y178        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y178        FDCE (Prop_fdce_C_Q)         0.132     0.364 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=3, routed)           0.141     0.505    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X64Y177        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.910     0.348    core/reg_MEM_WB/debug_clk
    SLICE_X64Y177        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                         clock pessimism             -0.104     0.245    
    SLICE_X64Y177        FDCE (Hold_fdce_C_D)         0.075     0.320    core/reg_MEM_WB/PCurrent_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.132ns (49.930%)  route 0.132ns (50.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.645     0.236    core/reg_EXE_MEM/debug_clk
    SLICE_X59Y168        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y168        FDCE (Prop_fdce_C_Q)         0.132     0.368 r  core/reg_EXE_MEM/PCurrent_MEM_reg[3]/Q
                         net (fo=3, routed)           0.132     0.500    core/reg_MEM_WB/PC_MEM[3]
    SLICE_X59Y168        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.915     0.353    core/reg_MEM_WB/debug_clk
    SLICE_X59Y168        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[3]/C
                         clock pessimism             -0.118     0.236    
    SLICE_X59Y168        FDCE (Hold_fdce_C_D)         0.077     0.313    core/reg_MEM_WB/PCurrent_WB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.167ns (54.966%)  route 0.137ns (45.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.345ns
    Source Clock Delay      (SCD):    0.229ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.638     0.229    core/reg_EXE_MEM/debug_clk
    SLICE_X63Y175        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y175        FDCE (Prop_fdce_C_Q)         0.132     0.361 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=3, routed)           0.137     0.497    core/reg_EXE_MEM/PC_MEM[27]
    SLICE_X65Y175        LUT5 (Prop_lut5_I2_O)        0.035     0.532 r  core/reg_EXE_MEM/epc[27]_i_1/O
                         net (fo=1, routed)           0.000     0.532    core/exp_unit/epc_reg[31]_0[27]
    SLICE_X65Y175        FDRE                                         r  core/exp_unit/epc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.907     0.345    core/exp_unit/debug_clk
    SLICE_X65Y175        FDRE                                         r  core/exp_unit/epc_reg[27]/C
                         clock pessimism             -0.104     0.242    
    SLICE_X65Y175        FDRE (Hold_fdre_C_D)         0.102     0.344    core/exp_unit/epc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.167ns (52.784%)  route 0.149ns (47.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_EXE_MEM/debug_clk
    SLICE_X68Y171        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y171        FDCE (Prop_fdce_C_Q)         0.132     0.362 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=3, routed)           0.149     0.511    core/reg_EXE_MEM/PC_MEM[23]
    SLICE_X71Y171        LUT5 (Prop_lut5_I2_O)        0.035     0.546 r  core/reg_EXE_MEM/epc[23]_i_1/O
                         net (fo=1, routed)           0.000     0.546    core/exp_unit/epc_reg[31]_0[23]
    SLICE_X71Y171        FDRE                                         r  core/exp_unit/epc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.908     0.346    core/exp_unit/debug_clk
    SLICE_X71Y171        FDRE                                         r  core/exp_unit/epc_reg[23]/C
                         clock pessimism             -0.092     0.255    
    SLICE_X71Y171        FDRE (Hold_fdre_C_D)         0.102     0.357    core/exp_unit/epc_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.192ns (61.693%)  route 0.119ns (38.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_MEM_WB/debug_clk
    SLICE_X71Y170        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y170        FDCE (Prop_fdce_C_Q)         0.116     0.346 r  core/reg_MEM_WB/PCurrent_WB_reg[29]/Q
                         net (fo=2, routed)           0.119     0.465    core/reg_EXE_MEM/PC_WB[29]
    SLICE_X71Y171        LUT5 (Prop_lut5_I4_O)        0.076     0.541 r  core/reg_EXE_MEM/epc[29]_i_1/O
                         net (fo=1, routed)           0.000     0.541    core/exp_unit/epc_reg[31]_0[29]
    SLICE_X71Y171        FDRE                                         r  core/exp_unit/epc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.908     0.346    core/exp_unit/debug_clk
    SLICE_X71Y171        FDRE                                         r  core/exp_unit/epc_reg[29]/C
                         clock pessimism             -0.104     0.243    
    SLICE_X71Y171        FDRE (Hold_fdre_C_D)         0.102     0.345    core/exp_unit/epc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.786         100.000     98.214     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X71Y140    core/data_ram/data_reg[51][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X67Y154    core/data_ram/data_reg[51][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X74Y158    core/data_ram/data_reg[51][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y146    core/data_ram/data_reg[51][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X75Y161    core/data_ram/data_reg[51][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X72Y156    core/data_ram/data_reg[52][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X60Y153    core/data_ram/data_reg[52][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X67Y154    core/data_ram/data_reg[51][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X74Y158    core/data_ram/data_reg[51][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X72Y156    core/data_ram/data_reg[52][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X79Y155    core/data_ram/data_reg[52][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y149    core/data_ram/data_reg[53][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X67Y158    core/register/register_reg[1][28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y174    core/register/register_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X72Y172    core/register/register_reg[1][30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y174    core/register/register_reg[1][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y161    core/register/register_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y179    core/exp_unit/csr/CSR_reg[3][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y172    core/exp_unit/csr/CSR_reg[3][9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y174    core/exp_unit/csr/CSR_reg[4][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X60Y187    core/exp_unit/csr/CSR_reg[4][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y187    core/exp_unit/csr/CSR_reg[4][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y179    core/exp_unit/csr/CSR_reg[4][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X63Y187    core/exp_unit/csr/CSR_reg[4][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X63Y187    core/exp_unit/csr/CSR_reg[4][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y179    core/exp_unit/csr/CSR_reg[4][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X61Y179    core/exp_unit/csr/CSR_reg[4][24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            6  Failing Endpoints,  Worst Slack       -0.815ns,  Total Violation       -2.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 2.384ns (22.882%)  route 8.035ns (77.118%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.144     3.212    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.282 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.819     5.100    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y163        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.077     5.177 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.420     6.597    vga/U12/number0[10]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.189     6.786 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     6.786    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.194     6.980 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     7.614    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     7.789 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.228     8.017    vga/U12/num2str0[6]
    SLICE_X48Y185        LUT2 (Prop_lut2_I1_O)        0.070     8.087 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.349     8.436    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I3_O)        0.070     8.506 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.333     8.838    vga/U12/ascii_code[4]_i_2_n_1
    SLICE_X49Y185        LUT4 (Prop_lut4_I0_O)        0.070     8.908 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     8.908    vga/U12_n_114
    SLICE_X49Y185        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X49Y185        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.223     8.239    
                         clock uncertainty           -0.201     8.038    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.056     8.094    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                 -0.815    

Slack (VIOLATED) :        -0.742ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 2.384ns (23.040%)  route 7.963ns (76.960%))
  Logic Levels:           16  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.144     3.212    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.282 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.819     5.100    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y163        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.077     5.177 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.420     6.597    vga/U12/number0[10]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.189     6.786 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     6.786    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.194     6.980 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     7.614    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     7.789 f  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.228     8.017    vga/U12/num2str0[6]
    SLICE_X48Y185        LUT2 (Prop_lut2_I1_O)        0.070     8.087 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.347     8.434    vga/U12/ascii_code[5]_i_5_n_1
    SLICE_X49Y185        LUT6 (Prop_lut6_I2_O)        0.070     8.504 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.263     8.767    vga/U12/ascii_code[5]_i_2_n_1
    SLICE_X48Y185        LUT4 (Prop_lut4_I0_O)        0.070     8.837 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     8.837    vga/U12_n_113
    SLICE_X48Y185        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X48Y185        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.223     8.239    
                         clock uncertainty           -0.201     8.038    
    SLICE_X48Y185        FDRE (Setup_fdre_C_D)        0.057     8.095    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                 -0.742    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 2.237ns (22.079%)  route 7.895ns (77.921%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.141     3.208    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.278 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.926     5.204    vga/data_buf_reg_0_3_0_5/ADDRC1
    SLICE_X56Y160        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     5.274 f  vga/data_buf_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.306     6.580    vga/U12/number0[5]
    SLICE_X49Y183        LUT6 (Prop_lut6_I5_O)        0.070     6.650 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     6.650    vga/U12/ascii_code[6]_i_51_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.171     6.821 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     7.348    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     7.525 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.407     7.932    vga/U12/num2str1
    SLICE_X46Y185        LUT5 (Prop_lut5_I4_O)        0.070     8.002 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.125     8.128    vga/U12/ascii_code[2]_i_5_n_1
    SLICE_X46Y185        LUT5 (Prop_lut5_I2_O)        0.070     8.198 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.354     8.552    vga/U12/ascii_code[2]_i_2_n_1
    SLICE_X46Y185        LUT4 (Prop_lut4_I0_O)        0.070     8.622 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     8.622    vga/U12_n_116
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X46Y185        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.223     8.239    
                         clock uncertainty           -0.201     8.038    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.103     8.141    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.932ns  (logic 2.314ns (23.299%)  route 7.618ns (76.701%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.144     3.212    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.282 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=98, routed)          1.819     5.100    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X52Y163        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.077     5.177 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           1.420     6.597    vga/U12/number0[10]
    SLICE_X49Y183        LUT6 (Prop_lut6_I1_O)        0.189     6.786 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     6.786    vga/U12/ascii_code[6]_i_54_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I1_O)      0.194     6.980 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.634     7.614    vga/U12/number__0[2]
    SLICE_X48Y185        LUT4 (Prop_lut4_I2_O)        0.175     7.789 r  vga/U12/ascii_code[6]_i_16/O
                         net (fo=2, routed)           0.265     8.055    vga/U12/num2str0[6]
    SLICE_X49Y185        LUT6 (Prop_lut6_I0_O)        0.070     8.125 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.227     8.351    vga/U12/ascii_code[6]_i_6_n_1
    SLICE_X47Y185        LUT5 (Prop_lut5_I0_O)        0.070     8.421 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     8.421    vga/U12_n_112
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.223     8.239    
                         clock uncertainty           -0.201     8.038    
    SLICE_X47Y185        FDRE (Setup_fdre_C_D)        0.056     8.094    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          8.094    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 2.292ns (23.134%)  route 7.615ns (76.866%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.141     3.208    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.278 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.926     5.204    vga/data_buf_reg_0_3_0_5/ADDRC1
    SLICE_X56Y160        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.076     5.280 r  vga/data_buf_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.610     5.890    vga/U12/number0[4]
    SLICE_X51Y167        LUT6 (Prop_lut6_I5_O)        0.189     6.079 r  vga/U12/ascii_code[0]_inv_i_13/O
                         net (fo=1, routed)           0.000     6.079    vga/U12/ascii_code[0]_inv_i_13_n_1
    SLICE_X51Y167        MUXF7 (Prop_muxf7_I0_O)      0.171     6.250 r  vga/U12/ascii_code_reg[0]_inv_i_5/O
                         net (fo=5, routed)           1.579     7.829    vga/U12/number__0[0]
    SLICE_X47Y184        LUT6 (Prop_lut6_I0_O)        0.177     8.006 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.123     8.129    vga/U12/ascii_code[3]_i_5_n_1
    SLICE_X47Y184        LUT5 (Prop_lut5_I2_O)        0.070     8.199 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.128     8.327    vga/U12/ascii_code[3]_i_2_n_1
    SLICE_X47Y184        LUT4 (Prop_lut4_I0_O)        0.070     8.397 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     8.397    vga/U12_n_115
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X47Y184        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.223     8.237    
                         clock uncertainty           -0.201     8.036    
    SLICE_X47Y184        FDRE (Setup_fdre_C_D)        0.056     8.092    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          8.092    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.237ns (22.703%)  route 7.616ns (77.297%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.141     3.208    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.278 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.926     5.204    vga/data_buf_reg_0_3_0_5/ADDRC1
    SLICE_X56Y160        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     5.274 f  vga/data_buf_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.306     6.580    vga/U12/number0[5]
    SLICE_X49Y183        LUT6 (Prop_lut6_I5_O)        0.070     6.650 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     6.650    vga/U12/ascii_code[6]_i_51_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.171     6.821 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     7.348    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     7.525 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.353     7.879    vga/U12/num2str1
    SLICE_X47Y185        LUT4 (Prop_lut4_I3_O)        0.070     7.949 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.126     8.075    vga/U12/ascii_code[1]_i_5_n_1
    SLICE_X47Y185        LUT5 (Prop_lut5_I2_O)        0.070     8.145 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.128     8.273    vga/U12/ascii_code[1]_i_2_n_1
    SLICE_X47Y185        LUT4 (Prop_lut4_I0_O)        0.070     8.343 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     8.343    vga/U12_n_117
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.483     8.462    vga/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.223     8.239    
                         clock uncertainty           -0.201     8.038    
    SLICE_X47Y185        FDRE (Setup_fdre_C_D)        0.057     8.095    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 0.745ns (8.042%)  route 8.519ns (91.958%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.390     0.239    vga/U12/PRow[2]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.070     0.309 r  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.592     0.901    vga/U12/p_0_in__1[1]
    SLICE_X42Y187        LUT3 (Prop_lut3_I1_O)        0.076     0.977 r  vga/U12/strdata[40]_i_3/O
                         net (fo=131, routed)         4.738     5.715    core/register/data_buf_reg_0_3_0_5_i_3
    SLICE_X63Y138        LUT4 (Prop_lut4_I1_O)        0.191     5.906 r  core/register/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           1.344     7.250    vga/U12/Debug_regs[3]
    SLICE_X62Y160        LUT4 (Prop_lut4_I2_O)        0.070     7.320 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.455     7.775    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.414     8.393    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.223     8.170    
                         clock uncertainty           -0.201     7.969    
    SLICE_X56Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.780    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 2.167ns (22.687%)  route 7.385ns (77.313%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.586    -1.510    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.338    -1.172 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.874    -0.298    vga/U12/ADDR[0]
    SLICE_X43Y176        LUT4 (Prop_lut4_I1_O)        0.070    -0.228 r  vga/U12/h_count[3]_i_1/O
                         net (fo=61, routed)          0.702     0.474    vga/U12/col_addr[3]
    SLICE_X43Y176        LUT5 (Prop_lut5_I3_O)        0.070     0.544 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.317     0.861    vga/U12/data_buf_reg_0_3_0_5_i_71_n_1
    SLICE_X43Y176        LUT3 (Prop_lut3_I1_O)        0.070     0.931 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.476     1.407    vga/U12/ascii_code[6]_i_67_n_1
    SLICE_X43Y174        LUT2 (Prop_lut2_I1_O)        0.070     1.477 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.477    vga/U12/data_buf_reg_0_3_0_5_i_78_n_1
    SLICE_X43Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.415     1.892 r  vga/U12/data_buf_reg_0_3_0_5_i_28/CO[3]
                         net (fo=1, routed)           0.009     1.901    vga/U12/data_buf_reg_0_3_0_5_i_28_n_1
    SLICE_X43Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.081 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O[0]
                         net (fo=4, routed)           0.274     2.355    vga/U12/data_buf_reg_0_3_0_5_i_29_n_8
    SLICE_X42Y174        LUT6 (Prop_lut6_I0_O)        0.186     2.541 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.456     2.997    vga/U12/data_buf_reg_0_3_0_5_i_69_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I5_O)        0.070     3.067 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.141     3.208    vga/U12/data_buf_reg_0_3_0_5_i_25_n_1
    SLICE_X44Y174        LUT6 (Prop_lut6_I0_O)        0.070     3.278 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=109, routed)         1.926     5.204    vga/data_buf_reg_0_3_0_5/ADDRC1
    SLICE_X56Y160        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.070     5.274 f  vga/data_buf_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.306     6.580    vga/U12/number0[5]
    SLICE_X49Y183        LUT6 (Prop_lut6_I5_O)        0.070     6.650 f  vga/U12/ascii_code[6]_i_51/O
                         net (fo=1, routed)           0.000     6.650    vga/U12/ascii_code[6]_i_51_n_1
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.171     6.821 f  vga/U12/ascii_code_reg[6]_i_32/O
                         net (fo=5, routed)           0.527     7.348    vga/U12/number__0[1]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.177     7.525 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.253     7.778    vga/U12/num2str1
    SLICE_X49Y184        LUT6 (Prop_lut6_I0_O)        0.070     7.848 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.123     7.972    vga/U12/ascii_code[0]_inv_i_2_n_1
    SLICE_X49Y184        LUT5 (Prop_lut5_I0_O)        0.070     8.042 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     8.042    vga/U12_n_118
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.481     8.460    vga/CLK_OUT1
    SLICE_X49Y184        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.223     8.237    
                         clock uncertainty           -0.201     8.036    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.057     8.093    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 0.745ns (8.224%)  route 8.314ns (91.776%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.390     0.239    vga/U12/PRow[2]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.070     0.309 r  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.592     0.901    vga/U12/p_0_in__1[1]
    SLICE_X42Y187        LUT3 (Prop_lut3_I1_O)        0.076     0.977 r  vga/U12/strdata[40]_i_3/O
                         net (fo=131, routed)         4.320     5.297    core/register/data_buf_reg_0_3_0_5_i_3
    SLICE_X66Y135        LUT4 (Prop_lut4_I1_O)        0.191     5.488 r  core/register/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=1, routed)           1.659     7.147    vga/U12/Debug_regs[22]
    SLICE_X64Y169        LUT4 (Prop_lut4_I2_O)        0.070     7.217 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.352     7.570    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.201     7.962    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.803    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 0.745ns (8.327%)  route 8.202ns (91.673%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.607    -1.489    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.338    -1.151 r  vga/U12/v_count_reg[2]/Q
                         net (fo=17, routed)          1.390     0.239    vga/U12/PRow[2]
    SLICE_X38Y187        LUT6 (Prop_lut6_I1_O)        0.070     0.309 r  vga/U12/G[3]_i_5/O
                         net (fo=12, routed)          0.592     0.901    vga/U12/p_0_in__1[1]
    SLICE_X42Y187        LUT3 (Prop_lut3_I1_O)        0.076     0.977 r  vga/U12/strdata[40]_i_3/O
                         net (fo=131, routed)         4.287     5.264    core/register/data_buf_reg_0_3_0_5_i_3
    SLICE_X57Y130        LUT4 (Prop_lut4_I1_O)        0.191     5.455 r  core/register/data_buf_reg_0_3_24_29_i_19/O
                         net (fo=1, routed)           1.676     7.131    vga/U12/Debug_regs[29]
    SLICE_X55Y167        LUT4 (Prop_lut4_I2_O)        0.070     7.201 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.257     7.458    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.408     8.387    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.223     8.164    
                         clock uncertainty           -0.201     7.963    
    SLICE_X52Y167        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.758    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.219ns (25.300%)  route 0.647ns (74.700%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDRE (Prop_fdre_C_Q)         0.149    -0.657 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.261    -0.396    vga/U12/PRow[0]
    SLICE_X38Y186        LUT5 (Prop_lut5_I1_O)        0.035    -0.361 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         0.386     0.024    vga/U12/v_count_reg[3]_2
    SLICE_X45Y188        LUT6 (Prop_lut6_I1_O)        0.035     0.059 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.059    vga/U12_n_14
    SLICE_X45Y188        FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X45Y188        FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X45Y188        FDRE (Hold_fdre_C_D)         0.102    -0.164    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.132ns (13.336%)  route 0.858ns (86.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.685    -0.816    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.132    -0.684 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.858     0.173    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.471    
                         clock uncertainty            0.201    -0.270    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.159    -0.111    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.219ns (22.972%)  route 0.734ns (77.028%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDRE (Prop_fdre_C_Q)         0.149    -0.657 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.261    -0.396    vga/U12/PRow[0]
    SLICE_X38Y186        LUT5 (Prop_lut5_I1_O)        0.035    -0.361 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         0.473     0.112    vga/U12/v_count_reg[3]_2
    SLICE_X43Y188        LUT6 (Prop_lut6_I1_O)        0.035     0.147 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.147    vga/U12_n_89
    SLICE_X43Y188        FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X43Y188        FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X43Y188        FDRE (Hold_fdre_C_D)         0.102    -0.164    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.202ns (21.316%)  route 0.746ns (78.684%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.017ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.698    -0.803    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.132    -0.671 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.321    -0.350    vga/U12/PRow[5]
    SLICE_X39Y187        LUT6 (Prop_lut6_I3_O)        0.035    -0.315 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.425     0.109    vga/U12/v_count_reg[8]_15
    SLICE_X48Y189        LUT5 (Prop_lut5_I2_O)        0.035     0.144 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.144    vga/U12_n_88
    SLICE_X48Y189        FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.962    -1.017    vga/CLK_OUT1
    SLICE_X48Y189        FDRE                                         r  vga/strdata_reg[20]/C
                         clock pessimism              0.547    -0.471    
                         clock uncertainty            0.201    -0.269    
    SLICE_X48Y189        FDRE (Hold_fdre_C_D)         0.102    -0.167    vga/strdata_reg[20]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.200ns (20.404%)  route 0.780ns (79.596%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.017ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.698    -0.803    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.132    -0.671 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.321    -0.350    vga/U12/PRow[5]
    SLICE_X39Y187        LUT6 (Prop_lut6_I3_O)        0.035    -0.315 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.459     0.144    vga/U12/v_count_reg[8]_15
    SLICE_X46Y189        LUT3 (Prop_lut3_I1_O)        0.033     0.177 r  vga/U12/strdata[48]_i_1/O
                         net (fo=1, routed)           0.000     0.177    vga/U12_n_93
    SLICE_X46Y189        FDRE                                         r  vga/strdata_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.962    -1.017    vga/CLK_OUT1
    SLICE_X46Y189        FDRE                                         r  vga/strdata_reg[48]/C
                         clock pessimism              0.547    -0.471    
                         clock uncertainty            0.201    -0.269    
    SLICE_X46Y189        FDRE (Hold_fdre_C_D)         0.134    -0.135    vga/strdata_reg[48]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.219ns (22.948%)  route 0.735ns (77.052%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDRE (Prop_fdre_C_Q)         0.149    -0.657 r  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.261    -0.396    vga/U12/PRow[0]
    SLICE_X38Y186        LUT5 (Prop_lut5_I1_O)        0.035    -0.361 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         0.474     0.113    vga/U12/v_count_reg[3]_2
    SLICE_X43Y188        LUT6 (Prop_lut6_I3_O)        0.035     0.148 r  vga/U12/strdata[40]_i_1/O
                         net (fo=1, routed)           0.000     0.148    vga/U12_n_103
    SLICE_X43Y188        FDRE                                         r  vga/strdata_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.965    -1.014    vga/CLK_OUT1
    SLICE_X43Y188        FDRE                                         r  vga/strdata_reg[40]/C
                         clock pessimism              0.547    -0.468    
                         clock uncertainty            0.201    -0.266    
    SLICE_X43Y188        FDRE (Hold_fdre_C_D)         0.102    -0.164    vga/strdata_reg[40]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.202ns (20.566%)  route 0.780ns (79.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.017ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.698    -0.803    vga/U12/CLK_OUT3
    SLICE_X37Y187        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDRE (Prop_fdre_C_Q)         0.132    -0.671 r  vga/U12/v_count_reg[5]/Q
                         net (fo=10, routed)          0.321    -0.350    vga/U12/PRow[5]
    SLICE_X39Y187        LUT6 (Prop_lut6_I3_O)        0.035    -0.315 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.459     0.144    vga/U12/v_count_reg[8]_15
    SLICE_X46Y189        LUT3 (Prop_lut3_I1_O)        0.035     0.179 r  vga/U12/strdata[42]_i_1/O
                         net (fo=1, routed)           0.000     0.179    vga/U12_n_96
    SLICE_X46Y189        FDRE                                         r  vga/strdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.962    -1.017    vga/CLK_OUT1
    SLICE_X46Y189        FDRE                                         r  vga/strdata_reg[42]/C
                         clock pessimism              0.547    -0.471    
                         clock uncertainty            0.201    -0.269    
    SLICE_X46Y189        FDRE (Hold_fdre_C_D)         0.131    -0.138    vga/strdata_reg[42]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.184ns (17.981%)  route 0.839ns (82.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.018ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.695    -0.806    vga/U12/CLK_OUT3
    SLICE_X38Y187        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDRE (Prop_fdre_C_Q)         0.149    -0.657 f  vga/U12/v_count_reg[0]/Q
                         net (fo=18, routed)          0.318    -0.339    vga/U12/PRow[0]
    SLICE_X39Y186        LUT1 (Prop_lut1_I0_O)        0.035    -0.304 r  vga/U12/BRAM_PC_VGA_0_i_4/O
                         net (fo=1, routed)           0.521     0.217    vga/FONT_8X16/ADDR[3]
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.961    -1.018    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.547    -0.471    
                         clock uncertainty            0.201    -0.270    
    RAMB18_X2Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.159    -0.111    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.132ns (11.262%)  route 1.040ns (88.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.685    -0.816    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.132    -0.684 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         1.040     0.356    vga/data_buf_reg_0_3_12_17/ADDRD0
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.922    -1.057    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.547    -0.511    
                         clock uncertainty            0.201    -0.309    
    SLICE_X52Y162        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.025    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.132ns (11.262%)  route 1.040ns (88.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.057ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.685    -0.816    vga/U12/CLK_OUT3
    SLICE_X40Y174        FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y174        FDRE (Prop_fdre_C_Q)         0.132    -0.684 r  vga/U12/h_count_reg[3]/Q
                         net (fo=482, routed)         1.040     0.356    vga/data_buf_reg_0_3_12_17/ADDRD0
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.922    -1.057    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.547    -0.511    
                         clock uncertainty            0.201    -0.309    
    SLICE_X52Y162        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.334     0.025    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           32  Failing Endpoints,  Worst Slack       -4.690ns,  Total Violation     -140.782ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.346ns  (logic 2.486ns (21.912%)  route 8.860ns (78.088%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.980    11.003    core/U1_3/Branch_ctrl
    SLICE_X62Y174        LUT6 (Prop_lut6_I1_O)        0.070    11.073 r  core/U1_3/data_buf_reg_0_3_18_23_i_62/O
                         net (fo=1, routed)           0.000    11.073    core/U1_3/data_buf_reg_0_3_18_23_i_62_n_1
    SLICE_X62Y174        MUXF7 (Prop_muxf7_I0_O)      0.174    11.247 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.000    11.247    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_1
    SLICE_X62Y174        MUXF8 (Prop_muxf8_I0_O)      0.072    11.319 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.494    11.813    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X62Y169        LUT6 (Prop_lut6_I3_O)        0.185    11.998 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.440    12.438    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.749    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 2.498ns (22.085%)  route 8.813ns (77.915%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          1.120    11.143    core/U1_3/Branch_ctrl
    SLICE_X67Y171        LUT6 (Prop_lut6_I1_O)        0.070    11.213 r  core/U1_3/data_buf_reg_0_3_18_23_i_102/O
                         net (fo=1, routed)           0.000    11.213    core/U1_3/data_buf_reg_0_3_18_23_i_102_n_1
    SLICE_X67Y171        MUXF7 (Prop_muxf7_I0_O)      0.190    11.403 r  core/U1_3/data_buf_reg_0_3_18_23_i_48/O
                         net (fo=1, routed)           0.000    11.403    core/U1_3/data_buf_reg_0_3_18_23_i_48_n_1
    SLICE_X67Y171        MUXF8 (Prop_muxf8_I0_O)      0.070    11.473 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.344    11.817    vga/U12/data_buf_reg_0_3_18_23_3
    SLICE_X65Y171        LUT6 (Prop_lut6_I3_O)        0.183    12.000 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.404    12.404    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.744    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.744    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.650ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 2.473ns (21.754%)  route 8.895ns (78.246%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.654    10.677    core/U1_3/Branch_ctrl
    SLICE_X62Y167        LUT5 (Prop_lut5_I2_O)        0.070    10.747 r  core/U1_3/data_buf_reg_0_3_18_23_i_73/O
                         net (fo=1, routed)           0.348    11.095    core/U1_3/data_buf_reg_0_3_18_23_i_73_n_1
    SLICE_X67Y166        LUT5 (Prop_lut5_I2_O)        0.070    11.165 r  core/U1_3/data_buf_reg_0_3_18_23_i_30/O
                         net (fo=1, routed)           0.000    11.165    core/U1_3/data_buf_reg_0_3_18_23_i_30_n_1
    SLICE_X67Y166        MUXF7 (Prop_muxf7_I0_O)      0.171    11.336 r  core/U1_3/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.476    11.812    vga/U12/data_buf_reg_0_3_18_23
    SLICE_X66Y167        LUT6 (Prop_lut6_I3_O)        0.177    11.989 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.472    12.461    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     7.811    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.811    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                 -4.650    

Slack (VIOLATED) :        -4.590ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 2.456ns (21.826%)  route 8.797ns (78.174%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.695    10.719    core/U1_3/Branch_ctrl
    SLICE_X58Y159        LUT6 (Prop_lut6_I1_O)        0.070    10.789 r  core/U1_3/data_buf_reg_0_3_0_5_i_90/O
                         net (fo=1, routed)           0.000    10.789    core/U1_3/data_buf_reg_0_3_0_5_i_90_n_1
    SLICE_X58Y159        MUXF7 (Prop_muxf7_I0_O)      0.156    10.945 r  core/U1_3/data_buf_reg_0_3_0_5_i_37/O
                         net (fo=1, routed)           0.337    11.282    core/U1_3/data_buf_reg_0_3_0_5_i_37_n_1
    SLICE_X61Y157        LUT6 (Prop_lut6_I5_O)        0.175    11.457 r  core/U1_3/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.466    11.923    vga/U12/Test_signal[0]
    SLICE_X59Y159        LUT4 (Prop_lut4_I3_O)        0.070    11.993 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.353    12.346    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.414     8.393    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.223     8.170    
                         clock uncertainty           -0.215     7.956    
    SLICE_X56Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.756    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                 -4.590    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.207ns  (logic 2.456ns (21.914%)  route 8.751ns (78.086%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.822    10.846    core/U1_3/Branch_ctrl
    SLICE_X56Y158        LUT6 (Prop_lut6_I1_O)        0.070    10.916 r  core/U1_3/data_buf_reg_0_3_0_5_i_133/O
                         net (fo=1, routed)           0.000    10.916    core/U1_3/data_buf_reg_0_3_0_5_i_133_n_1
    SLICE_X56Y158        MUXF7 (Prop_muxf7_I0_O)      0.156    11.072 r  core/U1_3/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.514    11.586    core/U1_3/data_buf_reg_0_3_0_5_i_61_n_1
    SLICE_X59Y159        LUT6 (Prop_lut6_I5_O)        0.175    11.761 r  core/U1_3/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.226    11.987    vga/U12/Test_signal[4]
    SLICE_X59Y160        LUT4 (Prop_lut4_I3_O)        0.070    12.057 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.243    12.300    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.414     8.393    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.223     8.170    
                         clock uncertainty           -0.215     7.956    
    SLICE_X56Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.751    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.751    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.542ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 2.473ns (22.003%)  route 8.766ns (77.997%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.795    10.819    core/U1_3/Branch_ctrl
    SLICE_X65Y169        LUT6 (Prop_lut6_I1_O)        0.070    10.889 r  core/U1_3/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    10.889    core/U1_3/data_buf_reg_0_3_18_23_i_96_n_1
    SLICE_X65Y169        MUXF7 (Prop_muxf7_I0_O)      0.171    11.060 r  core/U1_3/data_buf_reg_0_3_18_23_i_45/O
                         net (fo=1, routed)           0.356    11.416    core/U1_3/data_buf_reg_0_3_18_23_i_45_n_1
    SLICE_X65Y169        LUT6 (Prop_lut6_I5_O)        0.177    11.593 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.224    11.816    vga/U12/Test_signal[14]
    SLICE_X63Y169        LUT4 (Prop_lut4_I3_O)        0.070    11.886 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.446    12.332    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.790    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                 -4.542    

Slack (VIOLATED) :        -4.517ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 2.473ns (22.112%)  route 8.711ns (77.888%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.597    10.621    core/U1_3/Branch_ctrl
    SLICE_X61Y171        LUT6 (Prop_lut6_I1_O)        0.070    10.691 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000    10.691    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_1
    SLICE_X61Y171        MUXF7 (Prop_muxf7_I0_O)      0.171    10.862 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.363    11.225    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_1
    SLICE_X64Y173        LUT6 (Prop_lut6_I5_O)        0.177    11.402 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.310    11.712    vga/U12/Test_signal[15]
    SLICE_X65Y172        LUT4 (Prop_lut4_I3_O)        0.070    11.781 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.495    12.277    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.407     8.386    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.223     8.163    
                         clock uncertainty           -0.215     7.949    
    SLICE_X62Y166        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189     7.760    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                 -4.517    

Slack (VIOLATED) :        -4.493ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.150ns  (logic 2.456ns (22.027%)  route 8.694ns (77.973%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.670    10.694    core/U1_3/Branch_ctrl
    SLICE_X50Y167        LUT5 (Prop_lut5_I2_O)        0.070    10.764 r  core/U1_3/data_buf_reg_0_3_12_17_i_104/O
                         net (fo=1, routed)           0.331    11.095    core/U1_3/data_buf_reg_0_3_12_17_i_104_n_1
    SLICE_X50Y164        LUT5 (Prop_lut5_I2_O)        0.070    11.165 r  core/U1_3/data_buf_reg_0_3_12_17_i_47/O
                         net (fo=1, routed)           0.000    11.165    core/U1_3/data_buf_reg_0_3_12_17_i_47_n_1
    SLICE_X50Y164        MUXF7 (Prop_muxf7_I0_O)      0.156    11.321 r  core/U1_3/data_buf_reg_0_3_12_17_i_16/O
                         net (fo=1, routed)           0.260    11.581    vga/U12/data_buf_reg_0_3_12_17_1
    SLICE_X51Y164        LUT6 (Prop_lut6_I3_O)        0.175    11.756 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.486    12.243    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.413     8.392    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.223     8.169    
                         clock uncertainty           -0.215     7.955    
    SLICE_X52Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.750    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.750    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                 -4.493    

Slack (VIOLATED) :        -4.489ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 2.474ns (22.061%)  route 8.740ns (77.939%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=6 LUT6=8 MUXF7=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.642    10.666    core/U1_3/Branch_ctrl
    SLICE_X52Y172        LUT5 (Prop_lut5_I2_O)        0.070    10.736 r  core/U1_3/data_buf_reg_0_3_0_5_i_97/O
                         net (fo=1, routed)           0.249    10.985    core/U1_3/data_buf_reg_0_3_0_5_i_97_n_1
    SLICE_X52Y170        LUT5 (Prop_lut5_I2_O)        0.070    11.055 r  core/U1_3/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=1, routed)           0.000    11.055    core/U1_3/data_buf_reg_0_3_0_5_i_40_n_1
    SLICE_X52Y170        MUXF7 (Prop_muxf7_I0_O)      0.174    11.229 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.513    11.742    vga/U12/data_buf_reg_0_3_0_5
    SLICE_X55Y164        LUT6 (Prop_lut6_I3_O)        0.175    11.917 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.390    12.307    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.414     8.393    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X56Y160        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.223     8.170    
                         clock uncertainty           -0.215     7.956    
    SLICE_X56Y160        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.138     7.818    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.818    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                 -4.489    

Slack (VIOLATED) :        -4.485ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/A_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.188ns  (logic 2.195ns (19.620%)  route 8.993ns (80.380%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 8.392 - 10.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.679    -1.417    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.070    -1.347 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.596    -0.750    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.657 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.750     1.093    core/reg_ID_EX/debug_clk
    SLICE_X54Y140        FDRE                                         r  core/reg_ID_EX/A_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y140        FDRE (Prop_fdre_C_Q)         0.389     1.482 r  core/reg_ID_EX/A_EX_reg[3]/Q
                         net (fo=7, routed)           0.790     2.272    core/mux_A_EXE/A_EX[3]
    SLICE_X55Y132        LUT3 (Prop_lut3_I1_O)        0.070     2.342 r  core/mux_A_EXE/ALUO_MEM[3]_i_6/O
                         net (fo=13, routed)          0.816     3.159    core/reg_ID_EX/ALUA_EXE[3]
    SLICE_X52Y139        LUT6 (Prop_lut6_I5_O)        0.070     3.229 r  core/reg_ID_EX/ALUO_MEM[3]_i_26/O
                         net (fo=1, routed)           0.369     3.598    core/reg_ID_EX/ALUO_MEM[3]_i_26_n_1
    SLICE_X52Y141        LUT5 (Prop_lut5_I4_O)        0.070     3.668 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.609     4.277    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_1
    SLICE_X53Y136        LUT5 (Prop_lut5_I0_O)        0.070     4.347 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.612     4.959    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_1
    SLICE_X52Y140        LUT5 (Prop_lut5_I0_O)        0.070     5.029 r  core/reg_ID_EX/ALUO_MEM[0]_i_6/O
                         net (fo=2, routed)           0.592     5.621    core/reg_ID_EX/alu/res_SRL[0]
    SLICE_X51Y147        LUT6 (Prop_lut6_I5_O)        0.070     5.691 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.456     6.147    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_1
    SLICE_X51Y148        LUT6 (Prop_lut6_I0_O)        0.070     6.217 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.229     6.445    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_1
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.070     6.515 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.511     7.027    core/hazard_unit/ALUO_EX[0]
    SLICE_X57Y150        LUT5 (Prop_lut5_I2_O)        0.070     7.097 r  core/hazard_unit/B_EX[0]_i_1/O
                         net (fo=4, routed)           0.844     7.941    core/hazard_unit/ALUO_MEM_reg[30]_0[0]
    SLICE_X56Y155        LUT6 (Prop_lut6_I1_O)        0.070     8.011 r  core/hazard_unit/Q[31]_i_63/O
                         net (fo=1, routed)           0.000     8.011    core/cmp_ID/S[0]
    SLICE_X56Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.390     8.401 r  core/cmp_ID/Q_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.401    core/cmp_ID/Q_reg[31]_i_46_n_1
    SLICE_X56Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.072     8.473 r  core/cmp_ID/Q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.473    core/cmp_ID/Q_reg[31]_i_33_n_1
    SLICE_X56Y157        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.171     8.644 r  core/cmp_ID/Q_reg[31]_i_21/CO[2]
                         net (fo=2, routed)           0.628     9.271    core/reg_IF_ID/CO[0]
    SLICE_X58Y160        LUT6 (Prop_lut6_I0_O)        0.193     9.464 r  core/reg_IF_ID/Q[31]_i_16/O
                         net (fo=1, routed)           0.489     9.954    core/ctrl/Q_reg[0]_1
    SLICE_X58Y167        LUT6 (Prop_lut6_I4_O)        0.070    10.024 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.883    10.907    core/U1_3/Branch_ctrl
    SLICE_X59Y160        LUT6 (Prop_lut6_I1_O)        0.070    10.977 r  core/U1_3/data_buf_reg_0_3_12_17_i_55/O
                         net (fo=1, routed)           0.463    11.440    core/U1_3/data_buf_reg_0_3_12_17_i_55_n_1
    SLICE_X51Y160        LUT6 (Prop_lut6_I0_O)        0.070    11.510 r  core/U1_3/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=1, routed)           0.340    11.850    vga/U12/data_buf_reg_0_3_12_17_0
    SLICE_X53Y161        LUT6 (Prop_lut6_I5_O)        0.070    11.920 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.361    12.281    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    10.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    12.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.246     3.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.922     6.891    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.088     6.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.413     8.392    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X52Y162        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.223     8.169    
                         clock uncertainty           -0.215     7.955    
    SLICE_X52Y162        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.159     7.796    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                 -4.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.320ns (38.573%)  route 0.510ns (61.427%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.232ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.641     0.232    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y169        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y169        FDCE (Prop_fdce_C_Q)         0.132     0.364 r  core/reg_EXE_MEM/IR_MEM_reg[18]/Q
                         net (fo=2, routed)           0.164     0.528    core/U1_3/inst_MEM[16]
    SLICE_X66Y168        LUT6 (Prop_lut6_I2_O)        0.035     0.563 r  core/U1_3/data_buf_reg_0_3_18_23_i_33/O
                         net (fo=1, routed)           0.000     0.563    core/U1_3/data_buf_reg_0_3_18_23_i_33_n_1
    SLICE_X66Y168        MUXF7 (Prop_muxf7_I1_O)      0.070     0.633 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.115     0.747    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X66Y167        LUT6 (Prop_lut6_I5_O)        0.083     0.830 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.231     1.061    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.916    -1.063    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.547    -0.517    
                         clock uncertainty            0.215    -0.302    
    SLICE_X62Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.134    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.311ns (37.177%)  route 0.526ns (62.823%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    0.235ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.644     0.235    core/reg_IF_ID/debug_clk
    SLICE_X55Y169        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y169        FDCE (Prop_fdce_C_Q)         0.132     0.367 r  core/reg_IF_ID/PCurrent_ID_reg[26]/Q
                         net (fo=5, routed)           0.204     0.570    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[24]
    SLICE_X53Y169        LUT6 (Prop_lut6_I0_O)        0.035     0.605 r  core/U1_3/data_buf_reg_0_3_24_29_i_46/O
                         net (fo=1, routed)           0.000     0.605    core/U1_3/data_buf_reg_0_3_24_29_i_46_n_1
    SLICE_X53Y169        MUXF7 (Prop_muxf7_I0_O)      0.061     0.666 r  core/U1_3/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=1, routed)           0.208     0.874    vga/U12/data_buf_reg_0_3_24_29_4
    SLICE_X53Y167        LUT6 (Prop_lut6_I5_O)        0.083     0.957 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.114     1.071    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.918    -1.061    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.547    -0.515    
                         clock uncertainty            0.215    -0.300    
    SLICE_X52Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.132    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.265ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.329ns (36.721%)  route 0.567ns (63.279%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    0.237ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.646     0.237    core/reg_EXE_MEM/debug_clk
    SLICE_X54Y167        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y167        FDCE (Prop_fdce_C_Q)         0.149     0.386 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=3, routed)           0.278     0.664    core/U1_3/PC_MEM[24]
    SLICE_X53Y168        LUT6 (Prop_lut6_I0_O)        0.035     0.699 r  core/U1_3/data_buf_reg_0_3_24_29_i_35/O
                         net (fo=1, routed)           0.000     0.699    core/U1_3/data_buf_reg_0_3_24_29_i_35_n_1
    SLICE_X53Y168        MUXF7 (Prop_muxf7_I1_O)      0.062     0.761 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.171     0.933    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X52Y165        LUT6 (Prop_lut6_I5_O)        0.083     1.016 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.117     1.133    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.918    -1.061    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.547    -0.515    
                         clock uncertainty            0.215    -0.300    
    SLICE_X52Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.132    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.311ns (34.521%)  route 0.590ns (65.479%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.645     0.236    core/reg_IF_ID/debug_clk
    SLICE_X55Y168        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168        FDCE (Prop_fdce_C_Q)         0.132     0.368 r  core/reg_IF_ID/PCurrent_ID_reg[28]/Q
                         net (fo=5, routed)           0.261     0.629    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[26]
    SLICE_X55Y168        LUT6 (Prop_lut6_I0_O)        0.035     0.664 r  core/U1_3/data_buf_reg_0_3_24_29_i_58/O
                         net (fo=1, routed)           0.000     0.664    core/U1_3/data_buf_reg_0_3_24_29_i_58_n_1
    SLICE_X55Y168        MUXF7 (Prop_muxf7_I0_O)      0.061     0.725 r  core/U1_3/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=1, routed)           0.150     0.874    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X55Y168        LUT6 (Prop_lut6_I5_O)        0.083     0.957 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.179     1.137    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.918    -1.061    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.547    -0.515    
                         clock uncertainty            0.215    -0.300    
    SLICE_X52Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.167    -0.133    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.333ns (37.568%)  route 0.553ns (62.432%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.061ns
    Source Clock Delay      (SCD):    0.238ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.647     0.238    core/reg_IF_ID/debug_clk
    SLICE_X57Y166        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y166        FDCE (Prop_fdce_C_Q)         0.116     0.354 r  core/reg_IF_ID/PCurrent_ID_reg[27]/Q
                         net (fo=5, routed)           0.198     0.552    core/U1_3/data_buf_reg_0_3_30_31_i_5_0[25]
    SLICE_X54Y166        LUT6 (Prop_lut6_I0_O)        0.077     0.629 r  core/U1_3/data_buf_reg_0_3_24_29_i_40/O
                         net (fo=1, routed)           0.000     0.629    core/U1_3/data_buf_reg_0_3_24_29_i_40_n_1
    SLICE_X54Y166        MUXF7 (Prop_muxf7_I0_O)      0.057     0.686 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.180     0.865    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X54Y167        LUT6 (Prop_lut6_I5_O)        0.083     0.948 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.176     1.124    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.918    -1.061    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X52Y167        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.547    -0.515    
                         clock uncertainty            0.215    -0.300    
    SLICE_X52Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.152    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.237ns (25.736%)  route 0.684ns (74.264%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.058ns
    Source Clock Delay      (SCD):    0.237ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.646     0.237    core/reg_EXE_MEM/debug_clk
    SLICE_X51Y168        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y168        FDCE (Prop_fdce_C_Q)         0.132     0.369 r  core/reg_EXE_MEM/PCurrent_MEM_reg[9]/Q
                         net (fo=3, routed)           0.250     0.618    core/U1_3/PC_MEM[9]
    SLICE_X51Y160        LUT6 (Prop_lut6_I0_O)        0.035     0.653 r  core/U1_3/data_buf_reg_0_3_6_11_i_34/O
                         net (fo=1, routed)           0.146     0.799    core/U1_3/data_buf_reg_0_3_6_11_i_34_n_1
    SLICE_X51Y160        LUT6 (Prop_lut6_I0_O)        0.035     0.834 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.157     0.991    vga/U12/Test_signal[7]
    SLICE_X50Y162        LUT4 (Prop_lut4_I3_O)        0.035     1.026 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.131     1.158    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.921    -1.058    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.547    -0.512    
                         clock uncertainty            0.215    -0.297    
    SLICE_X52Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.148    -0.149    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.312ns (33.918%)  route 0.608ns (66.082%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.639     0.230    core/reg_EXE_MEM/debug_clk
    SLICE_X68Y171        FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y171        FDCE (Prop_fdce_C_Q)         0.132     0.362 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=3, routed)           0.247     0.608    core/U1_3/PC_MEM[23]
    SLICE_X68Y171        LUT6 (Prop_lut6_I0_O)        0.035     0.643 r  core/U1_3/data_buf_reg_0_3_18_23_i_51/O
                         net (fo=1, routed)           0.000     0.643    core/U1_3/data_buf_reg_0_3_18_23_i_51_n_1
    SLICE_X68Y171        MUXF7 (Prop_muxf7_I1_O)      0.062     0.705 r  core/U1_3/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=1, routed)           0.152     0.857    vga/U12/data_buf_reg_0_3_18_23_4
    SLICE_X65Y171        LUT6 (Prop_lut6_I5_O)        0.083     0.940 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.209     1.150    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.916    -1.063    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.547    -0.517    
                         clock uncertainty            0.215    -0.302    
    SLICE_X62Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.140    -0.162    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.237ns (23.846%)  route 0.757ns (76.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.228ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.637     0.228    core/reg_EXE_MEM/debug_clk
    SLICE_X67Y173        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y173        FDCE (Prop_fdce_C_Q)         0.132     0.360 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=4, routed)           0.215     0.574    core/U1_3/inst_MEM[18]
    SLICE_X66Y171        LUT6 (Prop_lut6_I2_O)        0.035     0.609 r  core/U1_3/data_buf_reg_0_3_18_23_i_42/O
                         net (fo=1, routed)           0.213     0.822    core/U1_3/data_buf_reg_0_3_18_23_i_42_n_1
    SLICE_X65Y169        LUT6 (Prop_lut6_I0_O)        0.035     0.857 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.108     0.965    vga/U12/Test_signal[14]
    SLICE_X63Y169        LUT4 (Prop_lut4_I3_O)        0.035     1.000 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.222     1.222    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.916    -1.063    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.517    
                         clock uncertainty            0.215    -0.302    
    SLICE_X62Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.134    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.338ns (34.487%)  route 0.642ns (65.513%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.232ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.641     0.232    core/reg_EXE_MEM/debug_clk
    SLICE_X69Y169        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y169        FDCE (Prop_fdce_C_Q)         0.116     0.348 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.253     0.600    core/U1_3/inst_MEM[17]
    SLICE_X68Y169        LUT6 (Prop_lut6_I2_O)        0.077     0.677 r  core/U1_3/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.000     0.677    core/U1_3/data_buf_reg_0_3_18_23_i_27_n_1
    SLICE_X68Y169        MUXF7 (Prop_muxf7_I1_O)      0.062     0.739 r  core/U1_3/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.168     0.908    vga/U12/data_buf_reg_0_3_18_23_2
    SLICE_X62Y169        LUT6 (Prop_lut6_I5_O)        0.083     0.991 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.221     1.212    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.916    -1.063    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X62Y166        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.547    -0.517    
                         clock uncertainty            0.215    -0.302    
    SLICE_X62Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.158    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.254ns (25.088%)  route 0.758ns (74.912%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.058ns
    Source Clock Delay      (SCD):    0.239ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.708    -0.794    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.035    -0.759 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.308    -0.451    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.041    -0.410 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        0.648     0.239    core/REG_PC/debug_clk
    SLICE_X52Y166        FDCE                                         r  core/REG_PC/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDCE (Prop_fdce_C_Q)         0.149     0.388 r  core/REG_PC/Q_reg[8]/Q
                         net (fo=5, routed)           0.219     0.607    core/U1_3/Q[8]
    SLICE_X54Y166        LUT6 (Prop_lut6_I5_O)        0.035     0.642 r  core/U1_3/data_buf_reg_0_3_6_11_i_47/O
                         net (fo=1, routed)           0.164     0.806    core/U1_3/data_buf_reg_0_3_6_11_i_47_n_1
    SLICE_X55Y166        LUT6 (Prop_lut6_I5_O)        0.035     0.841 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.139     0.980    vga/U12/data_buf_reg_0_3_6_11_0
    SLICE_X54Y165        LUT6 (Prop_lut6_I5_O)        0.035     1.015 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.236     1.251    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.921    -1.058    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X52Y163        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.547    -0.512    
                         clock uncertainty            0.215    -0.297    
    SLICE_X52Y163        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.168    -0.129    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  1.380    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.282ns  (logic 2.518ns (58.798%)  route 1.764ns (41.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.178    32.081    vga/U12/DO[0]
    SLICE_X40Y184        LUT5 (Prop_lut5_I3_O)        0.085    32.166 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.586    32.753    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.142    37.897    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.897    
                         arrival time                         -32.753    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.185ns  (logic 2.518ns (60.173%)  route 1.667ns (39.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.178    32.081    vga/U12/DO[0]
    SLICE_X40Y184        LUT5 (Prop_lut5_I3_O)        0.085    32.166 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.489    32.655    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.142    37.897    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.897    
                         arrival time                         -32.655    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.248ns  (logic 2.503ns (58.920%)  route 1.745ns (41.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.178    32.081    vga/U12/DO[0]
    SLICE_X40Y184        LUT5 (Prop_lut5_I3_O)        0.070    32.151 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.567    32.718    vga/U12/B[2]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.024    38.015    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         38.015    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.154ns  (logic 2.513ns (60.501%)  route 1.641ns (39.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.040    31.943    vga/U12/DO[0]
    SLICE_X40Y184        LUT4 (Prop_lut4_I1_O)        0.080    32.023 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.601    32.624    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.085    37.954    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.954    
                         arrival time                         -32.624    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.142ns  (logic 2.513ns (60.676%)  route 1.629ns (39.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.040    31.943    vga/U12/DO[0]
    SLICE_X40Y184        LUT4 (Prop_lut4_I1_O)        0.080    32.023 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.589    32.612    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.084    37.955    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                         -32.612    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.153ns  (logic 2.503ns (60.269%)  route 1.650ns (39.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.040    31.943    vga/U12/DO[0]
    SLICE_X40Y184        LUT4 (Prop_lut4_I0_O)        0.070    32.013 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.610    32.623    vga/U12/B[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X39Y183        FDRE (Setup_fdre_C_D)       -0.038    38.001    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         38.001    
                         arrival time                         -32.623    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.019ns  (logic 2.503ns (62.275%)  route 1.516ns (37.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.932    31.835    vga/U12/DO[0]
    SLICE_X40Y184        LUT4 (Prop_lut4_I0_O)        0.070    31.905 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.584    32.489    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X38Y184        FDRE (Setup_fdre_C_D)       -0.013    38.027    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                         -32.489    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.904ns  (logic 2.510ns (64.298%)  route 1.394ns (35.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.932    31.835    vga/U12/DO[0]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.077    31.912 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.461    32.374    vga/U12/R[3]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.117    37.922    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.922    
                         arrival time                         -32.374    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.019ns  (logic 2.503ns (62.275%)  route 1.516ns (37.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.932    31.835    vga/U12/DO[0]
    SLICE_X40Y184        LUT4 (Prop_lut4_I0_O)        0.070    31.905 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.584    32.489    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.485    38.464    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.223    38.241    
                         clock uncertainty           -0.201    38.040    
    SLICE_X38Y184        FDRE (Setup_fdre_C_D)       -0.001    38.039    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -32.489    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.772ns  (logic 2.510ns (66.539%)  route 1.262ns (33.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 38.463 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.530ns = ( 28.470 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022    31.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317    32.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.593    23.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           3.065    26.811    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.904 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.566    28.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.433    30.903 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.932    31.835    vga/U12/DO[0]
    SLICE_X40Y184        LUT2 (Prop_lut2_I1_O)        0.077    31.912 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.330    32.242    vga/U12/R[3]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    40.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    42.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246    33.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922    36.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088    36.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.484    38.463    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.223    38.240    
                         clock uncertainty           -0.201    38.039    
    SLICE_X38Y183        FDRE (Setup_fdre_C_D)       -0.128    37.911    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.911    
                         arrival time                         -32.242    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.167ns (19.310%)  route 0.698ns (80.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.399    -0.280    vga/U12/flag
    SLICE_X40Y184        LUT5 (Prop_lut5_I1_O)        0.035    -0.245 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.299     0.054    vga/U12/B[2]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X39Y183        FDRE (Hold_fdre_C_D)         0.075    -0.193    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.170ns (20.402%)  route 0.663ns (79.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.399    -0.280    vga/U12/flag
    SLICE_X40Y184        LUT5 (Prop_lut5_I0_O)        0.038    -0.242 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.265     0.023    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X39Y183        FDRE (Hold_fdre_C_D)         0.029    -0.239    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.167ns (19.006%)  route 0.712ns (80.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.281    vga/U12/flag
    SLICE_X40Y184        LUT4 (Prop_lut4_I2_O)        0.035    -0.246 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.314     0.068    vga/U12/B[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X39Y183        FDRE (Hold_fdre_C_D)         0.070    -0.198    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.167ns (18.995%)  route 0.712ns (81.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.402    -0.276    vga/U12/flag
    SLICE_X40Y184        LUT4 (Prop_lut4_I1_O)        0.035    -0.241 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.310     0.069    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -1.015    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.547    -0.469    
                         clock uncertainty            0.201    -0.267    
    SLICE_X38Y184        FDRE (Hold_fdre_C_D)         0.057    -0.210    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.167ns (18.995%)  route 0.712ns (81.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.402    -0.276    vga/U12/flag
    SLICE_X40Y184        LUT4 (Prop_lut4_I1_O)        0.035    -0.241 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.310     0.069    vga/U12/B[1]_i_1_n_1
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.964    -1.015    vga/U12/CLK_OUT3
    SLICE_X38Y184        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.469    
                         clock uncertainty            0.201    -0.267    
    SLICE_X38Y184        FDRE (Hold_fdre_C_D)         0.051    -0.216    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.166ns (18.879%)  route 0.713ns (81.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.281    vga/U12/flag
    SLICE_X40Y184        LUT4 (Prop_lut4_I0_O)        0.034    -0.247 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.316     0.069    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X38Y183        FDRE (Hold_fdre_C_D)         0.049    -0.219    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.166ns (18.900%)  route 0.712ns (81.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.397    -0.281    vga/U12/flag
    SLICE_X40Y184        LUT4 (Prop_lut4_I0_O)        0.034    -0.247 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.315     0.068    vga/U12/G[1]_i_1_n_1
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X38Y183        FDRE (Hold_fdre_C_D)         0.048    -0.220    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.170ns (19.382%)  route 0.707ns (80.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.691    -0.810    vga/CLK_OUT1
    SLICE_X44Y184        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y184        FDRE (Prop_fdre_C_Q)         0.132    -0.678 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.399    -0.280    vga/U12/flag
    SLICE_X40Y184        LUT5 (Prop_lut5_I0_O)        0.038    -0.242 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.308     0.067    vga/U12/G[3]_i_1_n_1
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X39Y183        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X39Y183        FDRE (Hold_fdre_C_D)         0.028    -0.240    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.746ns (64.012%)  route 0.419ns (35.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.689    -0.813    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.067 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.419     0.352    vga/U12/DO[0]
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X38Y183        FDRE (Hold_fdre_C_D)         0.062    -0.206    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.746ns (60.856%)  route 0.480ns (39.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.689    -0.813    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y74         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y74         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.746    -0.067 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.480     0.413    vga/U12/DO[0]
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -1.016    vga/U12/CLK_OUT3
    SLICE_X38Y183        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.547    -0.470    
                         clock uncertainty            0.201    -0.268    
    SLICE_X38Y183        FDRE (Hold_fdre_C_D)         0.062    -0.206    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.619    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.969ns  (logic 0.477ns (16.064%)  route 2.492ns (83.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 118.678 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.662   100.619    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.167   100.786 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.830   101.616    DISPLAY/P2S_SEG/buff[64]_i_1_n_1
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.699   118.678    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X45Y103        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
                         clock pessimism             -0.223   118.455    
                         clock uncertainty           -0.215   118.240    
    SLICE_X45Y103        FDRE (Setup_fdre_C_R)       -0.479   117.761    DISPLAY/P2S_SEG/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        117.761    
                         arrival time                        -101.616    
  -------------------------------------------------------------------
                         slack                                 16.146    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.893ns  (logic 0.492ns (17.006%)  route 2.401ns (82.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 118.676 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.648   100.605    DISPLAY/P2S_SEG/rst_all
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.182   100.787 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.753   101.539    DISPLAY/P2S_SEG/buff
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.697   118.676    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.453    
                         clock uncertainty           -0.215   118.238    
    SLICE_X46Y101        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.699    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.699    
                         arrival time                        -101.539    
  -------------------------------------------------------------------
                         slack                                 16.160    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.893ns  (logic 0.492ns (17.006%)  route 2.401ns (82.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 118.676 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.648   100.605    DISPLAY/P2S_SEG/rst_all
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.182   100.787 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.753   101.539    DISPLAY/P2S_SEG/buff
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.697   118.676    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.453    
                         clock uncertainty           -0.215   118.238    
    SLICE_X46Y101        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.699    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.699    
                         arrival time                        -101.539    
  -------------------------------------------------------------------
                         slack                                 16.160    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.893ns  (logic 0.492ns (17.006%)  route 2.401ns (82.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 118.676 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.354ns = ( 98.646 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022   101.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317   102.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    93.746 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    96.811    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    96.904 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    98.646    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    98.956 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.648   100.605    DISPLAY/P2S_SEG/rst_all
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.182   100.787 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.753   101.539    DISPLAY/P2S_SEG/buff
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973   120.973 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242   122.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.246   113.969 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.922   116.891    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088   116.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.697   118.676    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X46Y101        SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.223   118.453    
                         clock uncertainty           -0.215   118.238    
    SLICE_X46Y101        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.539   117.699    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.699    
                         arrival time                        -101.539    
  -------------------------------------------------------------------
                         slack                                 16.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.116ns (16.110%)  route 0.604ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.604    -0.047    DISPLAY/rst_all
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y107        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.116ns (16.110%)  route 0.604ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.604    -0.047    DISPLAY/rst_all
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y107        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.116ns (16.110%)  route 0.604ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.604    -0.047    DISPLAY/rst_all
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y107        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.116ns (16.110%)  route 0.604ns (83.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.604    -0.047    DISPLAY/rst_all
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y107        FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y107        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.193ns (20.346%)  route 0.756ns (79.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.756     0.104    DISPLAY/P2S_SEG/rst_all
    SLICE_X42Y104        LUT6 (Prop_lut6_I4_O)        0.077     0.181 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.181    DISPLAY/P2S_SEG/buff[6]_i_1_n_1
    SLICE_X42Y104        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X42Y104        FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X42Y104        FDRE (Hold_fdre_C_D)         0.131    -0.029    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.116ns (14.975%)  route 0.659ns (85.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.659     0.007    DISPLAY/rst_all
    SLICE_X43Y108        FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.056    -0.923    DISPLAY/CLK_OUT3
    SLICE_X43Y108        FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.547    -0.376    
                         clock uncertainty            0.215    -0.161    
    SLICE_X43Y108        FDRE (Hold_fdre_C_R)        -0.062    -0.223    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.116ns (14.975%)  route 0.659ns (85.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.659     0.007    DISPLAY/rst_all
    SLICE_X43Y108        FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.056    -0.923    DISPLAY/CLK_OUT3
    SLICE_X43Y108        FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.547    -0.376    
                         clock uncertainty            0.215    -0.161    
    SLICE_X43Y108        FDRE (Hold_fdre_C_R)        -0.062    -0.223    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.116ns (13.461%)  route 0.746ns (86.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.746     0.095    DISPLAY/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.116ns (13.461%)  route 0.746ns (86.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.746     0.095    DISPLAY/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.116ns (13.461%)  route 0.746ns (86.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 r  rst_all_reg/Q
                         net (fo=1374, routed)        0.746     0.095    DISPLAY/rst_all
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.058    -0.922    DISPLAY/CLK_OUT3
    SLICE_X43Y106        FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.547    -0.375    
                         clock uncertainty            0.215    -0.160    
    SLICE_X43Y106        FDRE (Hold_fdre_C_R)        -0.062    -0.222    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X59Y166        FDCE                                         f  core/register/register_reg[24][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X59Y166        FDCE                                         r  core/register/register_reg[24][11]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X59Y166        FDCE (Recov_fdce_C_CLR)     -0.421    50.011    core/register/register_reg[24][11]
  -------------------------------------------------------------------
                         required time                         50.011    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X59Y166        FDCE                                         f  core/register/register_reg[24][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X59Y166        FDCE                                         r  core/register/register_reg[24][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X59Y166        FDCE (Recov_fdce_C_CLR)     -0.421    50.011    core/register/register_reg[24][18]
  -------------------------------------------------------------------
                         required time                         50.011    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X59Y166        FDCE                                         f  core/register/register_reg[24][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X59Y166        FDCE                                         r  core/register/register_reg[24][20]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X59Y166        FDCE (Recov_fdce_C_CLR)     -0.421    50.011    core/register/register_reg[24][20]
  -------------------------------------------------------------------
                         required time                         50.011    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.205ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X59Y166        FDCE                                         f  core/register/register_reg[24][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X59Y166        FDCE                                         r  core/register/register_reg[24][31]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X59Y166        FDCE (Recov_fdce_C_CLR)     -0.421    50.011    core/register/register_reg[24][31]
  -------------------------------------------------------------------
                         required time                         50.011    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.205    

Slack (MET) :             42.232ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X58Y166        FDCE                                         f  core/register/register_reg[31][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X58Y166        FDCE                                         r  core/register/register_reg[31][16]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X58Y166        FDCE (Recov_fdce_C_CLR)     -0.394    50.038    core/register/register_reg[31][16]
  -------------------------------------------------------------------
                         required time                         50.038    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.232    

Slack (MET) :             42.232ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X58Y166        FDCE                                         f  core/register/register_reg[31][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X58Y166        FDCE                                         r  core/register/register_reg[31][18]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X58Y166        FDCE (Recov_fdce_C_CLR)     -0.394    50.038    core/register/register_reg[31][18]
  -------------------------------------------------------------------
                         required time                         50.038    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.232    

Slack (MET) :             42.232ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X58Y166        FDCE                                         f  core/register/register_reg[31][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X58Y166        FDCE                                         r  core/register/register_reg[31][20]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X58Y166        FDCE (Recov_fdce_C_CLR)     -0.394    50.038    core/register/register_reg[31][20]
  -------------------------------------------------------------------
                         required time                         50.038    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.232    

Slack (MET) :             42.238ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.310ns (3.384%)  route 8.850ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 50.602 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.850     7.806    core/register/rst_all
    SLICE_X58Y166        FDCE                                         f  core/register/register_reg[31][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.408    50.602    core/register/debug_clk
    SLICE_X58Y166        FDCE                                         r  core/register/register_reg[31][29]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.527    
                         clock uncertainty           -0.095    50.432    
    SLICE_X58Y166        FDCE (Recov_fdce_C_CLR)     -0.388    50.044    core/register/register_reg[31][29]
  -------------------------------------------------------------------
                         required time                         50.044    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 42.238    

Slack (MET) :             42.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.310ns (3.416%)  route 8.765ns (96.584%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 50.609 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.765     7.722    core/register/rst_all
    SLICE_X60Y159        FDCE                                         f  core/register/register_reg[26][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.415    50.609    core/register/debug_clk
    SLICE_X60Y159        FDCE                                         r  core/register/register_reg[26][13]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.534    
                         clock uncertainty           -0.095    50.439    
    SLICE_X60Y159        FDCE (Recov_fdce_C_CLR)     -0.421    50.018    core/register/register_reg[26][13]
  -------------------------------------------------------------------
                         required time                         50.018    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 42.297    

Slack (MET) :             42.297ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.075ns  (logic 0.310ns (3.416%)  route 8.765ns (96.584%))
  Logic Levels:           0  
  Clock Path Skew:        1.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 50.609 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.354ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     1.022     1.022 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.317     2.339    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.593    -6.254 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           3.065    -3.189    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -3.096 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.742    -1.354    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.310    -1.044 f  rst_all_reg/Q
                         net (fo=1374, routed)        8.765     7.722    core/register/rst_all
    SLICE_X60Y159        FDCE                                         f  core/register/register_reg[26][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.973    50.973 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.242    52.215    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.246    43.969 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.922    46.891    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    46.979 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.541    48.520    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.056    48.576 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.530    49.106    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088    49.194 f  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.415    50.609    core/register/debug_clk
    SLICE_X60Y159        FDCE                                         r  core/register/register_reg[26][15]/C  (IS_INVERTED)
                         clock pessimism             -0.075    50.534    
                         clock uncertainty           -0.095    50.439    
    SLICE_X60Y159        FDCE (Recov_fdce_C_CLR)     -0.421    50.018    core/register/register_reg[26][15]
  -------------------------------------------------------------------
                         required time                         50.018    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 42.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.116ns (5.689%)  route 1.923ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.451ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.923     1.272    core/reg_ID_EX/rst_all
    SLICE_X53Y137        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.012     0.451    core/reg_ID_EX/debug_clk
    SLICE_X53Y137        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[21]/C
                         clock pessimism              0.477     0.928    
    SLICE_X53Y137        FDCE (Remov_fdce_C_CLR)     -0.127     0.801    core/reg_ID_EX/PCurrent_EX_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.116ns (5.608%)  route 1.952ns (94.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.452ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        1.952     1.301    core/reg_ID_EX/rst_all
    SLICE_X57Y138        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.014     0.452    core/reg_ID_EX/debug_clk
    SLICE_X57Y138        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[18]/C
                         clock pessimism              0.477     0.929    
    SLICE_X57Y138        FDCE (Remov_fdce_C_CLR)     -0.127     0.802    core/reg_ID_EX/PCurrent_EX_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.116ns (5.474%)  route 2.003ns (94.526%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.003     1.352    core/reg_ID_EX/rst_all
    SLICE_X53Y138        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.015     0.453    core/reg_ID_EX/debug_clk
    SLICE_X53Y138        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[1]/C
                         clock pessimism              0.477     0.930    
    SLICE_X53Y138        FDCE (Remov_fdce_C_CLR)     -0.127     0.803    core/reg_ID_EX/PCurrent_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.116ns (5.368%)  route 2.045ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.045     1.394    core/reg_ID_EX/rst_all
    SLICE_X57Y142        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.016     0.454    core/reg_ID_EX/debug_clk
    SLICE_X57Y142        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[24]/C
                         clock pessimism              0.477     0.931    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.127     0.804    core/reg_ID_EX/PCurrent_EX_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.116ns (5.368%)  route 2.045ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.045     1.394    core/reg_ID_EX/rst_all
    SLICE_X57Y142        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.016     0.454    core/reg_ID_EX/debug_clk
    SLICE_X57Y142        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[25]/C
                         clock pessimism              0.477     0.931    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.127     0.804    core/reg_ID_EX/PCurrent_EX_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.116ns (5.368%)  route 2.045ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.454ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.045     1.394    core/reg_ID_EX/rst_all
    SLICE_X57Y142        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.016     0.454    core/reg_ID_EX/debug_clk
    SLICE_X57Y142        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[29]/C
                         clock pessimism              0.477     0.931    
    SLICE_X57Y142        FDCE (Remov_fdce_C_CLR)     -0.127     0.804    core/reg_ID_EX/PCurrent_EX_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.116ns (5.355%)  route 2.050ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.050     1.399    core/reg_ID_EX/rst_all
    SLICE_X55Y141        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.015     0.453    core/reg_ID_EX/debug_clk
    SLICE_X55Y141        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[11]/C
                         clock pessimism              0.477     0.930    
    SLICE_X55Y141        FDCE (Remov_fdce_C_CLR)     -0.127     0.803    core/reg_ID_EX/PCurrent_EX_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.116ns (5.355%)  route 2.050ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.050     1.399    core/reg_ID_EX/rst_all
    SLICE_X55Y141        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.015     0.453    core/reg_ID_EX/debug_clk
    SLICE_X55Y141        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
                         clock pessimism              0.477     0.930    
    SLICE_X55Y141        FDCE (Remov_fdce_C_CLR)     -0.127     0.803    core/reg_ID_EX/PCurrent_EX_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.116ns (5.355%)  route 2.050ns (94.645%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.050     1.399    core/reg_ID_EX/rst_all
    SLICE_X55Y141        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.015     0.453    core/reg_ID_EX/debug_clk
    SLICE_X55Y141        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[28]/C
                         clock pessimism              0.477     0.930    
    SLICE_X55Y141        FDCE (Remov_fdce_C_CLR)     -0.127     0.803    core/reg_ID_EX/PCurrent_EX_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.116ns (5.294%)  route 2.075ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.453ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.506     0.506 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.618     1.124    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.007    -2.883 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.340    -1.543    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.041    -1.502 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.735    -0.767    clk_cpu
    SLICE_X59Y115        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.116    -0.651 f  rst_all_reg/Q
                         net (fo=1374, routed)        2.075     1.424    core/reg_ID_EX/rst_all
    SLICE_X56Y141        FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.554     0.554 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.656     1.210    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.639    -3.429 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.407    -2.022    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.043    -1.979 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.988    -0.991    BTN_SCAN/CLK_OUT4
    SLICE_X80Y194        LUT3 (Prop_lut3_I2_O)        0.044    -0.947 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.342    -0.605    BTN_SCAN_n_6
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.043    -0.562 r  data_reg[126][7]_i_3/O
                         net (fo=2682, routed)        1.015     0.453    core/reg_ID_EX/debug_clk
    SLICE_X56Y141        FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism              0.477     0.930    
    SLICE_X56Y141        FDCE (Remov_fdce_C_CLR)     -0.107     0.823    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.601    





