============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 22 2026  04:38:56 pm
  Module:                 counter
  Library domain:         timing_cond_wcl_slow
    Domain index:         0
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_fast
    Domain index:         1
    Technology library:   tsmc18 1.0
  Library domain:         timing_cond_wcl_typical
    Domain index:         2
    Technology library:   typical 1.0
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential             9 0.000    0.0     30.607    77.8 
inverter               3 0.000    0.0      0.342     0.9 
logic                 26 0.000    0.0      8.389    21.3 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                 38 0.000    0.0     39.337   100.0 

