#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 21 11:55:44 2023
# Process ID: 20752
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6560 D:\AGH_magisterskie\SDUP\Projekt\BWT\BWT\BWT.xpr
# Log file: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near logic [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:22]
ERROR: [VRFC 10-2790] SystemVerilog keyword logic used in incorrect context [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:22]
ERROR: [VRFC 10-2989] 'done' is not declared [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:4]
ERROR: [VRFC 10-2989] 'done' is not declared [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
ERROR: [VRFC 10-2989] 'done' is not declared [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:108]
ERROR: [VRFC 10-2865] module 'BWT_transform' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/kontroler_BWT.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/kontroler_BWT.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/kontroler_BWT.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/kontroler_BWT.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Sun May 21 12:13:26 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Sun May 21 12:13:54 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sun May 21 12:15:05 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 21 13:10:43 2023...
