/*
* Copyright 2023 NXP
* All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/

#ifndef LPC8XX_INMUX_TRIGMUX_H_
#define LPC8XX_INMUX_TRIGMUX_H_

// SCT input mux registers bit field
#define SCT_INMUX_SCT_PIN0       0x0
#define SCT_INMUX_SCT_PIN1       0x1
#define SCT_INMUX_SCT_PIN2       0x2
#define SCT_INMUX_SCT_PIN3       0x3
#define SCT_INMUX_THCMP_IRQ      0x4
#define SCT_INMUX_ACMP_O         0x5
#define SCT_INMUX_T0_MAT2        0x6
#define SCT_INMUX_GPIOINT_BMATCH 0x7
#define SCT_INMUX_ARM_TXEV       0x8
#define SCT_INMUX_DEBUG_HALTED   0x8

#endif // LPC8XX_INMUX_TRIGMUX_H_


