-- -------------------------------------------------------------
-- 
-- File Name: C:\Git\rfsoc_ofdm_workspace\models\hdl_prj\data_inspector\hdlsrc\data_inspector_test\data_inspector_dut.vhd
-- Created: 2021-02-02 18:10:46
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: data_inspector_dut
-- Source Path: data_inspector/data_inspector_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY data_inspector_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        frame_size                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        s_axis_tdata                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        s_axis_tvalid                     :   IN    std_logic;  -- ufix1
        m_axis_probe_tready               :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        m_axis_tdata                      :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        m_axis_tvalid                     :   OUT   std_logic;  -- ufix1
        m_axis_probe_tdata                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        m_axis_probe_tvalid               :   OUT   std_logic;  -- ufix1
        m_axis_probe_tlast                :   OUT   std_logic  -- ufix1
        );
END data_inspector_dut;


ARCHITECTURE rtl OF data_inspector_dut IS

  -- Component Declarations
  COMPONENT data_inspector_src_data_inspector
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          frame_size                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          s_axis_tdata                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          s_axis_tvalid                   :   IN    std_logic;  -- ufix1
          m_axis_probe_tready             :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          m_axis_tdata                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          m_axis_tvalid                   :   OUT   std_logic;  -- ufix1
          m_axis_probe_tdata              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          m_axis_probe_tvalid             :   OUT   std_logic;  -- ufix1
          m_axis_probe_tlast              :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : data_inspector_src_data_inspector
    USE ENTITY work.data_inspector_src_data_inspector(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL s_axis_tvalid_sig                : std_logic;  -- ufix1
  SIGNAL m_axis_probe_tready_sig          : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL m_axis_tdata_sig                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL m_axis_tvalid_sig                : std_logic;  -- ufix1
  SIGNAL m_axis_probe_tdata_sig           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL m_axis_probe_tvalid_sig          : std_logic;  -- ufix1
  SIGNAL m_axis_probe_tlast_sig           : std_logic;  -- ufix1

BEGIN
  u_data_inspector_src_data_inspector : data_inspector_src_data_inspector
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              frame_size => frame_size,  -- ufix32
              s_axis_tdata => s_axis_tdata,  -- ufix32
              s_axis_tvalid => s_axis_tvalid_sig,  -- ufix1
              m_axis_probe_tready => m_axis_probe_tready_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              m_axis_tdata => m_axis_tdata_sig,  -- ufix32
              m_axis_tvalid => m_axis_tvalid_sig,  -- ufix1
              m_axis_probe_tdata => m_axis_probe_tdata_sig,  -- ufix32
              m_axis_probe_tvalid => m_axis_probe_tvalid_sig,  -- ufix1
              m_axis_probe_tlast => m_axis_probe_tlast_sig  -- ufix1
              );

  s_axis_tvalid_sig <= s_axis_tvalid;

  m_axis_probe_tready_sig <= m_axis_probe_tready;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  m_axis_tdata <= m_axis_tdata_sig;

  m_axis_tvalid <= m_axis_tvalid_sig;

  m_axis_probe_tdata <= m_axis_probe_tdata_sig;

  m_axis_probe_tvalid <= m_axis_probe_tvalid_sig;

  m_axis_probe_tlast <= m_axis_probe_tlast_sig;

END rtl;

