{"sha": "553e5ce9e10dcc845a69b198bfc610eec266161c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTUzZTVjZTllMTBkY2M4NDVhNjliMTk4YmZjNjEwZWVjMjY2MTYxYw==", "commit": {"author": {"name": "Ulrich Weigand", "email": "uweigand@de.ibm.com", "date": "2003-10-14T19:21:45Z"}, "committer": {"name": "Ulrich Weigand", "email": "uweigand@gcc.gnu.org", "date": "2003-10-14T19:21:45Z"}, "message": "s390.md (\"muldf3\", [...]): Do not clobber CC.\n\n\t* config/s390/s390.md (\"muldf3\", \"*muldf3\", \"*muldf3_ibm\",\n\t\"mulsf3\", \"*mulsf3\", \"*mulsf3_ibm\"): Do not clobber CC.\n\t(\"divdf3\", \"*divdf3\", \"*divdf3_ibm\", \"divsf3\", \"*divsf3\",\n\t\"*divsf3_ibm\"): Likewise.\n\nFrom-SVN: r72488", "tree": {"sha": "365b03e31ca7248c37b0c4d6be8a795ac85c8b74", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/365b03e31ca7248c37b0c4d6be8a795ac85c8b74"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/553e5ce9e10dcc845a69b198bfc610eec266161c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/553e5ce9e10dcc845a69b198bfc610eec266161c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/553e5ce9e10dcc845a69b198bfc610eec266161c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/553e5ce9e10dcc845a69b198bfc610eec266161c/comments", "author": null, "committer": null, "parents": [{"sha": "43aba518356cf8e4b25c0bd4075d9a0e010a706e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43aba518356cf8e4b25c0bd4075d9a0e010a706e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43aba518356cf8e4b25c0bd4075d9a0e010a706e"}], "stats": {"total": 63, "additions": 27, "deletions": 36}, "files": [{"sha": "b16d5b0b4ac9b2c158b89854fbefdfdc14565803", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/553e5ce9e10dcc845a69b198bfc610eec266161c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/553e5ce9e10dcc845a69b198bfc610eec266161c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=553e5ce9e10dcc845a69b198bfc610eec266161c", "patch": "@@ -1,3 +1,10 @@\n+2003-10-14  Ulrich Weigand  <uweigand@de.ibm.com>\n+\n+\t* config/s390/s390.md (\"muldf3\", \"*muldf3\", \"*muldf3_ibm\",\n+\t\"mulsf3\", \"*mulsf3\", \"*mulsf3_ibm\"): Do not clobber CC.\n+\t(\"divdf3\", \"*divdf3\", \"*divdf3_ibm\", \"divsf3\", \"*divsf3\", \n+\t\"*divsf3_ibm\"): Likewise.\n+\n 2003-10-14  Nathanael Nerode  <neroden@gcc.gnu.org>\n \n \t* config.gcc, config/m68hc11/t-m68hc11-gas: Replace uses of"}, {"sha": "9cdce811405dde602d94b396fb29163d0ceec27d", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 20, "deletions": 36, "changes": 56, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/553e5ce9e10dcc845a69b198bfc610eec266161c/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/553e5ce9e10dcc845a69b198bfc610eec266161c/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=553e5ce9e10dcc845a69b198bfc610eec266161c", "patch": "@@ -4153,19 +4153,16 @@\n ;\n \n (define_expand \"muldf3\"\n-  [(parallel\n-    [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n-          (mult:DF (match_operand:DF 1 \"nonimmediate_operand\" \"%0,0\")\n-                   (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-     (clobber (reg:CC 33))])]\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n+        (mult:DF (match_operand:DF 1 \"nonimmediate_operand\" \"%0,0\")\n+                 (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n (define_insn \"*muldf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n         (mult:DF (match_operand:DF 1 \"nonimmediate_operand\" \"%0,0\")\n-                 (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                 (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IEEE_FLOAT\"\n   \"@\n    mdbr\\t%0,%2\n@@ -4176,8 +4173,7 @@\n (define_insn \"*muldf3_ibm\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n         (mult:DF (match_operand:DF 1 \"nonimmediate_operand\" \"%0,0\")\n-                 (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                 (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IBM_FLOAT\"\n   \"@\n    mdr\\t%0,%2\n@@ -4214,19 +4210,16 @@\n ;\n \n (define_expand \"mulsf3\"\n-  [(parallel\n-    [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n-          (mult:SF (match_operand:SF 1 \"nonimmediate_operand\" \"%0,0\")\n-                   (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-     (clobber (reg:CC 33))])]\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n+        (mult:SF (match_operand:SF 1 \"nonimmediate_operand\" \"%0,0\")\n+                 (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n (define_insn \"*mulsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n         (mult:SF (match_operand:SF 1 \"nonimmediate_operand\" \"%0,0\")\n-                 (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                 (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IEEE_FLOAT\"\n   \"@\n    meebr\\t%0,%2\n@@ -4237,8 +4230,7 @@\n (define_insn \"*mulsf3_ibm\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n         (mult:SF (match_operand:SF 1 \"nonimmediate_operand\" \"%0,0\")\n-                 (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                 (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IBM_FLOAT\"\n   \"@\n    mer\\t%0,%2\n@@ -4710,19 +4702,16 @@\n ;\n \n (define_expand \"divdf3\"\n-  [(parallel\n-    [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n-          (div:DF (match_operand:DF 1 \"register_operand\" \"0,0\")\n-                  (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-     (clobber (reg:CC 33))])]\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n+        (div:DF (match_operand:DF 1 \"register_operand\" \"0,0\")\n+                (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n (define_insn \"*divdf3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n         (div:DF (match_operand:DF 1 \"register_operand\" \"0,0\")\n-                (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IEEE_FLOAT\"\n   \"@\n    ddbr\\t%0,%2\n@@ -4733,8 +4722,7 @@\n (define_insn \"*divdf3_ibm\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f,f\")\n         (div:DF (match_operand:DF 1 \"register_operand\" \"0,0\")\n-                (match_operand:DF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                (match_operand:DF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IBM_FLOAT\"\n   \"@\n    ddr\\t%0,%2\n@@ -4747,19 +4735,16 @@\n ;\n \n (define_expand \"divsf3\"\n-  [(parallel\n-    [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n-          (div:SF (match_operand:SF 1 \"register_operand\" \"0,0\")\n-                  (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-     (clobber (reg:CC 33))])]\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n+        (div:SF (match_operand:SF 1 \"register_operand\" \"0,0\")\n+                (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n (define_insn \"*divsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n         (div:SF (match_operand:SF 1 \"register_operand\" \"0,0\")\n-                (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IEEE_FLOAT\"\n   \"@\n    debr\\t%0,%2\n@@ -4770,8 +4755,7 @@\n (define_insn \"*divsf3\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f,f\")\n         (div:SF (match_operand:SF 1 \"register_operand\" \"0,0\")\n-                (match_operand:SF 2 \"general_operand\" \"f,R\")))\n-   (clobber (reg:CC 33))]\n+                (match_operand:SF 2 \"general_operand\" \"f,R\")))]\n   \"TARGET_HARD_FLOAT && TARGET_IBM_FLOAT\"\n   \"@\n    der\\t%0,%2"}]}