$date
	Thu Jan 25 15:05:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux5to1 $end
$scope module dut $end
$var wire 64 ! ADD [63:0] $end
$var wire 64 " AND [63:0] $end
$var wire 64 # B [63:0] $end
$var wire 64 $ OR [63:0] $end
$var wire 64 % XOR [63:0] $end
$var wire 3 & sel [2:0] $end
$var wire 192 ' t0 [191:0] $end
$var wire 64 ( out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 (
b10100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001 '
b0 &
b11 %
b100 $
b101 #
b1 "
b10 !
$end
#5
b10100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100 '
b1 &
#10
b10 (
b1000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 '
b10 &
#15
b1000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000100 '
b11 &
#20
b1 (
b10100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001 '
b100 &
#25
b100 (
b10100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100 '
b101 &
#30
b11 (
b1000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001 '
b110 &
#35
b1000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000100 '
b111 &
#40
