<!--
  CIRCT Bug Report
  Generated by circt-bug-reporter workflow
-->

<!-- Title: [Sim] Crash (legalization error) on sim.fmt.literal during Arcilator lowering -->

## Description

The SystemVerilog assertion `$error` path emits a `sim.fmt.literal` operation
that is not legalized during the `circt-verilog --ir-hw | arcilator | opt | llc`
pipeline. This results in a legalization failure when lowering to the LLVM
dialect.

**Crash Type**: legalization_error
**Dialect**: sim
**Failing Pass**: unknown

## Steps to Reproduce

1. Save the test case below as `test.sv`
2. Run:
   ```bash
   circt-verilog --ir-hw test.sv | arcilator | opt -O0 | llc -O0 --filetype=obj -o /tmp/circt_min.o
   ```

## Test Case

```systemverilog
module test_module(
  input logic a
);

  always @(*) begin
    assert (a == 1'b0) else $error("Assertion failed: a != 0");
  end

endmodule
```

## Error Output

```
<stdin>:3:10: error: failed to legalize operation 'sim.fmt.literal'
    %0 = sim.fmt.literal "Error: Assertion failed: a != 0"
         ^
<stdin>:3:10: note: see current operation: %8 = "sim.fmt.literal"() <{literal = "Error: Assertion failed: a != 0"}> : () -> !sim.fstring
```

## Root Cause Analysis

`sim.fmt.literal` is emitted by the `$error` formatting path but has no
legalization/translation in the Arcilator/LLVM lowering pipeline, causing the
legalization failure when converting to LLVM dialect.

## Environment

- **CIRCT Version**: LLVM 22.0.0git; CIRCT firtool-1.139.0; slang 9.1.0+0
- **OS**: Linux 5.15.0-164-generic
- **Architecture**: x86_64

## Stack Trace

Not available (no stack trace produced; MLIR legalization error only).

## Related Issues

No similar issues found via `gh search issues` for `sim.fmt.literal`.

---
*This issue was generated with assistance from an automated bug reporter.*
