{
  "module_name": "psb_intel_reg.h",
  "hash_id": "a5f7249d36f7da127888d762d9e71221ad29b0cc6923cd8435070d26d6a6bf0f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/gma500/psb_intel_reg.h",
  "human_readable_source": " \n \n#ifndef __PSB_INTEL_REG_H__\n#define __PSB_INTEL_REG_H__\n\n \n#define GPIOA\t\t\t0x5010\n#define GPIOB\t\t\t0x5014\n#define GPIOC\t\t\t0x5018\n#define GPIOD\t\t\t0x501c\n#define GPIOE\t\t\t0x5020\n#define GPIOF\t\t\t0x5024\n#define GPIOG\t\t\t0x5028\n#define GPIOH\t\t\t0x502c\n# define GPIO_CLOCK_DIR_MASK\t\t(1 << 0)\n# define GPIO_CLOCK_DIR_IN\t\t(0 << 1)\n# define GPIO_CLOCK_DIR_OUT\t\t(1 << 1)\n# define GPIO_CLOCK_VAL_MASK\t\t(1 << 2)\n# define GPIO_CLOCK_VAL_OUT\t\t(1 << 3)\n# define GPIO_CLOCK_VAL_IN\t\t(1 << 4)\n# define GPIO_CLOCK_PULLUP_DISABLE\t(1 << 5)\n# define GPIO_DATA_DIR_MASK\t\t(1 << 8)\n# define GPIO_DATA_DIR_IN\t\t(0 << 9)\n# define GPIO_DATA_DIR_OUT\t\t(1 << 9)\n# define GPIO_DATA_VAL_MASK\t\t(1 << 10)\n# define GPIO_DATA_VAL_OUT\t\t(1 << 11)\n# define GPIO_DATA_VAL_IN\t\t(1 << 12)\n# define GPIO_DATA_PULLUP_DISABLE\t(1 << 13)\n\n#define GMBUS0\t\t\t0x5100  \n#define   GMBUS_RATE_100KHZ\t(0<<8)\n#define   GMBUS_RATE_50KHZ\t(1<<8)\n#define   GMBUS_RATE_400KHZ\t(2<<8)  \n#define   GMBUS_RATE_1MHZ\t(3<<8)  \n#define   GMBUS_HOLD_EXT\t(1<<7)  \n#define   GMBUS_PORT_DISABLED\t0\n#define   GMBUS_PORT_SSC\t1\n#define   GMBUS_PORT_VGADDC\t2\n#define   GMBUS_PORT_PANEL\t3\n#define   GMBUS_PORT_DPC\t4  \n#define   GMBUS_PORT_DPB\t5  \n\t\t\t\t   \n#define   GMBUS_PORT_DPD\t7  \n#define   GMBUS_NUM_PORTS       8\n#define GMBUS1\t\t\t0x5104  \n#define   GMBUS_SW_CLR_INT\t(1<<31)\n#define   GMBUS_SW_RDY\t\t(1<<30)\n#define   GMBUS_ENT\t\t(1<<29)  \n#define   GMBUS_CYCLE_NONE\t(0<<25)\n#define   GMBUS_CYCLE_WAIT\t(1<<25)\n#define   GMBUS_CYCLE_INDEX\t(2<<25)\n#define   GMBUS_CYCLE_STOP\t(4<<25)\n#define   GMBUS_BYTE_COUNT_SHIFT 16\n#define   GMBUS_SLAVE_INDEX_SHIFT 8\n#define   GMBUS_SLAVE_ADDR_SHIFT 1\n#define   GMBUS_SLAVE_READ\t(1<<0)\n#define   GMBUS_SLAVE_WRITE\t(0<<0)\n#define GMBUS2\t\t\t0x5108  \n#define   GMBUS_INUSE\t\t(1<<15)\n#define   GMBUS_HW_WAIT_PHASE\t(1<<14)\n#define   GMBUS_STALL_TIMEOUT\t(1<<13)\n#define   GMBUS_INT\t\t(1<<12)\n#define   GMBUS_HW_RDY\t\t(1<<11)\n#define   GMBUS_SATOER\t\t(1<<10)\n#define   GMBUS_ACTIVE\t\t(1<<9)\n#define GMBUS3\t\t\t0x510c  \n#define GMBUS4\t\t\t0x5110  \n#define   GMBUS_SLAVE_TIMEOUT_EN (1<<4)\n#define   GMBUS_NAK_EN\t\t(1<<3)\n#define   GMBUS_IDLE_EN\t\t(1<<2)\n#define   GMBUS_HW_WAIT_EN\t(1<<1)\n#define   GMBUS_HW_RDY_EN\t(1<<0)\n#define GMBUS5\t\t\t0x5120  \n#define   GMBUS_2BYTE_INDEX_EN\t(1<<31)\n\n#define BLC_PWM_CTL\t\t0x61254\n#define BLC_PWM_CTL2\t\t0x61250\n#define  PWM_ENABLE\t\t(1 << 31)\n#define  PWM_LEGACY_MODE\t(1 << 30)\n#define  PWM_PIPE_B\t\t(1 << 29)\n#define BLC_PWM_CTL_C\t\t0x62254\n#define BLC_PWM_CTL2_C\t\t0x62250\n#define BACKLIGHT_MODULATION_FREQ_SHIFT\t\t(17)\n \n#define BACKLIGHT_MODULATION_FREQ_MASK\t(0x7fff << 17)\n#define BLM_LEGACY_MODE\t\t\t(1 << 16)\n \n#define BACKLIGHT_DUTY_CYCLE_SHIFT\t(0)\n#define BACKLIGHT_DUTY_CYCLE_MASK\t(0xffff)\n\n#define I915_GCFGC\t\t\t0xf0\n#define I915_LOW_FREQUENCY_ENABLE\t(1 << 7)\n#define I915_DISPLAY_CLOCK_190_200_MHZ\t(0 << 4)\n#define I915_DISPLAY_CLOCK_333_MHZ\t(4 << 4)\n#define I915_DISPLAY_CLOCK_MASK\t\t(7 << 4)\n\n#define I855_HPLLCC\t\t\t0xc0\n#define I855_CLOCK_CONTROL_MASK\t\t(3 << 0)\n#define I855_CLOCK_133_200\t\t(0 << 0)\n#define I855_CLOCK_100_200\t\t(1 << 0)\n#define I855_CLOCK_100_133\t\t(2 << 0)\n#define I855_CLOCK_166_250\t\t(3 << 0)\n\n \n#define HTOTAL_A\t\t0x60000\n#define HBLANK_A\t\t0x60004\n#define HSYNC_A\t\t\t0x60008\n#define VTOTAL_A\t\t0x6000c\n#define VBLANK_A\t\t0x60010\n#define VSYNC_A\t\t\t0x60014\n#define PIPEASRC\t\t0x6001c\n#define BCLRPAT_A\t\t0x60020\n#define VSYNCSHIFT_A\t\t0x60028\n\n#define HTOTAL_B\t\t0x61000\n#define HBLANK_B\t\t0x61004\n#define HSYNC_B\t\t\t0x61008\n#define VTOTAL_B\t\t0x6100c\n#define VBLANK_B\t\t0x61010\n#define VSYNC_B\t\t\t0x61014\n#define PIPEBSRC\t\t0x6101c\n#define BCLRPAT_B\t\t0x61020\n#define VSYNCSHIFT_B\t\t0x61028\n\n#define HTOTAL_C\t\t0x62000\n#define HBLANK_C\t\t0x62004\n#define HSYNC_C\t\t\t0x62008\n#define VTOTAL_C\t\t0x6200c\n#define VBLANK_C\t\t0x62010\n#define VSYNC_C\t\t\t0x62014\n#define PIPECSRC\t\t0x6201c\n#define BCLRPAT_C\t\t0x62020\n#define VSYNCSHIFT_C\t\t0x62028\n\n#define PP_STATUS\t\t0x61200\n# define PP_ON\t\t\t\t(1 << 31)\n \n#define PP_READY\t\t\t(1 << 30)\n#define PP_SEQUENCE_NONE\t\t(0 << 28)\n#define PP_SEQUENCE_ON\t\t\t(1 << 28)\n#define PP_SEQUENCE_OFF\t\t\t(2 << 28)\n#define PP_SEQUENCE_MASK\t\t0x30000000\n#define\tPP_CYCLE_DELAY_ACTIVE\t\t(1 << 27)\n#define\tPP_SEQUENCE_STATE_ON_IDLE\t(1 << 3)\n#define\tPP_SEQUENCE_STATE_MASK\t\t0x0000000f\n\n#define PP_CONTROL\t\t0x61204\n#define POWER_TARGET_ON\t\t\t(1 << 0)\n#define\tPANEL_UNLOCK_REGS\t\t(0xabcd << 16)\n#define\tPANEL_UNLOCK_MASK\t\t(0xffff << 16)\n#define\tEDP_FORCE_VDD\t\t\t(1 << 3)\n#define\tEDP_BLC_ENABLE\t\t\t(1 << 2)\n#define\tPANEL_POWER_RESET\t\t(1 << 1)\n#define\tPANEL_POWER_OFF\t\t\t(0 << 0)\n#define\tPANEL_POWER_ON\t\t\t(1 << 0)\n\n \n#define LVDSPP_ON\t\t0x61208\n#define LVDSPP_OFF\t\t0x6120c\n#define PP_CYCLE\t\t0x61210\n\n \n#define PP_ON_DELAYS\t\t0x61208\t\t \n#define PANEL_PORT_SELECT_MASK \t\t(3 << 30)\n#define PANEL_PORT_SELECT_LVDS \t\t(0 << 30)\n#define PANEL_PORT_SELECT_EDP\t\t(1 << 30)\n#define PANEL_POWER_UP_DELAY_MASK\t(0x1fff0000)\n#define PANEL_POWER_UP_DELAY_SHIFT\t16\n#define PANEL_LIGHT_ON_DELAY_MASK\t(0x1fff)\n#define PANEL_LIGHT_ON_DELAY_SHIFT\t0\n\n#define PP_OFF_DELAYS\t\t0x6120c\t\t \n#define PANEL_POWER_DOWN_DELAY_MASK\t(0x1fff0000)\n#define PANEL_POWER_DOWN_DELAY_SHIFT\t16\n#define PANEL_LIGHT_OFF_DELAY_MASK\t(0x1fff)\n#define PANEL_LIGHT_OFF_DELAY_SHIFT\t0\n\n#define PP_DIVISOR\t\t0x61210\t\t \n#define  PP_REFERENCE_DIVIDER_MASK\t(0xffffff00)\n#define  PP_REFERENCE_DIVIDER_SHIFT\t8\n#define  PANEL_POWER_CYCLE_DELAY_MASK\t(0x1f)\n#define  PANEL_POWER_CYCLE_DELAY_SHIFT\t0\n\n#define PFIT_CONTROL\t\t0x61230\n#define PFIT_ENABLE\t\t\t(1 << 31)\n#define PFIT_PIPE_MASK\t\t\t(3 << 29)\n#define PFIT_PIPE_SHIFT\t\t\t29\n#define PFIT_SCALING_MODE_PILLARBOX\t(1 << 27)\n#define PFIT_SCALING_MODE_LETTERBOX\t(3 << 26)\n#define VERT_INTERP_DISABLE\t\t(0 << 10)\n#define VERT_INTERP_BILINEAR\t\t(1 << 10)\n#define VERT_INTERP_MASK\t\t(3 << 10)\n#define VERT_AUTO_SCALE\t\t\t(1 << 9)\n#define HORIZ_INTERP_DISABLE\t\t(0 << 6)\n#define HORIZ_INTERP_BILINEAR\t\t(1 << 6)\n#define HORIZ_INTERP_MASK\t\t(3 << 6)\n#define HORIZ_AUTO_SCALE\t\t(1 << 5)\n#define PANEL_8TO6_DITHER_ENABLE\t(1 << 3)\n\n#define PFIT_PGM_RATIOS\t\t0x61234\n#define PFIT_VERT_SCALE_MASK\t\t\t0xfff00000\n#define PFIT_HORIZ_SCALE_MASK\t\t\t0x0000fff0\n\n#define PFIT_AUTO_RATIOS\t0x61238\n\n#define DPLL_A\t\t\t0x06014\n#define DPLL_B\t\t\t0x06018\n#define DPLL_VCO_ENABLE\t\t\t(1 << 31)\n#define DPLL_DVO_HIGH_SPEED\t\t(1 << 30)\n#define DPLL_SYNCLOCK_ENABLE\t\t(1 << 29)\n#define DPLL_VGA_MODE_DIS\t\t(1 << 28)\n#define DPLLB_MODE_DAC_SERIAL\t\t(1 << 26)\t \n#define DPLLB_MODE_LVDS\t\t\t(2 << 26)\t \n#define DPLL_MODE_MASK\t\t\t(3 << 26)\n#define DPLL_DAC_SERIAL_P2_CLOCK_DIV_10\t(0 << 24)\t \n#define DPLL_DAC_SERIAL_P2_CLOCK_DIV_5\t(1 << 24)\t \n#define DPLLB_LVDS_P2_CLOCK_DIV_14\t(0 << 24)\t \n#define DPLLB_LVDS_P2_CLOCK_DIV_7\t(1 << 24)\t \n#define DPLL_P2_CLOCK_DIV_MASK\t\t0x03000000\t \n#define DPLL_FPA0h1_P1_POST_DIV_MASK\t0x00ff0000\t \n#define DPLL_LOCK\t\t\t(1 << 15)\t \n\n \n# define DPLL_FPA01_P1_POST_DIV_MASK_I830\t0x001f0000\n \n#define DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS\t0x003f0000\n#define DPLL_FPA01_P1_POST_DIV_SHIFT\t16\n#define PLL_P2_DIVIDE_BY_4\t\t(1 << 23)\t \n# define PLL_P1_DIVIDE_BY_TWO\t\t(1 << 21)\t \n#define PLL_REF_INPUT_DREFCLK\t\t(0 << 13)\n#define PLL_REF_INPUT_TVCLKINA\t\t(1 << 13)\t \n#define PLL_REF_INPUT_TVCLKINBC\t\t(2 << 13)\t \n#define PLLB_REF_INPUT_SPREADSPECTRUMIN\t(3 << 13)\n#define PLL_REF_INPUT_MASK\t\t(3 << 13)\n#define PLL_LOAD_PULSE_PHASE_SHIFT\t9\n \n#define PLL_LOAD_PULSE_PHASE_MASK\t(0xf << PLL_LOAD_PULSE_PHASE_SHIFT)\n#define DISPLAY_RATE_SELECT_FPA1\t(1 << 8)\n\n \n#define SDVO_MULTIPLIER_MASK\t\t0x000000ff\n#define SDVO_MULTIPLIER_SHIFT_HIRES\t4\n#define SDVO_MULTIPLIER_SHIFT_VGA\t0\n\n \n \n#define DPLL_A_MD\t\t0x0601c\n \n#define DPLL_B_MD\t\t0x06020\n \n#define DPLL_MD_UDI_DIVIDER_MASK\t0x3f000000\n#define DPLL_MD_UDI_DIVIDER_SHIFT\t24\n \n#define DPLL_MD_VGA_UDI_DIVIDER_MASK\t0x003f0000\n#define DPLL_MD_VGA_UDI_DIVIDER_SHIFT\t16\n \n#define DPLL_MD_UDI_MULTIPLIER_MASK\t0x00003f00\n#define DPLL_MD_UDI_MULTIPLIER_SHIFT\t8\n \n#define DPLL_MD_VGA_UDI_MULTIPLIER_MASK\t0x0000003f\n#define DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT 0\n\n#define DPLL_TEST\t\t0x606c\n#define DPLLB_TEST_SDVO_DIV_1\t\t(0 << 22)\n#define DPLLB_TEST_SDVO_DIV_2\t\t(1 << 22)\n#define DPLLB_TEST_SDVO_DIV_4\t\t(2 << 22)\n#define DPLLB_TEST_SDVO_DIV_MASK\t(3 << 22)\n#define DPLLB_TEST_N_BYPASS\t\t(1 << 19)\n#define DPLLB_TEST_M_BYPASS\t\t(1 << 18)\n#define DPLLB_INPUT_BUFFER_ENABLE\t(1 << 16)\n#define DPLLA_TEST_N_BYPASS\t\t(1 << 3)\n#define DPLLA_TEST_M_BYPASS\t\t(1 << 2)\n#define DPLLA_INPUT_BUFFER_ENABLE\t(1 << 0)\n\n#define ADPA\t\t\t0x61100\n#define ADPA_DAC_ENABLE\t\t\t(1 << 31)\n#define ADPA_DAC_DISABLE\t\t0\n#define ADPA_PIPE_SELECT_MASK\t\t(1 << 30)\n#define ADPA_PIPE_A_SELECT\t\t0\n#define ADPA_PIPE_B_SELECT\t\t(1 << 30)\n#define ADPA_USE_VGA_HVPOLARITY\t\t(1 << 15)\n#define ADPA_SETS_HVPOLARITY\t\t0\n#define ADPA_VSYNC_CNTL_DISABLE\t\t(1 << 11)\n#define ADPA_VSYNC_CNTL_ENABLE\t\t0\n#define ADPA_HSYNC_CNTL_DISABLE\t\t(1 << 10)\n#define ADPA_HSYNC_CNTL_ENABLE\t\t0\n#define ADPA_VSYNC_ACTIVE_HIGH\t\t(1 << 4)\n#define ADPA_VSYNC_ACTIVE_LOW\t\t0\n#define ADPA_HSYNC_ACTIVE_HIGH\t\t(1 << 3)\n#define ADPA_HSYNC_ACTIVE_LOW\t\t0\n\n#define FPA0\t\t\t0x06040\n#define FPA1\t\t\t0x06044\n#define FPB0\t\t\t0x06048\n#define FPB1\t\t\t0x0604c\n#define FP_N_DIV_MASK\t\t\t0x003f0000\n#define FP_N_DIV_SHIFT\t\t\t16\n#define FP_M1_DIV_MASK\t\t\t0x00003f00\n#define FP_M1_DIV_SHIFT\t\t\t8\n#define FP_M2_DIV_MASK\t\t\t0x0000003f\n#define FP_M2_DIV_SHIFT\t\t\t0\n\n#define PORT_HOTPLUG_EN\t\t0x61110\n#define HDMIB_HOTPLUG_INT_EN\t\t(1 << 29)\n#define HDMIC_HOTPLUG_INT_EN\t\t(1 << 28)\n#define HDMID_HOTPLUG_INT_EN\t\t(1 << 27)\n#define SDVOB_HOTPLUG_INT_EN\t\t(1 << 26)\n#define SDVOC_HOTPLUG_INT_EN\t\t(1 << 25)\n#define TV_HOTPLUG_INT_EN\t\t(1 << 18)\n#define CRT_HOTPLUG_INT_EN\t\t(1 << 9)\n#define CRT_HOTPLUG_FORCE_DETECT\t(1 << 3)\n \n#define CRT_HOTPLUG_ACTIVATION_PERIOD_64\t(1 << 8)\n#define CRT_HOTPLUG_DAC_ON_TIME_2M\t\t(0 << 7)\n#define CRT_HOTPLUG_DAC_ON_TIME_4M\t\t(1 << 7)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_40\t\t(0 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_50\t\t(1 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_60\t\t(2 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_70\t\t(3 << 5)\n#define CRT_HOTPLUG_VOLTAGE_COMPARE_MASK\t(3 << 5)\n#define CRT_HOTPLUG_DETECT_DELAY_1G\t\t(0 << 4)\n#define CRT_HOTPLUG_DETECT_DELAY_2G\t\t(1 << 4)\n#define CRT_HOTPLUG_DETECT_VOLTAGE_325MV\t(0 << 2)\n#define CRT_HOTPLUG_DETECT_VOLTAGE_475MV\t(1 << 2)\n#define CRT_HOTPLUG_DETECT_MASK\t\t\t0x000000F8\n\n#define PORT_HOTPLUG_STAT\t0x61114\n#define CRT_HOTPLUG_INT_STATUS\t\t(1 << 11)\n#define TV_HOTPLUG_INT_STATUS\t\t(1 << 10)\n#define CRT_HOTPLUG_MONITOR_MASK\t(3 << 8)\n#define CRT_HOTPLUG_MONITOR_COLOR\t(3 << 8)\n#define CRT_HOTPLUG_MONITOR_MONO\t(2 << 8)\n#define CRT_HOTPLUG_MONITOR_NONE\t(0 << 8)\n#define SDVOC_HOTPLUG_INT_STATUS\t(1 << 7)\n#define SDVOB_HOTPLUG_INT_STATUS\t(1 << 6)\n\n#define SDVOB\t\t\t0x61140\n#define SDVOC\t\t\t0x61160\n#define SDVO_ENABLE\t\t\t(1 << 31)\n#define SDVO_PIPE_B_SELECT\t\t(1 << 30)\n#define SDVO_STALL_SELECT\t\t(1 << 29)\n#define SDVO_INTERRUPT_ENABLE\t\t(1 << 26)\n#define SDVO_COLOR_RANGE_16_235\t\t(1 << 8)\n#define SDVO_AUDIO_ENABLE\t\t(1 << 6)\n\n \n#define SDVO_PORT_MULTIPLY_MASK\t\t(7 << 23)\n#define SDVO_PORT_MULTIPLY_SHIFT\t23\n#define SDVO_PHASE_SELECT_MASK\t\t(15 << 19)\n#define SDVO_PHASE_SELECT_DEFAULT\t(6 << 19)\n#define SDVO_CLOCK_OUTPUT_INVERT\t(1 << 18)\n#define SDVOC_GANG_MODE\t\t\t(1 << 16)\n#define SDVO_BORDER_ENABLE\t\t(1 << 7)\n#define SDVOB_PCIE_CONCURRENCY\t\t(1 << 3)\n#define SDVO_DETECTED\t\t\t(1 << 2)\n \n#define SDVOB_PRESERVE_MASK\t\t((1 << 17) | (1 << 16) | (1 << 14))\n#define SDVOC_PRESERVE_MASK\t\t(1 << 17)\n\n \n#define LVDS\t\t\t0x61180\n \n#define LVDS_PORT_EN\t\t\t(1 << 31)\n \n#define LVDS_PIPEB_SELECT\t\t(1 << 30)\n\n \n#define LVDS_BORDER_EN\t\t\t(1 << 15)\n\n \n#define LVDS_A0A2_CLKA_POWER_MASK\t(3 << 8)\n#define LVDS_A0A2_CLKA_POWER_DOWN\t(0 << 8)\n#define LVDS_A0A2_CLKA_POWER_UP\t\t(3 << 8)\n \n#define LVDS_A3_POWER_MASK\t\t(3 << 6)\n#define LVDS_A3_POWER_DOWN\t\t(0 << 6)\n#define LVDS_A3_POWER_UP\t\t(3 << 6)\n \n#define LVDS_CLKB_POWER_MASK\t\t(3 << 4)\n#define LVDS_CLKB_POWER_DOWN\t\t(0 << 4)\n#define LVDS_CLKB_POWER_UP\t\t(3 << 4)\n \n#define LVDS_B0B3_POWER_MASK\t\t(3 << 2)\n#define LVDS_B0B3_POWER_DOWN\t\t(0 << 2)\n#define LVDS_B0B3_POWER_UP\t\t(3 << 2)\n\n#define PIPEACONF\t\t0x70008\n#define PIPEACONF_ENABLE\t\t(1 << 31)\n#define PIPEACONF_DISABLE\t\t0\n#define PIPEACONF_DOUBLE_WIDE\t\t(1 << 30)\n#define PIPECONF_ACTIVE\t\t\t(1 << 30)\n#define PIPECONF_DSIPLL_LOCK\t\t(1 << 29)\n#define PIPEACONF_SINGLE_WIDE\t\t0\n#define PIPEACONF_PIPE_UNLOCKED\t\t0\n#define PIPEACONF_DSR\t\t\t(1 << 26)\n#define PIPEACONF_PIPE_LOCKED\t\t(1 << 25)\n#define PIPEACONF_PALETTE\t\t0\n#define PIPECONF_FORCE_BORDER\t\t(1 << 25)\n#define PIPEACONF_GAMMA\t\t\t(1 << 24)\n#define PIPECONF_PROGRESSIVE\t\t(0 << 21)\n#define PIPECONF_INTERLACE_W_FIELD_INDICATION\t(6 << 21)\n#define PIPECONF_INTERLACE_FIELD_0_ONLY\t\t(7 << 21)\n#define PIPECONF_PLANE_OFF\t\t(1 << 19)\n#define PIPECONF_CURSOR_OFF\t\t(1 << 18)\n\n#define PIPEBCONF\t\t0x71008\n#define PIPEBCONF_ENABLE\t\t(1 << 31)\n#define PIPEBCONF_DISABLE\t\t0\n#define PIPEBCONF_DOUBLE_WIDE\t\t(1 << 30)\n#define PIPEBCONF_DISABLE\t\t0\n#define PIPEBCONF_GAMMA\t\t\t(1 << 24)\n#define PIPEBCONF_PALETTE\t\t0\n\n#define PIPECCONF\t\t0x72008\n\n#define PIPEBGCMAXRED\t\t0x71010\n#define PIPEBGCMAXGREEN\t\t0x71014\n#define PIPEBGCMAXBLUE\t\t0x71018\n\n#define PIPEASTAT\t\t0x70024\n#define PIPEBSTAT\t\t0x71024\n#define PIPECSTAT\t\t0x72024\n#define PIPE_VBLANK_INTERRUPT_STATUS\t\t(1UL << 1)\n#define PIPE_START_VBLANK_INTERRUPT_STATUS\t(1UL << 2)\n#define PIPE_VBLANK_CLEAR\t\t\t(1 << 1)\n#define PIPE_VBLANK_STATUS\t\t\t(1 << 1)\n#define PIPE_TE_STATUS\t\t\t\t(1UL << 6)\n#define PIPE_DPST_EVENT_STATUS\t\t\t(1UL << 7)\n#define PIPE_VSYNC_CLEAR\t\t\t(1UL << 9)\n#define PIPE_VSYNC_STATUS\t\t\t(1UL << 9)\n#define PIPE_HDMI_AUDIO_UNDERRUN_STATUS\t\t(1UL << 10)\n#define PIPE_HDMI_AUDIO_BUFFER_DONE_STATUS\t(1UL << 11)\n#define PIPE_VBLANK_INTERRUPT_ENABLE\t\t(1UL << 17)\n#define PIPE_START_VBLANK_INTERRUPT_ENABLE\t(1UL << 18)\n#define PIPE_TE_ENABLE\t\t\t\t(1UL << 22)\n#define PIPE_LEGACY_BLC_EVENT_ENABLE\t\t(1UL << 22)\n#define PIPE_DPST_EVENT_ENABLE\t\t\t(1UL << 23)\n#define PIPE_VSYNC_ENABL\t\t\t(1UL << 25)\n#define PIPE_HDMI_AUDIO_UNDERRUN\t\t(1UL << 26)\n#define PIPE_HDMI_AUDIO_BUFFER_DONE\t\t(1UL << 27)\n#define PIPE_FIFO_UNDERRUN\t\t\t(1UL << 31)\n#define PIPE_HDMI_AUDIO_INT_MASK\t\t(PIPE_HDMI_AUDIO_UNDERRUN | \\\n\t\t\t\t\t\tPIPE_HDMI_AUDIO_BUFFER_DONE)\n#define PIPE_EVENT_MASK ((1 << 29)|(1 << 28)|(1 << 27)|(1 << 26)|(1 << 24)|(1 << 23)|(1 << 22)|(1 << 21)|(1 << 20)|(1 << 16))\n#define PIPE_VBLANK_MASK ((1 << 25)|(1 << 24)|(1 << 18)|(1 << 17))\n#define HISTOGRAM_INT_CONTROL\t\t0x61268\n#define HISTOGRAM_BIN_DATA\t\t0X61264\n#define HISTOGRAM_LOGIC_CONTROL\t\t0x61260\n#define PWM_CONTROL_LOGIC\t\t0x61250\n#define PIPE_HOTPLUG_INTERRUPT_STATUS\t\t(1UL << 10)\n#define HISTOGRAM_INTERRUPT_ENABLE\t\t(1UL << 31)\n#define HISTOGRAM_LOGIC_ENABLE\t\t\t(1UL << 31)\n#define PWM_LOGIC_ENABLE\t\t\t(1UL << 31)\n#define PWM_PHASEIN_ENABLE\t\t\t(1UL << 25)\n#define PWM_PHASEIN_INT_ENABLE\t\t\t(1UL << 24)\n#define PWM_PHASEIN_VB_COUNT\t\t\t0x00001f00\n#define PWM_PHASEIN_INC\t\t\t\t0x0000001f\n#define HISTOGRAM_INT_CTRL_CLEAR\t\t(1UL << 30)\n#define DPST_YUV_LUMA_MODE\t\t\t0\n\n#define PIPEAFRAMEHIGH\t\t0x70040\n#define PIPEAFRAMEPIXEL\t\t0x70044\n#define PIPEBFRAMEHIGH\t\t0x71040\n#define PIPEBFRAMEPIXEL\t\t0x71044\n#define PIPECFRAMEHIGH\t\t0x72040\n#define PIPECFRAMEPIXEL\t\t0x72044\n#define PIPE_FRAME_HIGH_MASK\t0x0000ffff\n#define PIPE_FRAME_HIGH_SHIFT\t0\n#define PIPE_FRAME_LOW_MASK\t0xff000000\n#define PIPE_FRAME_LOW_SHIFT\t24\n#define PIPE_PIXEL_MASK\t\t0x00ffffff\n#define PIPE_PIXEL_SHIFT\t0\n\n#define FW_BLC_SELF\t\t0x20e0\n#define FW_BLC_SELF_EN          (1<<15)\n\n#define DSPARB\t\t\t0x70030\n#define DSPFW1\t\t\t0x70034\n#define DSP_FIFO_SR_WM_MASK\t\t0xFF800000\n#define DSP_FIFO_SR_WM_SHIFT\t\t23\n#define CURSOR_B_FIFO_WM_MASK\t\t0x003F0000\n#define CURSOR_B_FIFO_WM_SHIFT\t\t16\n#define DSPFW2\t\t\t0x70038\n#define CURSOR_A_FIFO_WM_MASK\t\t0x3F00\n#define CURSOR_A_FIFO_WM_SHIFT\t\t8\n#define DSP_PLANE_C_FIFO_WM_MASK\t0x7F\n#define DSP_PLANE_C_FIFO_WM_SHIFT\t0\n#define DSPFW3\t\t\t0x7003c\n#define DSPFW4\t\t\t0x70050\n#define DSPFW5\t\t\t0x70054\n#define DSP_PLANE_B_FIFO_WM1_SHIFT\t24\n#define DSP_PLANE_A_FIFO_WM1_SHIFT\t16\n#define CURSOR_B_FIFO_WM1_SHIFT\t\t8\n#define CURSOR_FIFO_SR_WM1_SHIFT\t0\n#define DSPFW6\t\t\t0x70058\n#define DSPCHICKENBIT\t\t0x70400\n#define DSPACNTR\t\t0x70180\n#define DSPBCNTR\t\t0x71180\n#define DSPCCNTR\t\t0x72180\n#define DISPLAY_PLANE_ENABLE\t\t\t(1 << 31)\n#define DISPLAY_PLANE_DISABLE\t\t\t0\n#define DISPPLANE_GAMMA_ENABLE\t\t\t(1 << 30)\n#define DISPPLANE_GAMMA_DISABLE\t\t\t0\n#define DISPPLANE_PIXFORMAT_MASK\t\t(0xf << 26)\n#define DISPPLANE_8BPP\t\t\t\t(0x2 << 26)\n#define DISPPLANE_15_16BPP\t\t\t(0x4 << 26)\n#define DISPPLANE_16BPP\t\t\t\t(0x5 << 26)\n#define DISPPLANE_32BPP_NO_ALPHA\t\t(0x6 << 26)\n#define DISPPLANE_32BPP\t\t\t\t(0x7 << 26)\n#define DISPPLANE_STEREO_ENABLE\t\t\t(1 << 25)\n#define DISPPLANE_STEREO_DISABLE\t\t0\n#define DISPPLANE_SEL_PIPE_MASK\t\t\t(1 << 24)\n#define DISPPLANE_SEL_PIPE_POS\t\t\t24\n#define DISPPLANE_SEL_PIPE_A\t\t\t0\n#define DISPPLANE_SEL_PIPE_B\t\t\t(1 << 24)\n#define DISPPLANE_SRC_KEY_ENABLE\t\t(1 << 22)\n#define DISPPLANE_SRC_KEY_DISABLE\t\t0\n#define DISPPLANE_LINE_DOUBLE\t\t\t(1 << 20)\n#define DISPPLANE_NO_LINE_DOUBLE\t\t0\n#define DISPPLANE_STEREO_POLARITY_FIRST\t\t0\n#define DISPPLANE_STEREO_POLARITY_SECOND\t(1 << 18)\n \n#define DISPPLANE_ALPHA_TRANS_ENABLE\t\t(1 << 15)\n#define DISPPLANE_ALPHA_TRANS_DISABLE\t\t0\n#define DISPPLANE_SPRITE_ABOVE_DISPLAYA\t\t0\n#define DISPPLANE_SPRITE_ABOVE_OVERLAY\t\t(1)\n#define DISPPLANE_BOTTOM\t\t\t(4)\n\n#define DSPABASE\t\t0x70184\n#define DSPALINOFF\t\t0x70184\n#define DSPASTRIDE\t\t0x70188\n\n#define DSPBBASE\t\t0x71184\n#define DSPBLINOFF\t\t0X71184\n#define DSPBADDR\t\tDSPBBASE\n#define DSPBSTRIDE\t\t0x71188\n\n#define DSPCBASE\t\t0x72184\n#define DSPCLINOFF\t\t0x72184\n#define DSPCSTRIDE\t\t0x72188\n\n#define DSPAKEYVAL\t\t0x70194\n#define DSPAKEYMASK\t\t0x70198\n\n#define DSPAPOS\t\t\t0x7018C\t \n#define DSPASIZE\t\t0x70190\n#define DSPBPOS\t\t\t0x7118C\n#define DSPBSIZE\t\t0x71190\n#define DSPCPOS\t\t\t0x7218C\n#define DSPCSIZE\t\t0x72190\n\n#define DSPASURF\t\t0x7019C\n#define DSPATILEOFF\t\t0x701A4\n\n#define DSPBSURF\t\t0x7119C\n#define DSPBTILEOFF\t\t0x711A4\n\n#define DSPCSURF\t\t0x7219C\n#define DSPCTILEOFF\t\t0x721A4\n#define DSPCKEYMAXVAL\t\t0x721A0\n#define DSPCKEYMINVAL\t\t0x72194\n#define DSPCKEYMSK\t\t0x72198\n\n#define VGACNTRL\t\t0x71400\n#define VGA_DISP_DISABLE\t\t(1 << 31)\n#define VGA_2X_MODE\t\t\t(1 << 30)\n#define VGA_PIPE_B_SELECT\t\t(1 << 29)\n\n \n#define OV_C_OFFSET\t\t0x08000\n#define OV_OVADD\t\t0x30000\n#define OV_DOVASTA\t\t0x30008\n# define OV_PIPE_SELECT\t\t\t((1 << 6)|(1 << 7))\n# define OV_PIPE_SELECT_POS\t\t6\n# define OV_PIPE_A\t\t\t0\n# define OV_PIPE_C\t\t\t1\n#define OV_OGAMC5\t\t0x30010\n#define OV_OGAMC4\t\t0x30014\n#define OV_OGAMC3\t\t0x30018\n#define OV_OGAMC2\t\t0x3001C\n#define OV_OGAMC1\t\t0x30020\n#define OV_OGAMC0\t\t0x30024\n#define OVC_OVADD\t\t0x38000\n#define OVC_DOVCSTA\t\t0x38008\n#define OVC_OGAMC5\t\t0x38010\n#define OVC_OGAMC4\t\t0x38014\n#define OVC_OGAMC3\t\t0x38018\n#define OVC_OGAMC2\t\t0x3801C\n#define OVC_OGAMC1\t\t0x38020\n#define OVC_OGAMC0\t\t0x38024\n\n \n#define SWF0\t\t\t0x71410\n#define SWF1\t\t\t0x71414\n#define SWF2\t\t\t0x71418\n#define SWF3\t\t\t0x7141c\n#define SWF4\t\t\t0x71420\n#define SWF5\t\t\t0x71424\n#define SWF6\t\t\t0x71428\n\n \n#define SWF00\t\t\t0x70410\n#define SWF01\t\t\t0x70414\n#define SWF02\t\t\t0x70418\n#define SWF03\t\t\t0x7041c\n#define SWF04\t\t\t0x70420\n#define SWF05\t\t\t0x70424\n#define SWF06\t\t\t0x70428\n\n#define SWF10\t\t\tSWF0\n#define SWF11\t\t\tSWF1\n#define SWF12\t\t\tSWF2\n#define SWF13\t\t\tSWF3\n#define SWF14\t\t\tSWF4\n#define SWF15\t\t\tSWF5\n#define SWF16\t\t\tSWF6\n\n#define SWF30\t\t\t0x72414\n#define SWF31\t\t\t0x72418\n#define SWF32\t\t\t0x7241c\n\n\n \n#define PALETTE_A\t\t0x0a000\n#define PALETTE_B\t\t0x0a800\n#define PALETTE_C\t\t0x0ac00\n\n \n#define CURACNTR\t\t0x70080\n#define CURSOR_MODE_DISABLE\t\t0x00\n#define CURSOR_MODE_64_32B_AX\t\t0x07\n#define CURSOR_MODE_64_ARGB_AX\t\t((1 << 5) | CURSOR_MODE_64_32B_AX)\n#define MCURSOR_GAMMA_ENABLE\t\t(1 << 26)\n#define CURABASE\t\t0x70084\n#define CURAPOS\t\t\t0x70088\n#define CURSOR_POS_MASK\t\t\t0x007FF\n#define CURSOR_POS_SIGN\t\t\t0x8000\n#define CURSOR_X_SHIFT\t\t\t0\n#define CURSOR_Y_SHIFT\t\t\t16\n#define CURBCNTR\t\t0x700c0\n#define CURBBASE\t\t0x700c4\n#define CURBPOS\t\t\t0x700c8\n#define CURCCNTR\t\t0x700e0\n#define CURCBASE\t\t0x700e4\n#define CURCPOS\t\t\t0x700e8\n\n \n#define IER\t\t\t0x020a0\n#define IIR\t\t\t0x020a4\n#define IMR\t\t\t0x020a8\n#define ISR\t\t\t0x020ac\n\n \n#define MRST_DPLL_A\t\t0x0f014\n#define DPLLA_MODE_LVDS\t\t\t(2 << 26)\t \n#define MRST_FPA0\t\t0x0f040\n#define MRST_FPA1\t\t0x0f044\n#define MRST_PERF_MODE\t\t0x020f4\n\n \n#define HDMIPHYMISCCTL\t\t0x61134\n#define HDMI_PHY_POWER_DOWN\t\t0x7f\n#define HDMIB_CONTROL\t\t0x61140\n#define HDMIB_PORT_EN\t\t\t(1 << 31)\n#define HDMIB_PIPE_B_SELECT\t\t(1 << 30)\n#define HDMIB_NULL_PACKET\t\t(1 << 9)\n#define HDMIB_HDCP_PORT\t\t\t(1 << 5)\n\n \n#define MRST_PANEL_8TO6_DITHER_ENABLE\t(1 << 25)\n#define MRST_PANEL_24_DOT_1_FORMAT\t(1 << 24)\n#define LVDS_A3_POWER_UP_0_OUTPUT\t(1 << 6)\n\n#define MIPI\t\t\t0x61190\n#define MIPI_C\t\t\t0x62190\n#define MIPI_PORT_EN\t\t\t(1 << 31)\n \n#define SEL_FLOPPED_HSTX\t\t(1 << 23)\n#define PASS_FROM_SPHY_TO_AFE\t\t(1 << 16)\n#define MIPI_BORDER_EN\t\t\t(1 << 15)\n#define MIPIA_3LANE_MIPIC_1LANE\t\t0x1\n#define MIPIA_2LANE_MIPIC_2LANE\t\t0x2\n#define TE_TRIGGER_DSI_PROTOCOL\t\t(1 << 2)\n#define TE_TRIGGER_GPIO_PIN\t\t(1 << 3)\n#define MIPI_TE_COUNT\t\t0x61194\n\n \n#define POWER_DOWN_ON_RESET\t\t(1 << 1)\n\n \n#define PFIT_PIPE_SELECT\t\t(3 << 29)\n#define PFIT_PIPE_SELECT_SHIFT\t\t(29)\n\n \n#define MRST_BACKLIGHT_MODULATION_FREQ_SHIFT\t(16)\n#define MRST_BACKLIGHT_MODULATION_FREQ_MASK\t(0xffff << 16)\n\n \n#define PIPEACONF_PIPE_STATE\t\t(1 << 30)\n \n\n#define MRST_DSPABASE\t\t0x7019c\n#define MRST_DSPBBASE\t\t0x7119c\n\n \n\n \n#define MIPIC_REG_OFFSET\t\t0x800\n\n#define DEVICE_READY_REG\t\t0xb000\n#define LP_OUTPUT_HOLD\t\t\t\t(1 << 16)\n#define EXIT_ULPS_DEV_READY\t\t\t0x3\n#define LP_OUTPUT_HOLD_RELEASE\t\t\t0x810000\n# define ENTERING_ULPS\t\t\t\t(2 << 1)\n# define EXITING_ULPS\t\t\t\t(1 << 1)\n# define ULPS_MASK\t\t\t\t(3 << 1)\n# define BUS_POSSESSION\t\t\t\t(1 << 3)\n#define INTR_STAT_REG\t\t\t0xb004\n#define RX_SOT_ERROR\t\t\t\t(1 << 0)\n#define RX_SOT_SYNC_ERROR\t\t\t(1 << 1)\n#define RX_ESCAPE_MODE_ENTRY_ERROR\t\t(1 << 3)\n#define RX_LP_TX_SYNC_ERROR\t\t\t(1 << 4)\n#define RX_HS_RECEIVE_TIMEOUT_ERROR\t\t(1 << 5)\n#define RX_FALSE_CONTROL_ERROR\t\t\t(1 << 6)\n#define RX_ECC_SINGLE_BIT_ERROR\t\t\t(1 << 7)\n#define RX_ECC_MULTI_BIT_ERROR\t\t\t(1 << 8)\n#define RX_CHECKSUM_ERROR\t\t\t(1 << 9)\n#define RX_DSI_DATA_TYPE_NOT_RECOGNIZED\t\t(1 << 10)\n#define RX_DSI_VC_ID_INVALID\t\t\t(1 << 11)\n#define TX_FALSE_CONTROL_ERROR\t\t\t(1 << 12)\n#define TX_ECC_SINGLE_BIT_ERROR\t\t\t(1 << 13)\n#define TX_ECC_MULTI_BIT_ERROR\t\t\t(1 << 14)\n#define TX_CHECKSUM_ERROR\t\t\t(1 << 15)\n#define TX_DSI_DATA_TYPE_NOT_RECOGNIZED\t\t(1 << 16)\n#define TX_DSI_VC_ID_INVALID\t\t\t(1 << 17)\n#define HIGH_CONTENTION\t\t\t\t(1 << 18)\n#define LOW_CONTENTION\t\t\t\t(1 << 19)\n#define DPI_FIFO_UNDER_RUN\t\t\t(1 << 20)\n#define HS_TX_TIMEOUT\t\t\t\t(1 << 21)\n#define LP_RX_TIMEOUT\t\t\t\t(1 << 22)\n#define TURN_AROUND_ACK_TIMEOUT\t\t\t(1 << 23)\n#define ACK_WITH_NO_ERROR\t\t\t(1 << 24)\n#define HS_GENERIC_WR_FIFO_FULL\t\t\t(1 << 27)\n#define LP_GENERIC_WR_FIFO_FULL\t\t\t(1 << 28)\n#define SPL_PKT_SENT\t\t\t\t(1 << 30)\n#define INTR_EN_REG\t\t\t0xb008\n#define DSI_FUNC_PRG_REG\t\t0xb00c\n#define DPI_CHANNEL_NUMBER_POS\t\t\t0x03\n#define DBI_CHANNEL_NUMBER_POS\t\t\t0x05\n#define FMT_DPI_POS\t\t\t\t0x07\n#define FMT_DBI_POS\t\t\t\t0x0A\n#define DBI_DATA_WIDTH_POS\t\t\t0x0D\n\n \n#define RGB_565_FMT\t\t\t\t0x01\t \n#define RGB_666_FMT\t\t\t\t0x02\t \n#define LRGB_666_FMT\t\t\t\t0x03\t \n#define RGB_888_FMT\t\t\t\t0x04\t \n#define VIRTUAL_CHANNEL_NUMBER_0\t\t0x00\t \n#define VIRTUAL_CHANNEL_NUMBER_1\t\t0x01\t \n#define VIRTUAL_CHANNEL_NUMBER_2\t\t0x02\t \n#define VIRTUAL_CHANNEL_NUMBER_3\t\t0x03\t \n\n#define DBI_NOT_SUPPORTED\t\t\t0x00\t \n#define DBI_DATA_WIDTH_16BIT\t\t\t0x01\t \n#define DBI_DATA_WIDTH_9BIT\t\t\t0x02\t \n#define DBI_DATA_WIDTH_8BIT\t\t\t0x03\t \n#define DBI_DATA_WIDTH_OPT1\t\t\t0x04\t \n#define DBI_DATA_WIDTH_OPT2\t\t\t0x05\t \n\n#define HS_TX_TIMEOUT_REG\t\t0xb010\n#define LP_RX_TIMEOUT_REG\t\t0xb014\n#define TURN_AROUND_TIMEOUT_REG\t\t0xb018\n#define DEVICE_RESET_REG\t\t0xb01C\n#define DPI_RESOLUTION_REG\t\t0xb020\n#define RES_V_POS\t\t\t\t0x10\n#define HORIZ_SYNC_PAD_COUNT_REG\t0xb028\n#define HORIZ_BACK_PORCH_COUNT_REG\t0xb02C\n#define HORIZ_FRONT_PORCH_COUNT_REG\t0xb030\n#define HORIZ_ACTIVE_AREA_COUNT_REG\t0xb034\n#define VERT_SYNC_PAD_COUNT_REG\t\t0xb038\n#define VERT_BACK_PORCH_COUNT_REG\t0xb03c\n#define VERT_FRONT_PORCH_COUNT_REG\t0xb040\n#define HIGH_LOW_SWITCH_COUNT_REG\t0xb044\n#define DPI_CONTROL_REG\t\t\t0xb048\n#define DPI_SHUT_DOWN\t\t\t\t(1 << 0)\n#define DPI_TURN_ON\t\t\t\t(1 << 1)\n#define DPI_COLOR_MODE_ON\t\t\t(1 << 2)\n#define DPI_COLOR_MODE_OFF\t\t\t(1 << 3)\n#define DPI_BACK_LIGHT_ON\t\t\t(1 << 4)\n#define DPI_BACK_LIGHT_OFF\t\t\t(1 << 5)\n#define DPI_LP\t\t\t\t\t(1 << 6)\n#define DPI_DATA_REG\t\t\t0xb04c\n#define DPI_BACK_LIGHT_ON_DATA\t\t\t0x07\n#define DPI_BACK_LIGHT_OFF_DATA\t\t\t0x17\n#define INIT_COUNT_REG\t\t\t0xb050\n#define MAX_RET_PAK_REG\t\t\t0xb054\n#define VIDEO_FMT_REG\t\t\t0xb058\n#define COMPLETE_LAST_PCKT\t\t\t(1 << 2)\n#define EOT_DISABLE_REG\t\t\t0xb05c\n#define ENABLE_CLOCK_STOPPING\t\t\t(1 << 1)\n#define LP_BYTECLK_REG\t\t\t0xb060\n#define LP_GEN_DATA_REG\t\t\t0xb064\n#define HS_GEN_DATA_REG\t\t\t0xb068\n#define LP_GEN_CTRL_REG\t\t\t0xb06C\n#define HS_GEN_CTRL_REG\t\t\t0xb070\n#define DCS_CHANNEL_NUMBER_POS\t\t0x6\n#define MCS_COMMANDS_POS\t\t0x8\n#define WORD_COUNTS_POS\t\t\t0x8\n#define MCS_PARAMETER_POS\t\t\t0x10\n#define GEN_FIFO_STAT_REG\t\t0xb074\n#define HS_DATA_FIFO_FULL\t\t\t(1 << 0)\n#define HS_DATA_FIFO_HALF_EMPTY\t\t\t(1 << 1)\n#define HS_DATA_FIFO_EMPTY\t\t\t(1 << 2)\n#define LP_DATA_FIFO_FULL\t\t\t(1 << 8)\n#define LP_DATA_FIFO_HALF_EMPTY\t\t\t(1 << 9)\n#define LP_DATA_FIFO_EMPTY\t\t\t(1 << 10)\n#define HS_CTRL_FIFO_FULL\t\t\t(1 << 16)\n#define HS_CTRL_FIFO_HALF_EMPTY\t\t\t(1 << 17)\n#define HS_CTRL_FIFO_EMPTY\t\t\t(1 << 18)\n#define LP_CTRL_FIFO_FULL\t\t\t(1 << 24)\n#define LP_CTRL_FIFO_HALF_EMPTY\t\t\t(1 << 25)\n#define LP_CTRL_FIFO_EMPTY\t\t\t(1 << 26)\n#define DBI_FIFO_EMPTY\t\t\t\t(1 << 27)\n#define DPI_FIFO_EMPTY\t\t\t\t(1 << 28)\n#define HS_LS_DBI_ENABLE_REG\t\t0xb078\n#define TXCLKESC_REG\t\t\t0xb07c\n#define DPHY_PARAM_REG\t\t\t0xb080\n#define DBI_BW_CTRL_REG\t\t\t0xb084\n#define CLK_LANE_SWT_REG\t\t0xb088\n\n \n#define MIPI_CONTROL_REG\t\t0xb104\n#define MIPI_2X_CLOCK_BITS\t\t\t((1 << 0) | (1 << 1))\n#define MIPI_DATA_ADDRESS_REG\t\t0xb108\n#define MIPI_DATA_LENGTH_REG\t\t0xb10C\n#define MIPI_COMMAND_ADDRESS_REG\t0xb110\n#define MIPI_COMMAND_LENGTH_REG\t\t0xb114\n#define MIPI_READ_DATA_RETURN_REG0\t0xb118\n#define MIPI_READ_DATA_RETURN_REG1\t0xb11C\n#define MIPI_READ_DATA_RETURN_REG2\t0xb120\n#define MIPI_READ_DATA_RETURN_REG3\t0xb124\n#define MIPI_READ_DATA_RETURN_REG4\t0xb128\n#define MIPI_READ_DATA_RETURN_REG5\t0xb12C\n#define MIPI_READ_DATA_RETURN_REG6\t0xb130\n#define MIPI_READ_DATA_RETURN_REG7\t0xb134\n#define MIPI_READ_DATA_VALID_REG\t0xb138\n\n \n#define soft_reset\t\t\t0x01\n \n#define get_power_mode\t\t\t0x0a\n \n#define get_address_mode\t\t0x0b\n \n#define get_pixel_format\t\t0x0c\n \n#define get_display_mode\t\t0x0d\n \n#define get_signal_mode\t\t\t0x0e\n \n#define get_diagnostic_result\t\t0x0f\n \n#define enter_sleep_mode\t\t0x10\n \n#define exit_sleep_mode\t\t\t0x11\n \n#define enter_partial_mode\t\t0x12\n \n#define enter_normal_mode\t\t0x13\n \n#define exit_invert_mode\t\t0x20\n \n#define enter_invert_mode\t\t0x21\n \n#define set_gamma_curve\t\t\t0x26\n \n#define set_display_off\t\t\t0x28\n \n#define set_display_on\t\t\t0x29\n \n#define set_column_address\t\t0x2a\n \n#define set_page_addr\t\t\t0x2b\n \n#define write_mem_start\t\t\t0x2c\n \n#define set_partial_area\t\t0x30\n \n#define set_scroll_area\t\t\t0x33\n \n#define set_tear_off\t\t\t0x34\n \n#define set_tear_on\t\t\t0x35\n \n#define set_address_mode\t\t0x36\n \n#define set_scroll_start\t\t0x37\n \n#define exit_idle_mode\t\t\t0x38\n \n#define enter_idle_mode\t\t\t0x39\n \n#define set_pixel_format\t\t0x3a\n \n#define DCS_PIXEL_FORMAT_3bpp\t\t0x1\n#define DCS_PIXEL_FORMAT_8bpp\t\t0x2\n#define DCS_PIXEL_FORMAT_12bpp\t\t0x3\n#define DCS_PIXEL_FORMAT_16bpp\t\t0x5\n#define DCS_PIXEL_FORMAT_18bpp\t\t0x6\n#define DCS_PIXEL_FORMAT_24bpp\t\t0x7\n\n#define write_mem_cont\t\t\t0x3c\n\n \n#define set_tear_scanline\t\t0x44\n \n#define get_scanline\t\t\t0x45\n \n\n \n \n#define GEN_SHORT_WRITE_0\t0x03   \n#define GEN_SHORT_WRITE_1\t0x13   \n#define GEN_SHORT_WRITE_2\t0x23   \n#define GEN_READ_0\t\t0x04   \n#define GEN_READ_1\t\t0x14   \n#define GEN_READ_2\t\t0x24   \n#define GEN_LONG_WRITE\t\t0x29   \n#define MCS_SHORT_WRITE_0\t0x05   \n#define MCS_SHORT_WRITE_1\t0x15   \n#define MCS_READ\t\t0x06   \n#define MCS_LONG_WRITE\t\t0x39   \n \n \n#define write_display_profile\t\t0x50\n#define write_display_brightness\t0x51\n#define write_ctrl_display\t\t0x53\n#define write_ctrl_cabc\t\t\t0x55\n  #define UI_IMAGE\t\t0x01\n  #define STILL_IMAGE\t\t0x02\n  #define MOVING_IMAGE\t\t0x03\n#define write_hysteresis\t\t0x57\n#define write_gamma_setting\t\t0x58\n#define write_cabc_min_bright\t\t0x5e\n#define write_kbbc_profile\t\t0x60\n \n#define tmd_write_display_brightness 0x8c\n\n \n#define BRIGHT_CNTL_BLOCK_ON\t(1 << 5)\n#define AMBIENT_LIGHT_SENSE_ON\t(1 << 4)\n#define DISPLAY_DIMMING_ON\t(1 << 3)\n#define BACKLIGHT_ON\t\t(1 << 2)\n#define DISPLAY_BRIGHTNESS_AUTO\t(1 << 1)\n#define GAMMA_AUTO\t\t(1 << 0)\n\n \n#define DCS_PIXEL_FORMAT_3BPP\t0x1\n#define DCS_PIXEL_FORMAT_8BPP\t0x2\n#define DCS_PIXEL_FORMAT_12BPP\t0x3\n#define DCS_PIXEL_FORMAT_16BPP\t0x5\n#define DCS_PIXEL_FORMAT_18BPP\t0x6\n#define DCS_PIXEL_FORMAT_24BPP\t0x7\n \n#define addr_mode_data\t\t0xfc\n#define diag_res_data\t\t0x00\n#define disp_mode_data\t\t0x23\n#define pxl_fmt_data\t\t0x77\n#define pwr_mode_data\t\t0x74\n#define sig_mode_data\t\t0x00\n \n#define scanline_data1\t\t0xff\n#define scanline_data2\t\t0xff\n#define NON_BURST_MODE_SYNC_PULSE\t0x01\t \n#define NON_BURST_MODE_SYNC_EVENTS\t0x02\t \n#define BURST_MODE\t\t\t0x03\t \n#define DBI_COMMAND_BUFFER_SIZE\t\t0x240         \n\t\t\t\t\t\t \n#define DBI_DATA_BUFFER_SIZE\t\t0x120\t \n#define DBI_CB_TIME_OUT\t\t\t0xFFFF\n\n#define GEN_FB_TIME_OUT\t\t\t2000\n\n#define SKU_83\t\t\t\t0x01\n#define SKU_100\t\t\t\t0x02\n#define SKU_100L\t\t\t0x04\n#define SKU_BYPASS\t\t\t0x08\n\n \n#define PSB_MASK(high, low) (((1<<((high)-(low)+1))-1)<<(low))\n#define SET_FIELD(value, field) (((value) << field ## _SHIFT) & field ## _MASK)\n#define GET_FIELD(word, field) (((word)  & field ## _MASK) >> field ## _SHIFT)\n\n#define _PIPE(pipe, a, b) ((a) + (pipe)*((b)-(a)))\n\n \n\n#define SB_PCKT         0x02100  \n# define SB_OPCODE_MASK                         PSB_MASK(31, 16)\n# define SB_OPCODE_SHIFT                        16\n# define SB_OPCODE_READ                         0\n# define SB_OPCODE_WRITE                        1\n# define SB_DEST_MASK                           PSB_MASK(15, 8)\n# define SB_DEST_SHIFT                          8\n# define SB_DEST_DPLL                           0x88\n# define SB_BYTE_ENABLE_MASK                    PSB_MASK(7, 4)\n# define SB_BYTE_ENABLE_SHIFT                   4\n# define SB_BUSY                                (1 << 0)\n\n#define DSPCLK_GATE_D\t\t0x6200\n# define VRHUNIT_CLOCK_GATE_DISABLE\t\t(1 << 28)  \n# define DPOUNIT_CLOCK_GATE_DISABLE\t\t(1 << 11)\n# define DPIOUNIT_CLOCK_GATE_DISABLE\t\t(1 << 6)\n# define DPUNIT_PIPEB_GATE_DISABLE\t\t(1 << 30)\n# define DPUNIT_PIPEA_GATE_DISABLE\t\t(1 << 25)\n# define DPCUNIT_CLOCK_GATE_DISABLE\t\t(1 << 24)\n# define DPLSUNIT_CLOCK_GATE_DISABLE\t\t(1 << 13)\n\n#define RAMCLK_GATE_D\t\t0x6210\n\n \n#define SB_DATA\t\t0x02104  \n \n#define SB_ADDR\t\t0x02108  \n#define DPIO_CFG\t0x02110  \n# define DPIO_MODE_SELECT_1\t\t\t(1 << 3)\n# define DPIO_MODE_SELECT_0\t\t\t(1 << 2)\n# define DPIO_SFR_BYPASS\t\t\t(1 << 1)\n \n# define DPIO_CMN_RESET_N\t\t\t(1 << 0)\n\n \n#define _SB_M_A\t\t\t0x8008\n#define _SB_M_B\t\t\t0x8028\n#define SB_M(pipe) _PIPE(pipe, _SB_M_A, _SB_M_B)\n# define SB_M_DIVIDER_MASK\t\t\t(0xFF << 24)\n# define SB_M_DIVIDER_SHIFT\t\t\t24\n\n#define _SB_N_VCO_A\t\t0x8014\n#define _SB_N_VCO_B\t\t0x8034\n#define SB_N_VCO(pipe) _PIPE(pipe, _SB_N_VCO_A, _SB_N_VCO_B)\n#define SB_N_VCO_SEL_MASK\t\t\tPSB_MASK(31, 30)\n#define SB_N_VCO_SEL_SHIFT\t\t\t30\n#define SB_N_DIVIDER_MASK\t\t\tPSB_MASK(29, 26)\n#define SB_N_DIVIDER_SHIFT\t\t\t26\n#define SB_N_CB_TUNE_MASK\t\t\tPSB_MASK(25, 24)\n#define SB_N_CB_TUNE_SHIFT\t\t\t24\n\n \n#define SB_REF_DPLLA\t\t0x8010\n#define SB_REF_DPLLB\t\t0x8030\n#define\tREF_CLK_MASK\t\t(0x3 << 13)\n#define REF_CLK_CORE\t\t(0 << 13)\n#define REF_CLK_DPLL\t\t(1 << 13)\n#define REF_CLK_DPLLA\t\t(2 << 13)\n \n\n#define _SB_REF_A\t\t0x8018\n#define _SB_REF_B\t\t0x8038\n#define SB_REF_SFR(pipe)\t_PIPE(pipe, _SB_REF_A, _SB_REF_B)\n\n#define _SB_P_A\t\t\t0x801c\n#define _SB_P_B\t\t\t0x803c\n#define SB_P(pipe) _PIPE(pipe, _SB_P_A, _SB_P_B)\n#define SB_P2_DIVIDER_MASK\t\t\tPSB_MASK(31, 30)\n#define SB_P2_DIVIDER_SHIFT\t\t\t30\n#define SB_P2_10\t\t\t\t0  \n#define SB_P2_5\t\t\t\t1  \n#define SB_P2_14\t\t\t\t2  \n#define SB_P2_7\t\t\t\t3  \n#define SB_P1_DIVIDER_MASK\t\t\tPSB_MASK(15, 12)\n#define SB_P1_DIVIDER_SHIFT\t\t\t12\n\n#define PSB_LANE0\t\t0x120\n#define PSB_LANE1\t\t0x220\n#define PSB_LANE2\t\t0x2320\n#define PSB_LANE3\t\t0x2420\n\n#define LANE_PLL_MASK\t\t(0x7 << 20)\n#define LANE_PLL_ENABLE\t\t(0x3 << 20)\n#define LANE_PLL_PIPE(p)\t(((p) == 0) ? (1 << 21) : (0 << 21))\n\n#define DP_B\t\t\t\t0x64100\n#define DP_C\t\t\t\t0x64200\n\n#define   DP_PORT_EN\t\t\t(1 << 31)\n#define   DP_PIPEB_SELECT\t\t(1 << 30)\n#define   DP_PIPE_MASK\t\t\t(1 << 30)\n\n \n#define   DP_LINK_TRAIN_PAT_1\t\t(0 << 28)\n#define   DP_LINK_TRAIN_PAT_2\t\t(1 << 28)\n#define   DP_LINK_TRAIN_PAT_IDLE\t(2 << 28)\n#define   DP_LINK_TRAIN_OFF\t\t(3 << 28)\n#define   DP_LINK_TRAIN_MASK\t\t(3 << 28)\n#define   DP_LINK_TRAIN_SHIFT\t\t28\n\n \n#define   DP_VOLTAGE_0_4\t\t(0 << 25)\n#define   DP_VOLTAGE_0_6\t\t(1 << 25)\n#define   DP_VOLTAGE_0_8\t\t(2 << 25)\n#define   DP_VOLTAGE_1_2\t\t(3 << 25)\n#define   DP_VOLTAGE_MASK\t\t(7 << 25)\n#define   DP_VOLTAGE_SHIFT\t\t25\n\n \n#define   DP_PRE_EMPHASIS_0\t\t(0 << 22)\n#define   DP_PRE_EMPHASIS_3_5\t\t(1 << 22)\n#define   DP_PRE_EMPHASIS_6\t\t(2 << 22)\n#define   DP_PRE_EMPHASIS_9_5\t\t(3 << 22)\n#define   DP_PRE_EMPHASIS_MASK\t\t(7 << 22)\n#define   DP_PRE_EMPHASIS_SHIFT\t\t22\n\n \n#define   DP_PORT_WIDTH_1\t\t(0 << 19)\n#define   DP_PORT_WIDTH_2\t\t(1 << 19)\n#define   DP_PORT_WIDTH_4\t\t(3 << 19)\n#define   DP_PORT_WIDTH_MASK\t\t(7 << 19)\n\n \n#define   DP_ENHANCED_FRAMING\t\t(1 << 18)\n\n \n#define   DP_PORT_REVERSAL\t\t(1 << 15)\n\n \n#define   DP_CLOCK_OUTPUT_ENABLE\t(1 << 13)\n\n#define   DP_SCRAMBLING_DISABLE\t\t(1 << 12)\n#define   DP_SCRAMBLING_DISABLE_IRONLAKE\t(1 << 7)\n\n \n#define   DP_COLOR_RANGE_16_235\t\t(1 << 8)\n\n \n#define   DP_AUDIO_OUTPUT_ENABLE\t(1 << 6)\n\n \n#define   DP_SYNC_VS_HIGH\t\t(1 << 4)\n#define   DP_SYNC_HS_HIGH\t\t(1 << 3)\n\n \n#define   DP_DETECTED\t\t\t(1 << 2)\n\n \n#define DPB_AUX_CH_CTL\t\t\t0x64110\n#define DPB_AUX_CH_DATA1\t\t0x64114\n#define DPB_AUX_CH_DATA2\t\t0x64118\n#define DPB_AUX_CH_DATA3\t\t0x6411c\n#define DPB_AUX_CH_DATA4\t\t0x64120\n#define DPB_AUX_CH_DATA5\t\t0x64124\n\n#define DPC_AUX_CH_CTL\t\t\t0x64210\n#define DPC_AUX_CH_DATA1\t\t0x64214\n#define DPC_AUX_CH_DATA2\t\t0x64218\n#define DPC_AUX_CH_DATA3\t\t0x6421c\n#define DPC_AUX_CH_DATA4\t\t0x64220\n#define DPC_AUX_CH_DATA5\t\t0x64224\n\n#define   DP_AUX_CH_CTL_SEND_BUSY\t    (1 << 31)\n#define   DP_AUX_CH_CTL_DONE\t\t    (1 << 30)\n#define   DP_AUX_CH_CTL_INTERRUPT\t    (1 << 29)\n#define   DP_AUX_CH_CTL_TIME_OUT_ERROR\t    (1 << 28)\n#define   DP_AUX_CH_CTL_TIME_OUT_400us\t    (0 << 26)\n#define   DP_AUX_CH_CTL_TIME_OUT_600us\t    (1 << 26)\n#define   DP_AUX_CH_CTL_TIME_OUT_800us\t    (2 << 26)\n#define   DP_AUX_CH_CTL_TIME_OUT_1600us\t    (3 << 26)\n#define   DP_AUX_CH_CTL_TIME_OUT_MASK\t    (3 << 26)\n#define   DP_AUX_CH_CTL_RECEIVE_ERROR\t    (1 << 25)\n#define   DP_AUX_CH_CTL_MESSAGE_SIZE_MASK    (0x1f << 20)\n#define   DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT   20\n#define   DP_AUX_CH_CTL_PRECHARGE_2US_MASK   (0xf << 16)\n#define   DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT  16\n#define   DP_AUX_CH_CTL_AUX_AKSV_SELECT\t    (1 << 15)\n#define   DP_AUX_CH_CTL_MANCHESTER_TEST\t    (1 << 14)\n#define   DP_AUX_CH_CTL_SYNC_TEST\t    (1 << 13)\n#define   DP_AUX_CH_CTL_DEGLITCH_TEST\t    (1 << 12)\n#define   DP_AUX_CH_CTL_PRECHARGE_TEST\t    (1 << 11)\n#define   DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK    (0x7ff)\n#define   DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT   0\n\n \n\n#define _PIPEA_GMCH_DATA_M\t\t\t0x70050\n#define _PIPEB_GMCH_DATA_M\t\t\t0x71050\n\n \n#define   PIPE_GMCH_DATA_M_TU_SIZE_MASK\t\t(0x3f << 25)\n#define   PIPE_GMCH_DATA_M_TU_SIZE_SHIFT\t25\n\n#define   PIPE_GMCH_DATA_M_MASK\t\t\t(0xffffff)\n\n#define _PIPEA_GMCH_DATA_N\t\t\t0x70054\n#define _PIPEB_GMCH_DATA_N\t\t\t0x71054\n#define   PIPE_GMCH_DATA_N_MASK\t\t\t(0xffffff)\n\n \n\n#define _PIPEA_DP_LINK_M\t\t\t\t0x70060\n#define _PIPEB_DP_LINK_M\t\t\t\t0x71060\n#define   PIPEA_DP_LINK_M_MASK\t\t\t(0xffffff)\n\n#define _PIPEA_DP_LINK_N\t\t\t\t0x70064\n#define _PIPEB_DP_LINK_N\t\t\t\t0x71064\n#define   PIPEA_DP_LINK_N_MASK\t\t\t(0xffffff)\n\n#define PIPE_GMCH_DATA_M(pipe) _PIPE(pipe, _PIPEA_GMCH_DATA_M, _PIPEB_GMCH_DATA_M)\n#define PIPE_GMCH_DATA_N(pipe) _PIPE(pipe, _PIPEA_GMCH_DATA_N, _PIPEB_GMCH_DATA_N)\n#define PIPE_DP_LINK_M(pipe) _PIPE(pipe, _PIPEA_DP_LINK_M, _PIPEB_DP_LINK_M)\n#define PIPE_DP_LINK_N(pipe) _PIPE(pipe, _PIPEA_DP_LINK_N, _PIPEB_DP_LINK_N)\n\n#define   PIPE_BPC_MASK\t\t\t\t(7 << 5)\n#define   PIPE_8BPC\t\t\t\t(0 << 5)\n#define   PIPE_10BPC\t\t\t\t(1 << 5)\n#define   PIPE_6BPC\t\t\t\t(2 << 5)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}