git clone --depth 1 --no-tags https://github.com/syedosman/async_fifo_stf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210218782
git clone --depth 1 --no-tags https://github.com/Priahi/CPEN211Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210212446
git clone --depth 1 --no-tags https://github.com/johnbdk/uart-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200340294
git clone --depth 1 --no-tags https://github.com/johnbdk/vga-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200339906
git clone --depth 1 --no-tags https://github.com/tunglt6596/DE2i-150_DE1-Soc_Graduation_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200063838
git clone --depth 1 --no-tags https://github.com/os369510/yuntech-lesson-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200193805
git clone --depth 1 --no-tags https://github.com/os717/FPGA-Trader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201448486
git clone --depth 1 --no-tags https://github.com/kylelul/Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209112452
git clone --depth 1 --no-tags https://github.com/prabinspkt/Computer-Organization-II-HDL-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207715562
git clone --depth 1 --no-tags https://github.com/yfd6433162/FirstSoCFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208621465
git clone --depth 1 --no-tags https://github.com/hanmeng221/joscode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209044213
git clone --depth 1 --no-tags https://github.com/lemuelmpranoto/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209257508
git clone --depth 1 --no-tags https://github.com/xinhaisc/FPGA_SOBLE_OV7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203912039
git clone --depth 1 --no-tags https://github.com/mueedurrehman/Heart-Rate-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207178704
git clone --depth 1 --no-tags https://github.com/odmb/odmbDevelopment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197422257
git clone --depth 1 --no-tags https://github.com/GKHalbert/CSC258FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197788454
git clone --depth 1 --no-tags https://github.com/ramondcsilva/Conect-to-IoT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198337820
git clone --depth 1 --no-tags https://github.com/qsantiq/Microelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205989765
git clone --depth 1 --no-tags https://github.com/Jackwin/camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201710218
git clone --depth 1 --no-tags https://github.com/cqiu2008/sim_cnna190730a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199653796
git clone --depth 1 --no-tags https://github.com/ozdemrmert1997/VsCPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199339319
git clone --depth 1 --no-tags https://github.com/omar907/Advanced-Encryption-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199968263
git clone --depth 1 --no-tags https://github.com/oahu99/verilog_cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205457696
git clone --depth 1 --no-tags https://github.com/Iridescent1318/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205626577
git clone --depth 1 --no-tags https://github.com/Santlance/Computer-Orgranization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206358448
git clone --depth 1 --no-tags https://github.com/iFission/friendly-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209997170
git clone --depth 1 --no-tags https://github.com/archwa/tera_computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205769493
git clone --depth 1 --no-tags https://github.com/Yvonne-Young/Binocular-Vision-Real-time-Processing-Based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206225011
git clone --depth 1 --no-tags https://github.com/kat-temp/jackpot-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205738676
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-openmsp430de.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206528423
git clone --depth 1 --no-tags https://github.com/jithin-mathew/Digital-Systems-Lab-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203589247
git clone --depth 1 --no-tags https://github.com/swjtu-mxb/123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203227276
git clone --depth 1 --no-tags https://github.com/icaroVerilog/Trabalho-Pratico-ISL-2019.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210065079
git clone --depth 1 --no-tags https://github.com/kevin71104/CA_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210227701
git clone --depth 1 --no-tags https://github.com/mateuslucas97/Arquitetura_e_Organizacao_de_Computadores_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210066793
git clone --depth 1 --no-tags https://github.com/Shaunted/SEC---Sara-Soares---87737.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210204562
git clone --depth 1 --no-tags https://github.com/hexuustc/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210077302
git clone --depth 1 --no-tags https://github.com/AjiteshBatraCU/Fingerprint_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200754699
git clone --depth 1 --no-tags https://github.com/kooreshakhbari/RoboticArm-Object-Detector-FPGA-Arduino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198719018
git clone --depth 1 --no-tags https://github.com/KirolosMa/Elevator-cct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199541435
git clone --depth 1 --no-tags https://github.com/clayton-rogers/fpga_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204340647
git clone --depth 1 --no-tags https://github.com/jackyliao123/fpga-video.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199774049
git clone --depth 1 --no-tags https://github.com/RuimingXu/BeatRecorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200378120
git clone --depth 1 --no-tags https://github.com/naxda/Deep-Learning-Chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200507692
git clone --depth 1 --no-tags https://github.com/AliShujjat/PipelinedRISCProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204032012
git clone --depth 1 --no-tags https://github.com/Kur1su0/ece327.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205229557
git clone --depth 1 --no-tags https://github.com/AdrianTay/Large-Scale-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203482625
git clone --depth 1 --no-tags https://github.com/Rantanen/piezolocator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203314412
git clone --depth 1 --no-tags https://github.com/crybot/verilog-stack-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204540881
git clone --depth 1 --no-tags https://github.com/BerkayKOCAK/CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197951176
git clone --depth 1 --no-tags https://github.com/Criinal/RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197761241
git clone --depth 1 --no-tags https://github.com/skyli42/Morse-Buddy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197681188
git clone --depth 1 --no-tags https://github.com/h20180122/Reconfigurable-Computing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197719321
git clone --depth 1 --no-tags https://github.com/crosscrusader/LED_Matrix_FPGA_Display_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198745073
git clone --depth 1 --no-tags https://github.com/samlyu/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201488448
git clone --depth 1 --no-tags https://github.com/dkuznets/plis2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202185707
git clone --depth 1 --no-tags https://github.com/shreeshah1/CSCB58Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200263939
git clone --depth 1 --no-tags https://github.com/garatma/uns-sistemas-embebidos-laboratorios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202803974
git clone --depth 1 --no-tags https://github.com/dedeus10/ComputerEngineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202809720
git clone --depth 1 --no-tags https://github.com/vinhvu97/CECS-301.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202654664
git clone --depth 1 --no-tags https://github.com/sehwan95/vmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202978761
git clone --depth 1 --no-tags https://github.com/sinyaHONG/arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202646578
git clone --depth 1 --no-tags https://github.com/hungwei123/CO_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206081374
git clone --depth 1 --no-tags https://github.com/g893906/cpld_co_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206370057
git clone --depth 1 --no-tags https://github.com/johnplunk/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208497523
git clone --depth 1 --no-tags https://github.com/calebedwards21/ECE3710_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207911002
git clone --depth 1 --no-tags https://github.com/erichu92/naver_portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208783202
git clone --depth 1 --no-tags https://github.com/erick576/EECS-2021-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208880298
git clone --depth 1 --no-tags https://github.com/RodArg/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207447780
git clone --depth 1 --no-tags https://github.com/jonnxpr/Pratica-1-Parte-3-LAOC-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208170291
git clone --depth 1 --no-tags https://github.com/Mai6666/ZynqberryCamera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202101418
git clone --depth 1 --no-tags https://github.com/kgcdream2019/DE2_115_NIOS_FPGA_shortest_path_finding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201789381
git clone --depth 1 --no-tags https://github.com/tong-da/can_controller_resp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201941492
git clone --depth 1 --no-tags https://github.com/avinashy2j/MIPSS_32Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209176359
git clone --depth 1 --no-tags https://github.com/means0416/vmod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202961586
git clone --depth 1 --no-tags https://github.com/tianjiaoshanzai/Multicycle_Cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203304404
git clone --depth 1 --no-tags https://github.com/pelicanfeet/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207957984
git clone --depth 1 --no-tags https://github.com/hwyang/project_2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208401972
git clone --depth 1 --no-tags https://github.com/bernardocarvalho/esther-trigger-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208857580
git clone --depth 1 --no-tags https://github.com/daepoid/class_EmbededProgramming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209035372
git clone --depth 1 --no-tags https://github.com/D-Sai-Venkatesh/MIPS-matrix-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208768938
git clone --depth 1 --no-tags https://github.com/Roxanne1225/Verilog-C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208648340
git clone --depth 1 --no-tags https://github.com/hamzarashid592/8-bit_Multicycle_Processor_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204305502
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/crcCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204503473
git clone --depth 1 --no-tags https://github.com/cruelkiddy/OrthogonalSignalGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206103402
git clone --depth 1 --no-tags https://github.com/za57936/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206336369
git clone --depth 1 --no-tags https://github.com/lyuyangly/WBRISCV_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207085645
git clone --depth 1 --no-tags https://github.com/kayvan61/FPGA_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205412293
git clone --depth 1 --no-tags https://github.com/Yvonne-Young/5-stage-simplified-pipeline-processor-based-on-MIPS-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206218814
git clone --depth 1 --no-tags https://github.com/ahamdy47/vecaris-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202836101
git clone --depth 1 --no-tags https://github.com/lijong/mips-cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207297621
git clone --depth 1 --no-tags https://github.com/lizhhui/Deep-Reinforcement-Learning-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207447597
git clone --depth 1 --no-tags https://github.com/kund2n1/32bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206966704
git clone --depth 1 --no-tags https://github.com/manek11/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206692010
git clone --depth 1 --no-tags https://github.com/Globson/MIPS-32b-With-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206670486
git clone --depth 1 --no-tags https://github.com/samlyu/serial_protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206783267
git clone --depth 1 --no-tags https://github.com/kaiEulers/rpn-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205881697
git clone --depth 1 --no-tags https://github.com/spypaul/IoT-Led-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210186419
git clone --depth 1 --no-tags https://github.com/spypaul/VGA-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210174416
git clone --depth 1 --no-tags https://github.com/jasleenjerusha/Word-Frequency-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201512733
