[Data config set] lib = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib
[Data config set] sdc = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/ex7_yosys/ps2_top.sdc
[Data config set] tech lef = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
Read LEF file : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
[Data config set] lef = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Read LEF file : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[Data config set] verilog = /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
Read Verilog file success : /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20241203 15:25:57.459980 594836 VerilogParserRustC.cc:41] load verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
r str /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.syn.v
flatten module ps2_top  start
flatten module ps2_keyboard inst u0_ps2_kb
flatten module ps2_distinguish inst u1_ps2_dsh
flatten module \$paramod\MuxKeyWithDefault\NR_KEY=36\KEY_LEN=8\DATA_LEN=8 inst key_ascii
flatten module \$paramod\MuxKeyInternal\NR_KEY=36\KEY_LEN=8\DATA_LEN=8\HAS_DEFAULT=1 inst i0
flatten module ps2_counter inst u2_ps2_cer
flatten module seg_h inst u3_seg_h_0
flatten module seg_h inst u4_seg_h_1
flatten module seg_h inst u5_seg_h_2
flatten module seg_h inst u6_seg_h_3
flatten module seg_h inst u7_seg_h_4
flatten module seg_h inst u8_seg_h_5
flatten module ps2_top end
Processed 1000 pins...
Processed 1000 nets...
Processed 1000 components...
I20241203 15:25:57.495477 594836 Sta.cc:298] load lib start
I20241203 15:25:57.499498 594840 LibParserRustC.cc:1269] load liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib
rust read lib file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib
I20241203 15:25:58.050020 594840 LibParserRustC.cc:1278] load liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib success.
I20241203 15:25:58.051288 594836 Sta.cc:317] load lib end
I20241203 15:25:58.056155 594889 LibParserRustC.cc:1289] link liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib start.
I20241203 15:25:58.322130 594889 LibParserRustC.cc:1295] link liberty file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/scripts/../nangate45/lib/merged.lib success.
I20241203 15:25:58.323575 594836 TimingIDBAdapter.cc:738] core area width -0um height -0um
I20241203 15:25:58.385346 594836 Sta.cc:172] read sdc /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/ex7_yosys/ps2_top.sdc start 
I20241203 15:25:58.386135 594836 CmdCreateClock.cc:116] create clock core_clock for pin/port: clk
I20241203 15:25:58.386161 594836 Sta.cc:185] read sdc end
I20241203 15:25:58.386176 594836 StaBuildGraph.cc:310] build graph start
I20241203 15:25:58.445555 594836 StaBuildGraph.cc:327] build graph end
I20241203 15:25:58.449105 594836 Sta.cc:2287] update timing start
I20241203 15:25:58.450251 594836 StaApplySdc.cc:694] apply sdc start
I20241203 15:25:58.450304 594836 StaApplySdc.cc:725] apply sdc end
I20241203 15:25:58.450444 594836 StaClockPropagation.cc:320] ideal clock propagation start
I20241203 15:25:58.450487 594836 StaClockPropagation.cc:203] clock propagate end to vertex _239_:CK
I20241203 15:25:58.451320 594836 StaClockPropagation.cc:416] ideal clock propagation end
I20241203 15:25:58.451333 594836 StaCheck.cc:129] found loop fwd start
I20241203 15:25:58.452147 594836 StaCheck.cc:148] found loop fwd end
I20241203 15:25:58.452157 594836 StaCheck.cc:150] found loop bwd start
I20241203 15:25:58.452945 594836 StaCheck.cc:172] found loop bwd end
I20241203 15:25:58.452963 594836 StaSlewPropagation.cc:266] slew propagation start
E20241203 15:25:58.455384 594939 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455513 594954 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455438 594947 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455346 594941 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455492 594939 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455356 594938 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455447 594959 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455346 594940 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455364 594942 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20241203 15:25:58.455449 594949 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
I20241203 15:25:58.467599 594836 StaSlewPropagation.cc:305] slew propagation end
I20241203 15:25:58.467638 594836 StaDelayPropagation.cc:268] delay propagation start
I20241203 15:25:58.478708 594836 StaDelayPropagation.cc:309] delay propagation end
I20241203 15:25:58.478749 594836 StaClockPropagation.cc:322] propagated(kNormal) clock propagation start
I20241203 15:25:58.478761 594836 StaClockPropagation.cc:418] propagated(kNormal) clock propagation end
I20241203 15:25:58.478768 594836 StaApplySdc.cc:694] apply sdc start
I20241203 15:25:58.478775 594836 StaApplySdc.cc:725] apply sdc end
I20241203 15:25:58.478783 594836 StaClockPropagation.cc:324] propagated(kGenerated) clock propagation start
I20241203 15:25:58.478790 594836 StaClockPropagation.cc:420] propagated(kGenerated) clock propagation end
I20241203 15:25:58.478797 594836 StaApplySdc.cc:694] apply sdc start
I20241203 15:25:58.478804 594836 StaApplySdc.cc:725] apply sdc end
I20241203 15:25:58.479636 594836 StaBuildPropTag.cc:325] build propagation tag start
I20241203 15:25:58.479658 594836 StaDataPropagation.cc:589] data fwd propagation start
I20241203 15:25:58.481870 595041 StaDataPropagation.cc:529] Thread 132120167056960 date fwd propagate found start vertex._248_:CK
I20241203 15:25:58.481876 595039 StaDataPropagation.cc:529] Thread 132120146085440 date fwd propagate found start vertex._264_:CK
I20241203 15:25:58.481909 595043 StaDataPropagation.cc:529] Thread 132120596973120 date fwd propagate found start vertex._251_:CK
I20241203 15:25:58.481864 595038 StaDataPropagation.cc:529] Thread 132120135599680 date fwd propagate found start vertex.u0_ps2_kb/_1110_:CK
I20241203 15:25:58.481992 595051 StaDataPropagation.cc:529] Thread 132120513087040 date fwd propagate found start vertex._255_:CK
I20241203 15:25:58.482008 595056 StaDataPropagation.cc:529] Thread 132120460658240 date fwd propagate found start vertex._256_:CK
I20241203 15:25:58.482051 595041 StaDataPropagation.cc:529] Thread 132120167056960 date fwd propagate found start vertex._249_:CK
I20241203 15:25:58.481968 595049 StaDataPropagation.cc:529] Thread 132120534058560 date fwd propagate found start vertex._254_:CK
I20241203 15:25:58.481933 595047 StaDataPropagation.cc:529] Thread 132120555030080 date fwd propagate found start vertex._252_:CK
I20241203 15:25:58.481902 595042 StaDataPropagation.cc:529] Thread 132120607458880 date fwd propagate found start vertex._250_:CK
I20241203 15:25:58.490896 594836 StaDataPropagation.cc:632] data fwd propagation end
I20241203 15:25:58.490934 594836 StaDataPropagation.cc:589] data fwd propagation start
I20241203 15:25:58.495683 594836 StaDataPropagation.cc:632] data fwd propagation end
I20241203 15:25:58.495736 594836 StaAnalyze.cc:539] analyze timing path start
E20241203 15:25:58.495760 594836 StaAnalyze.cc:324] The output port overflow is not constrained
E20241203 15:25:58.495779 594836 StaAnalyze.cc:324] The output port overflow is not constrained
E20241203 15:25:58.495795 594836 StaAnalyze.cc:324] The output port seg_out_0[0] is not constrained
E20241203 15:25:58.495808 594836 StaAnalyze.cc:324] The output port seg_out_0[0] is not constrained
E20241203 15:25:58.495823 594836 StaAnalyze.cc:324] The output port seg_out_0[1] is not constrained
E20241203 15:25:58.495838 594836 StaAnalyze.cc:324] The output port seg_out_0[1] is not constrained
E20241203 15:25:58.495854 594836 StaAnalyze.cc:324] The output port seg_out_0[2] is not constrained
E20241203 15:25:58.495867 594836 StaAnalyze.cc:324] The output port seg_out_0[2] is not constrained
E20241203 15:25:58.495883 594836 StaAnalyze.cc:324] The output port seg_out_0[3] is not constrained
E20241203 15:25:58.495898 594836 StaAnalyze.cc:324] The output port seg_out_0[3] is not constrained
I20241203 15:25:58.501912 594836 StaAnalyze.cc:577] analyze timing path end
I20241203 15:25:58.501938 594836 StaApplySdc.cc:694] apply sdc start
I20241203 15:25:58.501950 594836 StaApplySdc.cc:725] apply sdc end
I20241203 15:25:58.502034 594836 StaDataPropagation.cc:635] data bwd propagation start
I20241203 15:25:58.504312 595139 StaDataPropagation.cc:171] Thread 132120146085440 data bwd propagate found end vertex._249_:D
I20241203 15:25:58.504341 595141 StaDataPropagation.cc:171] Thread 132120167056960 data bwd propagate found end vertex._242_:D
I20241203 15:25:58.504352 595142 StaDataPropagation.cc:171] Thread 132120607458880 data bwd propagate found end vertex._239_:D
I20241203 15:25:58.504388 595143 StaDataPropagation.cc:171] Thread 132120596973120 data bwd propagate found end vertex._245_:D
I20241203 15:25:58.504420 595146 StaDataPropagation.cc:171] Thread 132120565515840 data bwd propagate found end vertex._246_:D
I20241203 15:25:58.504418 595141 StaDataPropagation.cc:171] Thread 132120167056960 data bwd propagate found end vertex.u1_ps2_dsh/_095_:D
I20241203 15:25:58.504403 595145 StaDataPropagation.cc:171] Thread 132120576001600 data bwd propagate found end vertex._244_:D
I20241203 15:25:58.504348 595140 StaDataPropagation.cc:171] Thread 132120156571200 data bwd propagate found end vertex._240_:D
I20241203 15:25:58.504374 595144 StaDataPropagation.cc:171] Thread 132120586487360 data bwd propagate found end vertex._241_:D
I20241203 15:25:58.504357 595138 StaDataPropagation.cc:171] Thread 132120135599680 data bwd propagate found end vertex._243_:D
I20241203 15:25:58.508558 594836 StaDataPropagation.cc:670] data bwd propagation end
I20241203 15:25:58.508594 594836 Sta.cc:2316] update timing end
[1;31m
  _____       _ _     _____        _         
 |_   _|     (_) |   |  __ \      | |        
   | |  _ __  _| |_  | |  | | __ _| |_ __ _  
   | | | '_ \| | __| | |  | |/ _` | __/ _` | 
  _| |_| | | | | |_  | |__| | (_| | || (_| | 
 |_____|_| |_|_|\__| |_____/ \__,_|\__\__,_| 
                                             
[0m
[1;35m
  ______ _        ______                      _    
 |  ____(_)      |  ____|                    | |   
 | |__   ___  __ | |__ __ _ _ __   ___  _   _| |_  
 |  __| | \ \/ / |  __/ _` | '_ \ / _ \| | | | __| 
 | |    | |>  <  | | | (_| | | | | (_) | |_| | |_  
 |_|    |_/_/\_\ |_|  \__,_|_| |_|\___/ \__,_|\__| 
                                                   
[0m
I20241203 15:25:58.509757 594836 FixFanout.cpp:55] [Result: ] Find 2 Net with fanout violation.
I20241203 15:25:58.509773 594836 FixFanout.cpp:56] [Result: ] Insert 2 Buffers.
iNO fixfanout run successfully.
I20241203 15:25:58.509893 594836 verilog_write.cpp:55] start write verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.fixed.v
I20241203 15:25:58.518193 594836 verilog_write.cpp:73] finish write verilog file /home/yjx/Mystudy/yjx_learn/Learn_ver/ex7/PS2/yosys_sta/result/ps2_top-500MHz/ps2_top.netlist.fixed.v
