{
    "DESIGN_NAME": "tt_um_cpu",
    "VERILOG_FILES": [
        "dir::tt_um_CPU.v",
        "dir::ALU.v",
        "dir::BranchUnit.v",
        "dir::ControlUnit.v",
        "dir::DataMemory.v",
        "dir::FlagRegister.v",
        "dir::ProgramCounter.v",
        "dir::ProgramMemory_SPI.v",
        "dir::register_file.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20
}
