<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"
"http://www.w3.org/TR/REC-html40/strict.dtd">
<HTML>
<HEAD>
	<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="text/html; charset=iso-8859-1">
	<TITLE>vxlib standard-cell on-line data book</TITLE>
	<LINK REL=HOME HREF="../../../index.html">
	<LINK REL=UP HREF="../../../index.html">
	<LINK REL=PREV HREF="../ssxlib013/lib_gif_index.html">
	<LINK REL=NEXT HREF="../vsclib013/lib_gif_index.html">
	<LINK REL=AUTHOR TITLE="Graham Petley" HREF="mailto:graham.petley@vlsitechnology.org">
	<META NAME="DESCRIPTION" CONTENT="on-line databook of the vxlib standard cell library
	with full layout and transistor schematics.">
	<META NAME="GENERATOR" CONTENT="La mano di Petlio">
	<META NAME="CREATED" CONTENT="20030920;8534400">
	<META NAME="CHANGED" CONTENT="20070527;1630000">
	<LINK REL="icon" HREF="../../logo.gif" TYPE="image/x-icon">
	<LINK REL="STYLESHEET" HREF="../../moslibraries.css" TYPE="text/css">
</HEAD>
<BODY>
<DIV CLASS="pagebox">
<TABLE CLASS="nav" BORDER=0>
<TR>
<TD>
<A HREF="../../../index.html">vlsitechnology.org</A>
<A HREF="lib_gif_index.html">/vxlib</A></TD>
<TD CLASS="nav">
<UL CLASS="dir">
<LI><A HREF="../../../index.html">UP</A></LI>
<LI><A HREF="../ssxlib013/lib_gif_index.html">PREV</A></LI>
<LI><A HREF="../vsclib013/lib_gif_index.html">NEXT</A></LI>
</UL></TD></TR>
<TR><TD COLSPAN=2>
<H1 CLASS="content">vxlib standard cell library</H1>
</TD></TR></TABLE>

<DIV CLASS="col_1">
<P>Web data books
<UL CLASS="links">
<LI><A HREF="../sxlib013/lib_gif_index.html">sxlib</A></LI>
<LI><A HREF="../ssxlib013/lib_gif_index.html">ssxlib</A></LI>
<LI><A HREF="../vxlib013/lib_gif_index.html" CLASS="current">vxlib</A></LI>
<LI><A HREF="../vsclib013/lib_gif_index.html">vsclib</A></LI>
<LI><A HREF="../wsclib013/lib_gif_index.html">wsclib</A></LI>
<LI><A HREF="../vgalib013/lib_gif_index.html">vgalib</A></LI>
<LI><A HREF="../rgalib013/lib_gif_index.html">rgalib</A></LI>
</UL>
</DIV>

<DIV CLASS="col_2">
<P CLASS="first">
Viewable GIF files for the <B>vxlib</B>. This release contains
<B>96</B> basic inverting and non-inverting gates.
Each cell has a typical timing arc and input pin capacitance in
0.13&micro;m generic technology,
along with its leakage and dynamic power, size,
layout, and the transistor schematic.
Transistor sizes are given in lambda, where for this 0.13&micro;m
technology, lambda=0.055&micro;m.
The cell height is 100&nbsp;lambda (5.5&micro;m) with power supply
rails 12&nbsp;lambda (0.66&micro;m) wide.
The maximum P&nbsp;and N&nbsp;transistor widths before folding are 39&lambda;
and 33&lambda; respectively. Cells from the <B>vxlib</B> can
be mixed with cells from the <B>ssxlib</B>.
</DIV>

<DIV CLASS="pagebox">
<P>
<A HREF="../../vx_description.html">vxlib standard cell physical layout description</A><BR>
<A HREF="../../char_vxlib013.html">description of the vxlib characterisation methodology</A></P>

<P>
<A HREF="an2.html">an2 standard cell family, vxlib</A>
	<A HREF="an2.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2-AND gates</A><BR>
<A HREF="an3.html">an3 standard cell family, vxlib</A>
	<A HREF="an3.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 3-AND gates</A><BR>
<A HREF="an4.html">an4 standard cell family, vxlib</A>
	<A HREF="an4.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 4-AND gates</A><BR>
<A HREF="aoi21.html">aoi21 standard cell family, vxlib</A>
	<A HREF="aoi21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 AND-NOR gates</A><BR>
<A HREF="aoi22.html">aoi22 standard cell family, vxlib</A>
	<A HREF="aoi22.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/2 AND-NOR gates</A><BR>
<A HREF="aon21.html">aon21 standard cell family, vxlib</A>
	<A HREF="aon21.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/1 AND-OR gates</A><BR>
<A HREF="aon22.html">aon22 standard cell family, vxlib</A>
	<A HREF="aon22.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/2 AND-OR gates</A><BR>
<A HREF="bf1.html">bf1 standard cell family, vxlib</A>
	<SPAN CLASS="nohighlight"> &nbsp;&nbsp;9&times; non-inverting buffers</A><BR>
<A HREF="cgi2a.html">cgi2a standard cell family, vxlib</A>
	<A HREF="cgi2a.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; carry generator inverting gates with inverted input</A><BR>
<A HREF="cgi2.html">cgi2 standard cell family, vxlib</A>
	<A HREF="cgi2.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; carry generator inverting gates</A><BR>
<A HREF="cgn2.html">cgn2 standard cell family, vxlib</A>
	<A HREF="cgn2.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; carry generator non-inverting gates</A><BR>
<A HREF="ha2.html">ha2 standard cell family, vxlib</A>
	<A HREF="ha2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-bit half adder gates</A><BR>
<A HREF="iv1.html">iv1 standard cell family, vxlib</A>
	<A HREF="iv1.html" CLASS="nohighlight"> &nbsp;&nbsp;8&times; inverters</A><BR>
<A HREF="mxi2.html">mxi2 standard cell family, vxlib</A>
	<A HREF="mxi2.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; inverting 2-way muxes</A><BR>
<A HREF="nd2.html">nd2 standard cell family, vxlib</A>
	<A HREF="nd2.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 2-NAND gates</A><BR>
<A HREF="nd2a.html">nd2a standard cell family, vxlib</A>
	<A HREF="nd2a.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2-NAND gates with inverted input</A><BR>
<A HREF="nd2ab.html">nd2ab standard cell family, vxlib</A>
	<A HREF="nd2ab.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2-OR gates (faster and larger version using inverters and 2-NAND)</A><BR>
<A HREF="nd3.html">nd3 standard cell family, vxlib</A>
	<A HREF="nd3.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 3-NAND gates</A><BR>
<A HREF="nd4.html">nd4 standard cell family, vxlib</A>
	<A HREF="nd4.html" CLASS="nohighlight"> &nbsp;&nbsp;4&times; 4-NAND gates</A><BR>
<A HREF="nr2.html">nr2 standard cell family, vxlib</A>
	<A HREF="nr2.html" CLASS="nohighlight"> &nbsp;&nbsp;5&times; 2-NOR gates</A><BR>
<A HREF="nr3.html">nr3 standard cell family, vxlib</A>
	<A HREF="nr3.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 3-NOR gates</A><BR>
<A HREF="nr4.html">nr4 standard cell family, vxlib</A>
	<A HREF="nr4.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 4-NOR gates</A><BR>
<A HREF="oai21.html">oai21 standard cell family, vxlib</A>
	<A HREF="oai21.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/1 OR-NAND gates</A><BR>
<A HREF="oai22.html">oai22 standard cell family, vxlib</A>
	<A HREF="oai22.html" CLASS="nohighlight"> &nbsp;&nbsp;3&times; 2/2 OR-NAND gates</A><BR>
<A HREF="oan21.html">oan21 standard cell family, vxlib</A>
	<A HREF="oan21.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/1 OR-AND gates</A><BR>
<A HREF="oan22.html">oan22 standard cell family, vxlib</A>
	<A HREF="oan22.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2/2 OR-AND gates</A><BR>
<A HREF="or2.html">or2 standard cell family, vxlib</A>
	<A HREF="or2.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 2-OR gates</A><BR>
<A HREF="or3.html">or3 standard cell family, vxlib</A>
	<A HREF="or3.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 3-OR gates</A><BR>
<A HREF="or4.html">or4 standard cell family, vxlib</A>
	<A HREF="or4.html" CLASS="nohighlight"> &nbsp;&nbsp;1&times; 4-OR gates</A><BR>
<A HREF="xaoi21.html">xaoi21 standard cell family, vxlib</A>
	<A HREF="xaoi21.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2 input exclusive NOR gates with one AND input</A><BR>
<A HREF="xaon21.html">xaon21 standard cell family, vxlib</A>
	<A HREF="xaon21.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2 input exclusive OR gates with one AND input</A><BR>
<A HREF="xaon22.html">xaon22 standard cell family, vxlib</A>
	<A HREF="xaon22.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2 input exclusive OR gates with two AND inputs</A><BR>
<A HREF="xnr2.html">xnr2 standard cell family, vxlib</A>
	<A HREF="xnr2.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2 input exclusive NOR gates</A><BR>
<A HREF="xor2.html">xor2 standard cell family, vxlib</A>
	<A HREF="xor2.html" CLASS="nohighlight"> &nbsp;&nbsp;2&times; 2 input exclusive OR gates</A><BR>
<P></P>
<P></P>
<P><BR>
</DIV></DIV>
</BODY>
</HTML>