Fitter report for SoCKit_DCC
Sun Dec 20 21:19:11 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Dec 20 21:19:11 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; SoCKit_DCC                                  ;
; Top-level Entity Name           ; SoCKit_DCC                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C8ES                            ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 648 / 41,910 ( 2 % )                        ;
; Total registers                 ; 1427                                        ;
; Total pins                      ; 100 / 499 ( 20 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 71,488 / 5,662,720 ( 1 % )                  ;
; Total RAM Blocks                ; 10 / 553 ( 2 % )                            ;
; Total DSP Blocks                ; 2 / 112 ( 2 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 1 / 15 ( 7 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C8ES    ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Device I/O Standard                                                ; 2.5 V               ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ADA_DCO~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ADB_DCO~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; KEY[3]~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][12]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                        ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][12]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][13]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][14]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][15]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][16]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][17]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][18]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][19]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][20]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][21]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][22]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][23]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][24]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~mac_pl[0][25]                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; RESULTA          ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AY               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; BX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8                                                     ; AX               ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                   ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|count[24]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|count[24]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[16]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[16]~DUPLICATE                              ;                  ;                       ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[21]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block|data_out_wire[21]~DUPLICATE                              ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+-------------------+----------------+--------------+------------+---------------+----------------+
; Name              ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+-------------------+----------------+--------------+------------+---------------+----------------+
; Location          ;                ;              ; EXT_IN_P   ; PIN_AA26      ; QSF Assignment ;
; I/O Standard      ; SoCKit_DCC     ;              ; EXT_IN_P   ; LVDS          ; QSF Assignment ;
; Input Termination ; SoCKit_DCC     ;              ; EXT_IN_P   ; OCT 100 OHMS  ; QSF Assignment ;
+-------------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2697 ) ; 0.00 % ( 0 / 2697 )        ; 0.00 % ( 0 / 2697 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2697 ) ; 0.00 % ( 0 / 2697 )        ; 0.00 % ( 0 / 2697 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1236 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 291 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 982 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 25 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 648 / 41,910          ; 2 %   ;
; ALMs needed [=A-B+C]                                        ; 648                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 863 / 41,910          ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 270                   ;       ;
;         [b] ALMs used for LUT logic                         ; 193                   ;       ;
;         [c] ALMs used for registers                         ; 400                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 215 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41,910            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 127 / 4,191           ; 3 %   ;
;     -- Logic LABs                                           ; 127                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 840                   ;       ;
;     -- 7 input functions                                    ; 8                     ;       ;
;     -- 6 input functions                                    ; 135                   ;       ;
;     -- 5 input functions                                    ; 124                   ;       ;
;     -- 4 input functions                                    ; 110                   ;       ;
;     -- <=3 input functions                                  ; 463                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 509                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,427                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,338 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 89 / 83,820           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,386                 ;       ;
;         -- Routing optimization registers                   ; 41                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 100 / 499             ; 20 %  ;
;     -- Clock pins                                           ; 6 / 11                ; 55 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 10 / 553              ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 71,488 / 5,662,720    ; 1 %   ;
; Total block memory implementation bits                      ; 102,400 / 5,662,720   ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 112               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 8                     ;       ;
;     -- Global clocks                                        ; 7 / 16                ; 44 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.9% / 0.8% / 1.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 22.1% / 22.6% / 20.9% ;       ;
; Maximum fan-out                                             ; 823                   ;       ;
; Highest non-global fan-out                                  ; 247                   ;       ;
; Total fan-out                                               ; 8603                  ;       ;
; Average fan-out                                             ; 2.86                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 213 / 41910 ( < 1 % ) ; 60 / 41910 ( < 1 % ) ; 110 / 41910 ( < 1 % ) ; 266 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 213                   ; 60                   ; 110                   ; 266                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 283 / 41910 ( < 1 % ) ; 73 / 41910 ( < 1 % ) ; 120 / 41910 ( < 1 % ) ; 388 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 124                   ; 14                   ; 43                    ; 89                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 40                    ; 37                   ; 55                    ; 62                             ; 0                              ;
;         [c] ALMs used for registers                         ; 119                   ; 22                   ; 22                    ; 237                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 70 / 41910 ( < 1 % )  ; 13 / 41910 ( < 1 % ) ; 10 / 41910 ( < 1 % )  ; 122 / 41910 ( < 1 % )          ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 57 / 4191 ( 1 % )     ; 13 / 4191 ( < 1 % )  ; 19 / 4191 ( < 1 % )   ; 48 / 4191 ( 1 % )              ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 57                    ; 13                   ; 19                    ; 48                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 316                   ; 91                   ; 162                   ; 271                            ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 4                    ; 4                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 17                    ; 12                   ; 37                    ; 69                             ; 0                              ;
;     -- 5 input functions                                    ; 23                    ; 15                   ; 31                    ; 55                             ; 0                              ;
;     -- 4 input functions                                    ; 50                    ; 17                   ; 23                    ; 20                             ; 0                              ;
;     -- <=3 input functions                                  ; 226                   ; 43                   ; 67                    ; 127                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 150                   ; 33                   ; 32                    ; 294                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 485 / 83820 ( < 1 % ) ; 72 / 83820 ( < 1 % ) ; 129 / 83820 ( < 1 % ) ; 652 / 83820 ( < 1 % )          ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 38 / 83820 ( < 1 % )  ; 1 / 83820 ( < 1 % )  ; 10 / 83820 ( < 1 % )  ; 40 / 83820 ( < 1 % )           ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 500                   ; 72                   ; 129                   ; 685                            ; 0                              ;
;         -- Routing optimization registers                   ; 23                    ; 1                    ; 10                    ; 7                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 99                    ; 0                    ; 0                     ; 0                              ; 1                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 14144                 ; 0                    ; 0                     ; 57344                          ; 0                              ;
; Total block memory implementation bits                      ; 40960                 ; 0                    ; 0                     ; 61440                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 4 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )       ; 6 / 553 ( 1 % )                ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 2 / 112 ( 1 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 3 / 116 ( 2 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 4 / 116 ( 3 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 699                   ; 63                   ; 213                   ; 1030                           ; 1                              ;
;     -- Registered Input Connections                         ; 531                   ; 28                   ; 147                   ; 748                            ; 0                              ;
;     -- Output Connections                                   ; 82                    ; 43                   ; 414                   ; 35                             ; 1432                           ;
;     -- Registered Output Connections                        ; 56                    ; 41                   ; 382                   ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 3223                  ; 599                  ; 1623                  ; 3966                           ; 1506                           ;
;     -- Registered Connections                               ; 1470                  ; 382                  ; 1187                  ; 2341                           ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;                                ;
;     -- Top                                                  ; 22                    ; 39                   ; 153                   ; 56                             ; 511                            ;
;     -- pzdyqx:nabboc                                        ; 39                    ; 0                    ; 37                    ; 0                              ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 153                   ; 37                   ; 20                    ; 235                            ; 182                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 56                    ; 0                    ; 235                   ; 64                             ; 710                            ;
;     -- hard_block:auto_generated_inst                       ; 511                   ; 30                   ; 182                   ; 710                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 84                    ; 11                   ; 144                   ; 207                            ; 5                              ;
;     -- Output Ports                                         ; 81                    ; 4                    ; 161                   ; 71                             ; 14                             ;
;     -- Bidir Ports                                          ; 11                    ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 35                             ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 93                    ; 57                             ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 11                    ; 20                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 48                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 12                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 108                   ; 86                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 113                   ; 100                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 91                    ; 59                             ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADA_DCO    ; H15   ; 8A       ; 40           ; 81           ; 0            ; 14                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[0]   ; E2    ; 8A       ; 8            ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[10]  ; A8    ; 8A       ; 34           ; 81           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[11]  ; A9    ; 8A       ; 34           ; 81           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[12]  ; C9    ; 8A       ; 28           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[13]  ; C10   ; 8A       ; 28           ; 81           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[1]   ; E3    ; 8A       ; 8            ; 81           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[2]   ; C4    ; 8A       ; 20           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[3]   ; D5    ; 8A       ; 20           ; 81           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[4]   ; C5    ; 8A       ; 22           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[5]   ; D6    ; 8A       ; 22           ; 81           ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[6]   ; F6    ; 8A       ; 2            ; 81           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[7]   ; G7    ; 8A       ; 2            ; 81           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[8]   ; D7    ; 8A       ; 18           ; 81           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_D[9]   ; E8    ; 8A       ; 18           ; 81           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADA_OR     ; E4    ; 8A       ; 10           ; 81           ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_DCO    ; G15   ; 8A       ; 40           ; 81           ; 17           ; 14                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[0]   ; H7    ; 8A       ; 16           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[10]  ; G11   ; 8A       ; 10           ; 81           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[11]  ; G12   ; 8A       ; 10           ; 81           ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[12]  ; H12   ; 8A       ; 20           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[13]  ; H13   ; 8A       ; 20           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[1]   ; J7    ; 8A       ; 16           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[2]   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[3]   ; K7    ; 8A       ; 8            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[4]   ; J9    ; 8A       ; 4            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[5]   ; J10   ; 8A       ; 4            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[6]   ; F10   ; 8A       ; 6            ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[7]   ; G10   ; 8A       ; 6            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[8]   ; J12   ; 8A       ; 12           ; 81           ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_D[9]   ; K12   ; 8A       ; 12           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; ADB_OR     ; H8    ; 8A       ; 24           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; AIC_DOUT   ; H14   ; 8A       ; 28           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLKIN1     ; J14   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 147                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 130                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 162                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B3B ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B4A ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B5B ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B8A ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; W25   ; 5B       ; 89           ; 20           ; 43           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; V25   ; 5B       ; 89           ; 20           ; 60           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; XT_IN_N    ; AB27  ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; XT_IN_P    ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADA_OE     ; D4    ; 8A       ; 10           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADA_SPI_CS ; C3    ; 8A       ; 14           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADB_OE     ; G8    ; 8A       ; 24           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADB_SPI_CS ; F9    ; 8A       ; 2            ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AIC_DIN    ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AIC_SPI_CS ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AIC_XCLK   ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CLKOUT0    ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[0]      ; B8    ; 8A       ; 30           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[10]     ; C2    ; 8A       ; 12           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[11]     ; D2    ; 8A       ; 12           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[12]     ; D1    ; 8A       ; 6            ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[13]     ; E1    ; 8A       ; 6            ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[1]      ; C8    ; 8A       ; 30           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[2]      ; B7    ; 8A       ; 32           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[3]      ; C7    ; 8A       ; 32           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[4]      ; A5    ; 8A       ; 26           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[5]      ; A6    ; 8A       ; 26           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[6]      ; A3    ; 8A       ; 24           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[7]      ; A4    ; 8A       ; 24           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[8]      ; B1    ; 8A       ; 16           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DA[9]      ; B2    ; 8A       ; 16           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[0]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[10]     ; B5    ; 8A       ; 14           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[11]     ; B6    ; 8A       ; 14           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[12]     ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[13]     ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[1]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[2]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[3]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[4]      ; D10   ; 8A       ; 34           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[5]      ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[6]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[7]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[8]      ; D9    ; 8A       ; 30           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DB[9]      ; E9    ; 8A       ; 30           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]     ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]     ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]     ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]     ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SCL        ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD_SCLK      ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AD_SDIO      ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AIC_BCLK     ; B13   ; 8A       ; 40           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AIC_LRCIN    ; B11   ; 8A       ; 36           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AIC_LRCOUT   ; G13   ; 8A       ; 28           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_CLK_A_N ; E6    ; 8A       ; 4            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_CLK_A_P ; E7    ; 8A       ; 4            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_CLK_B_N ; A10   ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_CLK_B_P ; A11   ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; J1_152       ; F14   ; 8A       ; 36           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; SDA          ; AE29  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 8 / 32 ( 25 % )   ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 1 / 48 ( 2 % )    ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 1 / 80 ( 1 % )    ; 1.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 80 / 80 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; DA[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; DA[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A             ; DA[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; DA[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; ADA_D[10]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A             ; ADA_D[11]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 465        ; 8A             ; FPGA_CLK_B_N           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; FPGA_CLK_B_P           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; AIC_SPI_CS             ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; OSC_50_B4A             ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA22     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; XT_IN_P                ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; SCL                    ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo    ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; XT_IN_N                ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB29     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC26     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; SW[2]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; SW[3]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; LED[3]                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; KEY[2]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; LED[1]                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; KEY[3]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD15     ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; CLKOUT0                ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ; 39         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; KEY[0]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; LED[2]                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; KEY[1]                 ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; SDA                    ; bidir  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; LED[0]                 ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; OSC_50_B3B             ; input  ; 1.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF17     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF27     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG4      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH11     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH21     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ18     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AJ28     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AJ30     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK5      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK15     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK25     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ; 509        ; 8A             ; DA[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; DA[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; AD_SDIO                ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; DB[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 510        ; 8A             ; DB[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 477        ; 8A             ; DA[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 481        ; 8A             ; DA[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; AIC_LRCIN              ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; DB[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; AIC_BCLK               ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; DA[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; ADA_SPI_CS             ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; ADA_D[2]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A             ; ADA_D[4]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; DA[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 479        ; 8A             ; DA[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; ADA_D[12]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 483        ; 8A             ; ADA_D[13]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; AIC_DIN                ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; DB[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D1       ; 529        ; 8A             ; DA[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; DA[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; ADA_OE                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 499        ; 8A             ; ADA_D[3]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A             ; ADA_D[5]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 505        ; 8A             ; ADA_D[8]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; DB[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ; 472        ; 8A             ; DB[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; DB[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; DB[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D23      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0              ;        ;              ;                     ; --           ;                 ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E1       ; 527        ; 8A             ; DA[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; ADA_D[0]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; ADA_D[1]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E4       ; 519        ; 8A             ; ADA_OR                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; FPGA_CLK_A_N           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; FPGA_CLK_A_P           ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E8       ; 503        ; 8A             ; ADA_D[9]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8A             ; DB[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; DB[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; DB[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; DB[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; ADA_D[6]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; AD_SCLK                ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; ADB_SPI_CS             ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; ADB_D[6]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; DB[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; DB[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; J1_152                 ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; AIC_XCLK               ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G1       ;            ;                ; RREF                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; ADA_D[7]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; ADB_OE                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; ADB_D[7]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; ADB_D[10]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; ADB_D[11]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; AIC_LRCOUT             ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; ADB_DCO                ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; ADB_D[0]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; ADB_OR                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; ADB_D[12]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; ADB_D[13]              ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; AIC_DOUT               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; ADA_DCO                ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H21      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J1       ; 3          ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; ADB_D[1]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; ADB_D[4]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; ADB_D[5]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; ADB_D[8]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; CLKIN1                 ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; ADB_D[3]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; ADB_D[2]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; ADB_D[9]               ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; OSC_50_B8A             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS             ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; M18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ; 11         ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; N17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P23      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R1       ; 19         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T22      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ; 23         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U21      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U29      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms    ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; SW[1]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W1       ; 27         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                    ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W25      ; 244        ; 5B             ; SW[0]                  ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W28      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL              ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; OSC_50_B5B             ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y30      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; LED[0]       ; Missing drive strength and slew rate ;
; LED[1]       ; Missing drive strength and slew rate ;
; LED[2]       ; Missing drive strength and slew rate ;
; LED[3]       ; Missing drive strength and slew rate ;
; ADA_OE       ; Missing drive strength and slew rate ;
; ADA_SPI_CS   ; Missing drive strength and slew rate ;
; ADB_OE       ; Missing drive strength and slew rate ;
; ADB_SPI_CS   ; Missing drive strength and slew rate ;
; AIC_DIN      ; Missing drive strength and slew rate ;
; AIC_SPI_CS   ; Missing drive strength and slew rate ;
; AIC_XCLK     ; Missing drive strength and slew rate ;
; CLKOUT0      ; Missing drive strength and slew rate ;
; DA[0]        ; Missing drive strength and slew rate ;
; DA[1]        ; Missing drive strength and slew rate ;
; DA[2]        ; Missing drive strength and slew rate ;
; DA[3]        ; Missing drive strength and slew rate ;
; DA[4]        ; Missing drive strength and slew rate ;
; DA[5]        ; Missing drive strength and slew rate ;
; DA[6]        ; Missing drive strength and slew rate ;
; DA[7]        ; Missing drive strength and slew rate ;
; DA[8]        ; Missing drive strength and slew rate ;
; DA[9]        ; Missing drive strength and slew rate ;
; DA[10]       ; Missing drive strength and slew rate ;
; DA[11]       ; Missing drive strength and slew rate ;
; DA[12]       ; Missing drive strength and slew rate ;
; DA[13]       ; Missing drive strength and slew rate ;
; DB[0]        ; Missing drive strength and slew rate ;
; DB[1]        ; Missing drive strength and slew rate ;
; DB[2]        ; Missing drive strength and slew rate ;
; DB[3]        ; Missing drive strength and slew rate ;
; DB[4]        ; Missing drive strength and slew rate ;
; DB[5]        ; Missing drive strength and slew rate ;
; DB[6]        ; Missing drive strength and slew rate ;
; DB[7]        ; Missing drive strength and slew rate ;
; DB[8]        ; Missing drive strength and slew rate ;
; DB[9]        ; Missing drive strength and slew rate ;
; DB[10]       ; Missing drive strength and slew rate ;
; DB[11]       ; Missing drive strength and slew rate ;
; DB[12]       ; Missing drive strength and slew rate ;
; DB[13]       ; Missing drive strength and slew rate ;
; SCL          ; Missing drive strength and slew rate ;
; SDA          ; Missing drive strength and slew rate ;
; AD_SCLK      ; Missing drive strength and slew rate ;
; AD_SDIO      ; Missing drive strength and slew rate ;
; AIC_BCLK     ; Missing drive strength and slew rate ;
; AIC_LRCIN    ; Missing drive strength and slew rate ;
; AIC_LRCOUT   ; Missing drive strength and slew rate ;
; FPGA_CLK_A_N ; Missing drive strength and slew rate ;
; FPGA_CLK_A_P ; Missing drive strength and slew rate ;
; FPGA_CLK_B_N ; Missing drive strength and slew rate ;
; FPGA_CLK_B_P ; Missing drive strength and slew rate ;
; J1_152       ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                                                     ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                                                     ; Integer PLL               ;
;     -- PLL Location                                                                                                                                 ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                      ; Regional Clock            ;
;     -- PLL Bandwidth                                                                                                                                ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                                      ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                                                    ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                                                   ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                                            ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                           ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                                                            ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                                            ; 108.333333 MHz            ;
;     -- PLL Enable                                                                                                                                   ; On                        ;
;     -- PLL Fractional Division                                                                                                                      ; N/A                       ;
;     -- M Counter                                                                                                                                    ; 12                        ;
;     -- N Counter                                                                                                                                    ; 2                         ;
;     -- PLL Refclk Select                                                                                                                            ;                           ;
;             -- PLL Refclk Select Location                                                                                                           ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                   ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                                                   ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                                      ; N/A                       ;
;             -- CORECLKIN source                                                                                                                     ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                                                   ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                                                    ; N/A                       ;
;             -- RXIQCLKIN source                                                                                                                     ; N/A                       ;
;             -- CLKIN(0) source                                                                                                                      ; OSC_50_B3B~input          ;
;             -- CLKIN(1) source                                                                                                                      ; N/A                       ;
;             -- CLKIN(2) source                                                                                                                      ; N/A                       ;
;             -- CLKIN(3) source                                                                                                                      ; N/A                       ;
;     -- PLL Output Counter                                                                                                                           ;                           ;
;         -- SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                               ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y7_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                               ; On                        ;
;             -- Duty Cycle                                                                                                                           ; 50.0000                   ;
;             -- Phase Shift                                                                                                                          ; 0.000000 degrees          ;
;             -- C Counter                                                                                                                            ; 3                         ;
;             -- C Counter PH Mux PRST                                                                                                                ; 0                         ;
;             -- C Counter PRST                                                                                                                       ; 1                         ;
;         -- SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll3~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                               ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                               ; On                        ;
;             -- Duty Cycle                                                                                                                           ; 50.0000                   ;
;             -- Phase Shift                                                                                                                          ; 180.000000 degrees        ;
;             -- C Counter                                                                                                                            ; 3                         ;
;             -- C Counter PH Mux PRST                                                                                                                ; 4                         ;
;             -- C Counter PRST                                                                                                                       ; 2                         ;
;         -- SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll4~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                                               ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y8_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                               ; On                        ;
;             -- Duty Cycle                                                                                                                           ; 50.0000                   ;
;             -- Phase Shift                                                                                                                          ; 270.000000 degrees        ;
;             -- C Counter                                                                                                                            ; 3                         ;
;             -- C Counter PH Mux PRST                                                                                                                ; 2                         ;
;             -- C Counter PRST                                                                                                                       ; 3                         ;
;                                                                                                                                                     ;                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |SoCKit_DCC                                                                                                                             ; 648.0 (1.5)          ; 862.0 (1.5)                      ; 214.0 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 840 (3)             ; 1427 (0)                  ; 0 (0)         ; 71488             ; 10    ; 2          ; 100  ; 0            ; |SoCKit_DCC                                                                                                                                                                                                                                                                                                                                            ; SoCKit_DCC                         ; work         ;
;    |SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|                                                                                                  ; 211.0 (48.8)         ; 280.5 (94.8)                     ; 69.5 (46.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 313 (85)            ; 523 (162)                 ; 0 (0)         ; 14144             ; 4     ; 2          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins                                                                                                                                                                                                                                                                                                          ; SoCKit_DCC_TOP                     ; work         ;
;       |a2d_data_a:a2d_data_a_inst|                                                                                                      ; 20.2 (0.0)           ; 21.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                               ; a2d_data_a                         ; work         ;
;          |altsource_probe:altsource_probe_component|                                                                                    ; 20.2 (0.0)           ; 21.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                     ; altsource_probe                    ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 20.2 (1.5)           ; 21.7 (1.5)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (3)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                      ; altsource_probe_body               ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 18.7 (11.7)          ; 20.2 (11.7)                      ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (8)              ; 27 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                               ; altsource_probe_impl               ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 7.0 (7.0)            ; 8.5 (8.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                     ; sld_rom_sr                         ; work         ;
;       |a2d_data_b:a2d_data_b_inst|                                                                                                      ; 21.2 (0.0)           ; 21.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst                                                                                                                                                                                                                                                                               ; a2d_data_b                         ; work         ;
;          |altsource_probe:altsource_probe_component|                                                                                    ; 21.2 (0.0)           ; 21.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                     ; altsource_probe                    ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 21.2 (1.3)           ; 21.2 (1.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (3)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                      ; altsource_probe_body               ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 19.8 (12.2)          ; 19.9 (12.2)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 27 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                               ; altsource_probe_impl               ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                     ; sld_rom_sr                         ; work         ;
;       |add:add_inst|                                                                                                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst                                                                                                                                                                                                                                                                                             ; add                                ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                                                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                           ; lpm_add_sub                        ; work         ;
;             |add_sub_tih:auto_generated|                                                                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tih:auto_generated                                                                                                                                                                                                                                ; add_sub_tih                        ; work         ;
;       |lpm_10M_nco:NCO_10MHz_inst|                                                                                                      ; 54.5 (0.0)           ; 69.0 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 144 (0)                   ; 0 (0)         ; 4160              ; 2     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst                                                                                                                                                                                                                                                                               ; lpm_10M_nco                        ; work         ;
;          |lpm_10M_nco_st:lpm_10M_nco_st_inst|                                                                                           ; 54.5 (0.0)           ; 69.0 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 144 (0)                   ; 0 (0)         ; 4160              ; 2     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst                                                                                                                                                                                                                                            ; lpm_10M_nco_st                     ; work         ;
;             |asj_altqmcpipe:ux000|                                                                                                      ; 16.5 (0.5)           ; 16.5 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 41 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                       ; asj_altqmcpipe                     ; work         ;
;                |lpm_add_sub:acc|                                                                                                        ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                       ; lpm_add_sub                        ; work         ;
;                   |add_sub_hth:auto_generated|                                                                                          ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                            ; add_sub_hth                        ; work         ;
;             |asj_dxx:ux002|                                                                                                             ; 11.2 (2.2)           ; 15.6 (6.6)                       ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 26 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002                                                                                                                                                                                                                              ; asj_dxx                            ; work         ;
;                |lpm_add_sub:ux014|                                                                                                      ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                            ; lpm_add_sub                        ; work         ;
;                   |add_sub_imh:auto_generated|                                                                                          ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated                                                                                                                                                                                 ; add_sub_imh                        ; work         ;
;             |asj_dxx_g:ux001|                                                                                                           ; 7.5 (7.5)            ; 10.5 (10.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                            ; asj_dxx_g                          ; work         ;
;             |asj_gam_dp:ux008|                                                                                                          ; 2.8 (2.8)            ; 7.4 (7.4)                        ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                           ; asj_gam_dp                         ; work         ;
;             |asj_nco_as_m_cen:ux0122|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                    ; asj_nco_as_m_cen                   ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                   ; altsyncram                         ; work         ;
;                   |altsyncram_otf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_otf1:auto_generated                                                                                                                                                    ; altsyncram_otf1                    ; work         ;
;             |asj_nco_as_m_cen:ux0123|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                    ; asj_nco_as_m_cen                   ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                   ; altsyncram                         ; work         ;
;                   |altsyncram_jtf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1664              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated                                                                                                                                                    ; altsyncram_jtf1                    ; work         ;
;             |asj_nco_as_m_dp_cen:ux0220|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 832               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                 ; asj_nco_as_m_dp_cen                ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 832               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram                         ; work         ;
;                   |altsyncram_p2e2:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 832               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p2e2:auto_generated                                                                                                                                                  ; altsyncram_p2e2                    ; work         ;
;             |asj_nco_mady_cen:m0|                                                                                                       ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                        ; asj_nco_mady_cen                   ; work         ;
;                |altmult_add:ALTMULT_ADD_component|                                                                                      ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                      ; altmult_add                        ; work         ;
;                   |mult_add_qnm2:auto_generated|                                                                                        ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated                                                                                                                                                         ; mult_add_qnm2                      ; work         ;
;                      |mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1                                                                                                     ; mult_add_qnm2_altera_mult_add_dc5g ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl2|                                                                      ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                            ; altera_mult_add_rtl                ; work         ;
;                            |ama_adder_function:final_adder_block|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                       ; ama_adder_function                 ; work         ;
;                            |ama_register_function:output_reg_block|                                                                     ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                     ; ama_register_function              ; work         ;
;             |asj_nco_mob_w:blk0|                                                                                                        ; 10.5 (4.0)           ; 13.0 (6.5)                       ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (3)              ; 27 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                         ; asj_nco_mob_w                      ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|                                                                                      ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                       ; lpm_add_sub                        ; work         ;
;                   |add_sub_40l:auto_generated|                                                                                          ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated                                                                                                                                                            ; add_sub_40l                        ; work         ;
;       |lpm_nco:NCO_1MHz_inst|                                                                                                           ; 62.8 (0.0)           ; 70.3 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 163 (0)                   ; 0 (0)         ; 9984              ; 2     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst                                                                                                                                                                                                                                                                                    ; lpm_nco                            ; work         ;
;          |lpm_nco_st:lpm_nco_st_inst|                                                                                                   ; 62.8 (0.0)           ; 70.3 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 163 (0)                   ; 0 (0)         ; 9984              ; 2     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst                                                                                                                                                                                                                                                         ; lpm_nco_st                         ; work         ;
;             |asj_altqmcpipe:ux000|                                                                                                      ; 18.0 (4.0)           ; 18.0 (4.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 49 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                    ; asj_altqmcpipe                     ; work         ;
;                |lpm_add_sub:acc|                                                                                                        ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                    ; lpm_add_sub                        ; work         ;
;                   |add_sub_hth:auto_generated|                                                                                          ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated                                                                                                                                                                                         ; add_sub_hth                        ; work         ;
;             |asj_dxx:ux002|                                                                                                             ; 15.3 (4.8)           ; 16.0 (5.5)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 32 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                           ; asj_dxx                            ; work         ;
;                |lpm_add_sub:ux014|                                                                                                      ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                         ; lpm_add_sub                        ; work         ;
;                   |add_sub_cmh:auto_generated|                                                                                          ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated                                                                                                                                                                                              ; add_sub_cmh                        ; work         ;
;             |asj_dxx_g:ux001|                                                                                                           ; 8.5 (8.5)            ; 10.5 (10.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                         ; asj_dxx_g                          ; work         ;
;             |asj_gam_dp:ux008|                                                                                                          ; 3.8 (3.8)            ; 7.5 (7.5)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008                                                                                                                                                                                                                                        ; asj_gam_dp                         ; work         ;
;             |asj_nco_as_m_cen:ux0122|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122                                                                                                                                                                                                                                 ; asj_nco_as_m_cen                   ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                                                                                                                                                                                ; altsyncram                         ; work         ;
;                   |altsyncram_ekf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_ekf1:auto_generated                                                                                                                                                                 ; altsyncram_ekf1                    ; work         ;
;             |asj_nco_as_m_cen:ux0123|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123                                                                                                                                                                                                                                 ; asj_nco_as_m_cen                   ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                                                                                                                                                                                ; altsyncram                         ; work         ;
;                   |altsyncram_9kf1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_9kf1:auto_generated                                                                                                                                                                 ; altsyncram_9kf1                    ; work         ;
;             |asj_nco_as_m_dp_cen:ux0220|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                                                                                                                                                                              ; asj_nco_as_m_dp_cen                ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                                                                                                                                                                              ; altsyncram                         ; work         ;
;                   |altsyncram_msd2:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_msd2:auto_generated                                                                                                                                                               ; altsyncram_msd2                    ; work         ;
;             |asj_nco_mady_cen:m0|                                                                                                       ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0                                                                                                                                                                                                                                     ; asj_nco_mady_cen                   ; work         ;
;                |altmult_add:ALTMULT_ADD_component|                                                                                      ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                   ; altmult_add                        ; work         ;
;                   |mult_add_qnm2:auto_generated|                                                                                        ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated                                                                                                                                                                      ; mult_add_qnm2                      ; work         ;
;                      |mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|                                                              ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1                                                                                                                  ; mult_add_qnm2_altera_mult_add_dc5g ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl2|                                                                      ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2                                                                         ; altera_mult_add_rtl                ; work         ;
;                            |ama_adder_function:final_adder_block|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block                                    ; ama_adder_function                 ; work         ;
;                            |ama_register_function:output_reg_block|                                                                     ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_register_function:output_reg_block                                  ; ama_register_function              ; work         ;
;             |asj_nco_mob_w:blk0|                                                                                                        ; 11.6 (5.1)           ; 12.0 (5.5)                       ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (3)              ; 27 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0                                                                                                                                                                                                                                      ; asj_nco_mob_w                      ; work         ;
;                |lpm_add_sub:lpm_add_sub_component|                                                                                      ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                                                                                                                                                                                    ; lpm_add_sub                        ; work         ;
;                   |add_sub_40l:auto_generated|                                                                                          ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated                                                                                                                                                                         ; add_sub_40l                        ; work         ;
;       |lpm_pll:pll_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst                                                                                                                                                                                                                                                                                         ; lpm_pll                            ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                 ; altpll                             ; work         ;
;             |lpm_pll_altpll:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated                                                                                                                                                                                                                                   ; lpm_pll_altpll                     ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 60.0 (0.0)           ; 73.0 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 60.0 (6.4)           ; 73.0 (7.0)                       ; 13.0 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 73 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                        ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (15.0)                      ; 6.0 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.2 (16.2)          ; 19.0 (19.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                           ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.6 (10.6)          ; 15.5 (15.5)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                           ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 8.0 (8.0)            ; 9.5 (9.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109.5 (0.5)          ; 119.0 (0.5)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (1)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 109.0 (0.0)          ; 118.5 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 109.0 (0.0)          ; 118.5 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 109.0 (1.8)          ; 118.5 (3.8)                      ; 9.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (1)             ; 139 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107.2 (0.0)          ; 114.7 (0.0)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (0)             ; 131 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107.2 (82.7)         ; 114.7 (89.1)                     ; 7.5 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (119)           ; 131 (97)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14.2 (14.2)          ; 14.5 (14.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 11.1 (11.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 266.0 (2.1)          ; 388.0 (24.1)                     ; 122.0 (22.0)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 271 (2)             ; 692 (56)                  ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 264.0 (0.0)          ; 364.0 (0.0)                      ; 100.0 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (0)             ; 636 (0)                   ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 264.0 (57.0)         ; 364.0 (105.6)                    ; 100.0 (48.6)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (68)            ; 636 (197)                 ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23.8 (23.2)          ; 33.0 (32.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                         ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                         ; work         ;
;                |altsyncram_nd84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 57344             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated                                                                                                                                                 ; altsyncram_nd84                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 2.0 (2.0)            ; 7.0 (7.0)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 48.0 (48.0)          ; 55.3 (55.3)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 48.6 (0.7)           ; 78.0 (0.7)                       ; 29.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (1)              ; 159 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 38.6 (0.0)           ; 66.3 (0.0)                       ; 27.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 18.5 (18.5)          ; 36.5 (36.5)                      ; 18.0 (18.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                       ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20.1 (0.0)           ; 29.8 (0.0)                       ; 9.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8.3 (4.5)            ; 9.0 (4.5)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 57.3 (5.7)           ; 57.7 (5.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (11)             ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                        ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                             ; cntr_89i                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                        ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                      ; cntr_22j                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                        ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                        ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 11.3 (11.3)          ; 11.5 (11.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 15.3 (15.3)          ; 15.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_DCC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; OSC_50_B4A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B5B   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B8A   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LED[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[2]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_OE       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADA_SPI_CS   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADB_OE       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADB_SPI_CS   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_DIN      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_DOUT     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AIC_SPI_CS   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_XCLK     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLKIN1       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLKOUT0      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DA[13]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DB[13]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; XT_IN_N      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; XT_IN_P      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SCL          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SDA          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD_SCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AD_SDIO      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_BCLK     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_LRCIN    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AIC_LRCOUT   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK_A_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK_A_P ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK_B_N ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK_B_P ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; J1_152       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_OR       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_OR       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B3B   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_DCO      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[10]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[11]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[12]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[13]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[1]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[4]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[5]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[6]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[7]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[8]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADA_D[9]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_DCO      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[10]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[11]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[12]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[13]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[1]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[2]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[3]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[4]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[5]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[6]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[7]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[8]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADB_D[9]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; OSC_50_B4A                                                                                                                                                                                               ;                   ;         ;
; OSC_50_B5B                                                                                                                                                                                               ;                   ;         ;
; OSC_50_B8A                                                                                                                                                                                               ;                   ;         ;
; KEY[2]                                                                                                                                                                                                   ;                   ;         ;
; SW[2]                                                                                                                                                                                                    ;                   ;         ;
; AIC_DOUT                                                                                                                                                                                                 ;                   ;         ;
; CLKIN1                                                                                                                                                                                                   ;                   ;         ;
; XT_IN_N                                                                                                                                                                                                  ;                   ;         ;
; XT_IN_P                                                                                                                                                                                                  ;                   ;         ;
; SDA                                                                                                                                                                                                      ;                   ;         ;
; AD_SCLK                                                                                                                                                                                                  ;                   ;         ;
; AD_SDIO                                                                                                                                                                                                  ;                   ;         ;
; AIC_BCLK                                                                                                                                                                                                 ;                   ;         ;
; AIC_LRCIN                                                                                                                                                                                                ;                   ;         ;
; AIC_LRCOUT                                                                                                                                                                                               ;                   ;         ;
; FPGA_CLK_A_N                                                                                                                                                                                             ;                   ;         ;
; FPGA_CLK_A_P                                                                                                                                                                                             ;                   ;         ;
; FPGA_CLK_B_N                                                                                                                                                                                             ;                   ;         ;
; FPGA_CLK_B_P                                                                                                                                                                                             ;                   ;         ;
; J1_152                                                                                                                                                                                                   ;                   ;         ;
; SW[0]                                                                                                                                                                                                    ;                   ;         ;
;      - AD_SCLK~output                                                                                                                                                                                    ; 1                 ; 0       ;
;      - LED[0]~output                                                                                                                                                                                     ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                    ;                   ;         ;
;      - AD_SDIO~output                                                                                                                                                                                    ; 0                 ; 0       ;
;      - LED[1]~output                                                                                                                                                                                     ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                    ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|LED[2]~0                                                                                                                                                        ; 1                 ; 0       ;
; ADB_OR                                                                                                                                                                                                   ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|LED[2]~0                                                                                                                                                        ; 1                 ; 0       ;
; ADA_OR                                                                                                                                                                                                   ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|LED[2]~0                                                                                                                                                        ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                   ;                   ;         ;
;      - KEY[3]~inputCLKENA0                                                                                                                                                                               ; 1                 ; 0       ;
; OSC_50_B3B                                                                                                                                                                                               ;                   ;         ;
; ADA_D[0]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[0]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADA_DCO                                                                                                                                                                                                  ;                   ;         ;
; ADA_D[10]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[10]~feeder                                                                                                                                           ; 0                 ; 0       ;
; ADA_D[11]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[11]                                                                                                                                                  ; 1                 ; 0       ;
; ADA_D[12]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[12]~feeder                                                                                                                                           ; 0                 ; 0       ;
; ADA_D[13]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[13]~feeder                                                                                                                                           ; 1                 ; 0       ;
; ADA_D[1]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[1]                                                                                                                                                   ; 1                 ; 0       ;
; ADA_D[2]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[2]~feeder                                                                                                                                            ; 0                 ; 0       ;
; ADA_D[3]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[3]                                                                                                                                                   ; 0                 ; 0       ;
; ADA_D[4]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[4]                                                                                                                                                   ; 0                 ; 0       ;
; ADA_D[5]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[5]                                                                                                                                                   ; 0                 ; 0       ;
; ADA_D[6]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[6]                                                                                                                                                   ; 1                 ; 0       ;
; ADA_D[7]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[7]                                                                                                                                                   ; 1                 ; 0       ;
; ADA_D[8]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[8]~feeder                                                                                                                                            ; 0                 ; 0       ;
; ADA_D[9]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[9]                                                                                                                                                   ; 1                 ; 0       ;
; ADB_D[0]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[0]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_DCO                                                                                                                                                                                                  ;                   ;         ;
; ADB_D[10]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[10]                                                                                                                                                  ; 0                 ; 0       ;
; ADB_D[11]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[11]~feeder                                                                                                                                           ; 1                 ; 0       ;
; ADB_D[12]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[12]~feeder                                                                                                                                           ; 0                 ; 0       ;
; ADB_D[13]                                                                                                                                                                                                ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[13]~feeder                                                                                                                                           ; 1                 ; 0       ;
; ADB_D[1]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[1]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[2]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[2]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[3]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[3]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[4]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[4]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[5]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[5]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[6]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[6]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[7]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[7]~feeder                                                                                                                                            ; 1                 ; 0       ;
; ADB_D[8]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[8]                                                                                                                                                   ; 0                 ; 0       ;
; ADB_D[9]                                                                                                                                                                                                 ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[9]                                                                                                                                                   ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                   ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[12] ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[11] ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[10] ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[9]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[8]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[7]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[6]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[5]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[4]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[3]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[2]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[1]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[0]  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[12]                                                                   ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|is_zero                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[1]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[2]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[3]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[4]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[5]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[0]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[6]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[7]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[8]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[9]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[10]                                                                   ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[11]                                                                   ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cs[4]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cs[5]                                                                    ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                               ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                     ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                          ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[12]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[13]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[14]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[15]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[16]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[17]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[5]                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[6]                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[7]                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[8]                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[9]                       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[10]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_imh:auto_generated|pipeline_dffe[11]                      ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[18]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~0                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~1                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~2                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[0]                                                           ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~3                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[14]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~4                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~5                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~6                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~7                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~8                                                                        ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[10]                 ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[9]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[8]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[7]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[6]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[5]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[4]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[3]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[2]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[1]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[0]                  ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE       ; 1                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE       ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                                   ;                   ;         ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[12]              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[11]              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[10]              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[9]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[8]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[7]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[6]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[5]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[4]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[3]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[2]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[1]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_40l:auto_generated|pipeline_dffe[0]               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[7]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[8]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[10]                                                                                ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[11]                                                                                ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[12]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[11]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[10]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[9]                                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[8]                                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[7]                                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[6]                                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[5]                                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[20]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[19]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[18]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[17]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[9]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[17]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[16]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[15]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[14]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[13]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[12]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[11]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[10]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[9]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[8]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[7]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[6]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cs[6]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cs[7]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                            ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[0]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[1]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[2]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[3]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[4]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[5]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[6]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_gam_dp:ux008|rom_add_f[7]                                                                                  ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[16]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[15]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[5]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[4]                                                                        ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|dxxrv[0]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|dxxrv[1]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|dxxrv[2]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|dxxrv[3]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|dxxrv[4]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[14]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|is_zero                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[12]                                                                                ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[0]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[1]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[2]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|dxxpdo[13]                                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[18]                                                                       ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[14]                                                                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[13]                                                                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[3]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[10]                                                                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[4]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[8]                                                                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[5]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[5]                                                                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mob_w:blk0|data_tmp[6]                                                                                 ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[1]                                                                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg[0]                                                                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[13]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[14]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[15]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[16]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[17]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[18]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[19]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[20]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[5]                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[6]                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[7]                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[8]                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[9]                                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[10]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[11]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_cmh:auto_generated|pipeline_dffe[12]                                   ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[24]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[25]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[26]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[27]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[29]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[30]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[31]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[18]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[21]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[22]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[23]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~0                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~1                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~2                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[14]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[13]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~3                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[12]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[11]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~4                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~5                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[10]                              ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~6                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[9]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~7                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[8]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_dxx_g:ux001|lsfr_reg~8                                                                                     ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[7]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[6]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[5]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[4]                               ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[28]~DUPLICATE                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[16]~DUPLICATE                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[17]~DUPLICATE                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[19]~DUPLICATE                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[20]~DUPLICATE                    ; 0                 ; 0       ;
;      - SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_hth:auto_generated|pipeline_dffe[15]~DUPLICATE                    ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Location                  ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; ADA_DCO                                                                                                                                                                                                                                                                                                                                                       ; PIN_H15                   ; 14      ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ADB_DCO                                                                                                                                                                                                                                                                                                                                                       ; PIN_G15                   ; 14      ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                        ; PIN_AE9                   ; 147     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                        ; PIN_AE12                  ; 130     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                        ; PIN_AD11                  ; 162     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]~3                                                                                                                                   ; LABCELL_X7_Y77_N42        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]~4                                                                                                                                   ; LABCELL_X7_Y77_N6         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                           ; LABCELL_X2_Y75_N42        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                      ; LABCELL_X2_Y75_N27        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                           ; LABCELL_X7_Y77_N45        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]~3                                                                                                                                   ; LABCELL_X7_Y75_N54        ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]~4                                                                                                                                   ; MLABCELL_X8_Y75_N6        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~1                                                                                           ; LABCELL_X7_Y75_N12        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~1                                                                                      ; LABCELL_X7_Y75_N15        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|vjtag_sdr_i~0                                                                                                                                                                                           ; MLABCELL_X8_Y75_N48       ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; 823     ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y2_N3             ; 548     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y2_N3             ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                           ; LABCELL_X16_Y73_N30       ; 18      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                           ; FF_X16_Y68_N35            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                           ; FF_X16_Y68_N38            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                           ; FF_X16_Y71_N56            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                           ; FF_X16_Y71_N41            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                           ; FF_X17_Y71_N44            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                           ; FF_X17_Y71_N29            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                           ; FF_X17_Y72_N50            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                           ; FF_X16_Y73_N5             ; 21      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                        ; FF_X16_Y73_N8             ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                              ; LABCELL_X16_Y68_N33       ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y73_N6        ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y73_N21        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                         ; FF_X11_Y72_N49            ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                        ; FF_X10_Y72_N35            ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X2_Y73_N18        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                            ; LABCELL_X2_Y73_N15        ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y72_N48       ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y72_N21       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y72_N18       ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                      ; FF_X6_Y73_N56             ; 65      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                         ; LABCELL_X9_Y73_N27        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                           ; LABCELL_X4_Y75_N51        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                              ; FF_X2_Y73_N38             ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0              ; LABCELL_X4_Y73_N30        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                              ; MLABCELL_X8_Y73_N15       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10                             ; LABCELL_X7_Y73_N9         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~16                             ; MLABCELL_X8_Y73_N12       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~18                             ; MLABCELL_X8_Y73_N48       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                ; FF_X8_Y74_N56             ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                ; FF_X8_Y74_N20             ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                ; LABCELL_X4_Y73_N27        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                                ; MLABCELL_X8_Y74_N24       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                 ; LABCELL_X9_Y73_N15        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                   ; MLABCELL_X6_Y73_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                         ; MLABCELL_X6_Y73_N18       ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                       ; LABCELL_X7_Y73_N30        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                       ; LABCELL_X7_Y73_N39        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12                      ; LABCELL_X7_Y73_N54        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~14                      ; LABCELL_X7_Y73_N36        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2         ; LABCELL_X2_Y75_N6         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1    ; LABCELL_X2_Y75_N9         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]           ; FF_X9_Y73_N11             ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell ; LABCELL_X4_Y75_N6         ; 32      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]          ; FF_X10_Y74_N14            ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]           ; FF_X9_Y73_N50             ; 97      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                    ; LABCELL_X10_Y74_N45       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                          ; FF_X10_Y74_N26            ; 94      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                        ; LABCELL_X4_Y73_N42        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                         ; LABCELL_X12_Y76_N42       ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                         ; LABCELL_X12_Y76_N0        ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                          ; FF_X9_Y74_N56             ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                             ; FF_X12_Y76_N4             ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                             ; MLABCELL_X8_Y76_N18       ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                      ; LABCELL_X10_Y79_N27       ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                       ; LABCELL_X12_Y76_N45       ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                       ; LABCELL_X13_Y77_N6        ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                         ; FF_X13_Y74_N14            ; 247     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                               ; MLABCELL_X8_Y76_N45       ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                                 ; LABCELL_X10_Y75_N36       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~1                                                                                                                                                                                           ; LABCELL_X11_Y80_N45       ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                    ; LABCELL_X10_Y79_N6        ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                     ; LABCELL_X10_Y79_N30       ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                    ; LABCELL_X11_Y80_N24       ; 35      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                         ; LABCELL_X10_Y75_N51       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                               ; LABCELL_X9_Y74_N9         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated|cout_actual                                                                    ; LABCELL_X11_Y75_N54       ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                   ; LABCELL_X10_Y75_N54       ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                      ; LABCELL_X9_Y74_N3         ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                ; LABCELL_X10_Y75_N21       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                   ; LABCELL_X10_Y75_N24       ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                     ; LABCELL_X9_Y74_N6         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                            ; LABCELL_X9_Y74_N0         ; 1       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                         ; LABCELL_X10_Y75_N57       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                            ; LABCELL_X10_Y75_N18       ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                                ; LABCELL_X9_Y76_N15        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                           ; LABCELL_X9_Y76_N9         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                             ; LABCELL_X9_Y74_N12        ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~0                                                                                                                                                                                                                              ; LABCELL_X9_Y74_N24        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                            ; LABCELL_X10_Y75_N33       ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                        ; MLABCELL_X8_Y76_N51       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                 ; LABCELL_X10_Y75_N30       ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; ADA_DCO                                                                                                                           ; PIN_H15                   ; 14      ; Global Clock         ; GCLK14           ; --                        ;
; ADB_DCO                                                                                                                           ; PIN_G15                   ; 14      ; Global Clock         ; GCLK13           ; --                        ;
; KEY[3]                                                                                                                            ; PIN_AD11                  ; 162     ; Global Clock         ; GCLK7            ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Regional Clock       ; --               ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y7_N1 ; 823     ; Global Clock         ; GCLK6            ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll3_outclk ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; 2       ; Global Clock         ; GCLK4            ; --                        ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll4_outclk ; PLLOUTPUTCOUNTER_X0_Y8_N1 ; 2       ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                      ; JTAG_X0_Y2_N3             ; 548     ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+---------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                   ; Location                                                                                          ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+---------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_otf1:auto_generated|ALTSYNCRAM    ; AUTO       ; ROM              ; Single Clock ; 128          ; 13           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1664  ; 128                         ; 13                          ; --                          ; --                          ; 1664                ; 1           ; 0     ; lpm_10M_nco_sin_f.hex ; M10K_X14_Y60_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_jtf1:auto_generated|ALTSYNCRAM    ; AUTO       ; ROM              ; Single Clock ; 128          ; 13           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1664  ; 128                         ; 13                          ; --                          ; --                          ; 1664                ; 1           ; 0     ; lpm_10M_nco_cos_f.hex ; M10K_X14_Y60_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p2e2:auto_generated|ALTSYNCRAM  ; AUTO       ; True Dual Port   ; Single Clock ; 64           ; 13           ; 64           ; 13           ; yes                    ; yes                     ; yes                    ; yes                     ; 832   ; 64                          ; 13                          ; 64                          ; 13                          ; 832                 ; 1           ; 0     ; lpm_10M_nco_sin_c.hex ; M10K_X14_Y61_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_ekf1:auto_generated|ALTSYNCRAM                 ; AUTO       ; ROM              ; Single Clock ; 256          ; 13           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3328  ; 256                         ; 13                          ; --                          ; --                          ; 3328                ; 1           ; 0     ; lpm_nco_sin_f.hex     ; M10K_X14_Y62_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_9kf1:auto_generated|ALTSYNCRAM                 ; AUTO       ; ROM              ; Single Clock ; 256          ; 13           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3328  ; 256                         ; 13                          ; --                          ; --                          ; 3328                ; 1           ; 0     ; lpm_nco_cos_f.hex     ; M10K_X14_Y62_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_msd2:auto_generated|ALTSYNCRAM               ; AUTO       ; True Dual Port   ; Single Clock ; 256          ; 13           ; 256          ; 13           ; yes                    ; yes                     ; yes                    ; yes                     ; 3328  ; 256                         ; 13                          ; 256                         ; 13                          ; 3328                ; 1           ; 0     ; lpm_nco_sin_c.hex     ; M10K_X14_Y63_N0                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; Dual Clocks  ; 2048         ; 28           ; 2048         ; 28           ; yes                    ; no                      ; yes                    ; no                      ; 57344 ; 2048                        ; 28                          ; 2048                        ; 28                          ; 57344               ; 6           ; 0     ; None                  ; M10K_X5_Y76_N0, M10K_X14_Y75_N0, M10K_X5_Y75_N0, M10K_X5_Y77_N0, M10K_X14_Y77_N0, M10K_X14_Y76_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+---------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Sum of two 18x18              ; 2           ;
; Total number of DSP blocks    ; 2           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 4           ;
+-------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                        ; Mode             ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8 ; Sum of two 18x18 ; DSP_X20_Y61_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_nco:NCO_1MHz_inst|lpm_nco_st:lpm_nco_st_inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_qnm2:auto_generated|mult_add_qnm2_altera_mult_add_dc5g:altera_mult_add1|altera_mult_add_rtl:altera_mult_add_rtl2|ama_adder_function:final_adder_block|Add0~8              ; Sum of two 18x18 ; DSP_X20_Y63_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,368 / 289,320 ( < 1 % ) ;
; C12 interconnects                           ; 90 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 1,165 / 119,108 ( < 1 % ) ;
; C4 interconnects                            ; 694 / 56,300 ( 1 % )      ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 244 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 7 / 16 ( 44 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 596 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 83 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 137 / 20,720 ( < 1 % )    ;
; R3 interconnects                            ; 1,392 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 1,616 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 13 / 360 ( 4 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 100          ; 0            ; 100          ; 0            ; 0            ; 104       ; 100          ; 0            ; 104       ; 104       ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 5            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 104          ; 4            ; 104          ; 104          ; 0         ; 4            ; 104          ; 0         ; 0         ; 104          ; 56           ; 104          ; 104          ; 104          ; 104          ; 56           ; 104          ; 104          ; 104          ; 99           ; 56           ; 104          ; 104          ; 104          ; 104          ; 104          ; 104          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; OSC_50_B4A          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B5B          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B8A          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_OE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_SPI_CS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_OE              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_SPI_CS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_DIN             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_DOUT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_SPI_CS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_XCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLKIN1              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLKOUT0             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DA[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DB[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; XT_IN_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; XT_IN_P             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SCL                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SDA                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD_SCLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AD_SDIO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_LRCIN           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AIC_LRCOUT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK_A_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK_A_P        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK_B_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK_B_P        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; J1_152              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_OR              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_OR              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B3B          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_DCO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADA_D[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_DCO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADB_D[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; Off                         ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                    ; Destination Clock(s)                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                ; altera_reserved_tck                                                                                ; 1141.5            ;
; altera_reserved_tck,I/O                                                                            ; altera_reserved_tck                                                                                ; 331.3             ;
; SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 198.5             ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 6.738             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 6.738             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 6.738             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 6.172             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 6.172             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 6.172             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ; 5.266             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 4.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; 4.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 2.479             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.649             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; 1.646             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[8]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[6]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[5]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[2]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[0]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.607             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[7]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.601             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[4]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.601             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[1]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.601             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[10]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.601             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[9]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.596             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated|counter_reg_bit[3]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nd84:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                              ; 1.596             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.587             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; 1.587             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 1.587             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.586             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.586             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                        ; 1.584             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                 ; 1.583             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                        ; 1.582             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                ; 1.582             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                ; 1.582             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.581             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.581             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.581             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.581             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.579             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 1.575             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; 1.572             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                 ; 1.570             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                   ; 1.567             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                        ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                        ; 1.566             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.563             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 1.563             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                   ; 1.553             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.550             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.548             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.547             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 1.546             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.545             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; 1.543             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                   ; 1.543             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.540             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                   ; 1.528             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 1.526             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.526             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.526             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.526             ;
; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                   ; SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                   ; 1.523             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ; 1.521             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                         ; 1.521             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; 1.521             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.521             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.519             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.518             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ; 1.516             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.512             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; 1.510             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 1.509             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.506             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 1.505             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.504             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; 1.504             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; 1.504             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; 1.504             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ; 1.504             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ; 1.504             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.504             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.504             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.499             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.499             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                         ; 1.497             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; 1.497             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.495             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.495             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "SoCKit_DCC"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/db/lpm_pll_altpll.v Line: 65
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p2e2:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Warning (12392): Feedback return path used by PLL(s) in location FRACTIONALPLL_X0_Y1_N0 is not of the recommended type
    Info (177008): PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Warning (16305): Feedback path used by PLL(s) in location FRACTIONALPLL_X0_Y1_N0 was routed for regional clock compensation but the clock targeted for compensation was routed as a global clock
    Info (177008): PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 1030 fanout uses global clock CLKCTRL_G6
    Info (11162): SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll3_outclk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G4
    Info (11162): SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_pll:pll_inst|altpll:altpll_component|lpm_pll_altpll:auto_generated|wire_generic_pll4_outclk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G5
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 549 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): KEY[3]~inputCLKENA0 with 161 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): ADA_DCO~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G14
    Info (11162): ADB_DCO~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G13
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY[3]~inputCLKENA0, placed at CLKCTRL_G3
        Info (179012): Refclk input I/O pad KEY[3] is placed onto PIN_AD11
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SoCKit_DCC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase 180.00 -duty_cycle 50.00 -name {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER|divclk} {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER|divclk} {SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc'
Warning (332174): Ignored filter at FIR_3MHZ_low_0002.sdc(3): clk could not be matched with a port File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc Line: 3
Warning (332049): Ignored create_clock at FIR_3MHZ_low_0002.sdc(3): Argument <targets> is an empty collection File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc Line: 3
    Info (332050): create_clock -name {clk} -period "100 MHz" [get_ports {clk}] File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc Line: 3
Warning (332125): Found combinational loop of 153 nodes File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v Line: 131
    Warning (332126): Node "SoCKit_DCC_TOP_ins|freQ[4]~4|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|datae"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|datae"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~5|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~5|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|freQ[4]~4|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|dataf"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~77|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|dataa"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|dataa"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~4|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~1|dataa"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~1|combout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|datae"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~1|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~1|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|dataa"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~2|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|dataa"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~0|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|sumout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|LessThan0~3|datae"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~86|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~86|cout"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|cin"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~73|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~69|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~65|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~9|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~13|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~17|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~21|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~53|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~57|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~61|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~25|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~29|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~33|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~37|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~41|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~45|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~49|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~86|datab"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~81|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|freQ[4]~4|datac"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|Add0~86|datad"
    Warning (332126): Node "SoCKit_DCC_TOP_ins|freQ[4]~4|datad"
Critical Warning (332081): Design contains combinational loop of 153 nodes. Estimating the delays through the loop.
Warning (332060): Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2da_d[0] is being clocked by ADA_DCO
Warning (332060): Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|per_a2db_d[12] is being clocked by ADB_DCO
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000   OSC_50_B3B
    Info (332111):   20.000   OSC_50_B4A
    Info (332111):   20.000   OSC_50_B5B
    Info (332111):   20.000   OSC_50_B8A
    Info (332111):    3.333 SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   10.000 SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 132 registers into blocks of type DSP block
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "EXT_IN_P" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:29
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 3.32 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:29
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDA has a permanently disabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 153
    Info (169065): Pin AD_SCLK has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 120
    Info (169065): Pin AD_SDIO has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 121
    Info (169065): Pin AIC_BCLK has a permanently disabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 132
    Info (169065): Pin AIC_LRCIN has a permanently disabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 135
    Info (169065): Pin AIC_LRCOUT has a permanently disabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 136
    Info (169065): Pin FPGA_CLK_A_N has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 143
    Info (169065): Pin FPGA_CLK_A_P has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 144
    Info (169065): Pin FPGA_CLK_B_N has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 145
    Info (169065): Pin FPGA_CLK_B_P has a permanently enabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 146
    Info (169065): Pin J1_152 has a permanently disabled output enable File: C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v Line: 147
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 6318 megabytes
    Info: Processing ended: Sun Dec 20 21:19:15 2020
    Info: Elapsed time: 00:02:31
    Info: Total CPU time (on all processors): 00:02:38


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.fit.smsg.


