// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2025-2026 SpacemiT Co., Ltd.
 *
 */

#include <linux/dma-mapping.h>
#include <linux/sort.h>
#include <drm/drm_print.h>
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_plane_helper.h>
#include "spacemit_cmdlist.h"
#include "spacemit_crtc.h"
#include "spacemit_dpu_reg.h"
#include "spacemit_drm.h"
#include "dpu/dpu_saturn.h"
#include "dpu/dpu_trace.h"

struct spacemit_plane_state *cl_to_spacemit_pstate(const struct cmdlist *cl)
{
	return container_of(cl, struct spacemit_plane_state, cl);
}

struct spacemit_crtc_state *cl_to_spacemit_cstate(const struct cmdlist *cl)
{
	return container_of(cl, struct spacemit_crtc_state, cl);
}

struct cmdlist *plane_to_cl(struct drm_plane *plane)
{
	struct spacemit_plane_state *spacemit_pstate =
		to_spacemit_plane_state(plane->state);

	return &spacemit_pstate->cl;
}

struct cmdlist *crtc_to_cl(struct drm_crtc *crtc)
{
	struct spacemit_crtc_state *spacemit_cstate =
		to_spacemit_crtc_state(crtc->state);

	return &spacemit_cstate->cl;
}

static void cmdlist_dump_node(struct cmdlist *cl)
{
	struct spacemit_drm_private *priv;
	struct spacemit_hw_device *hwdev;
	struct spacemit_crtc *a_crtc;
	char *type;
	int zpos = -1, rdma_id = -1;

	if (!cl)
		return;

	if (cl->type == CMDLIST_PLANE) {
		struct spacemit_plane_state *spacemit_pstate =
			cl_to_spacemit_pstate(cl);

		a_crtc = to_spacemit_crtc(spacemit_pstate->state.crtc);
		rdma_id = spacemit_pstate->rdma_id;
		zpos = (int)(spacemit_pstate->state.zpos);
		type = "RDMA";
	} else if (cl->type == CMDLIST_CRTC) {
		struct spacemit_crtc_state *spacemit_cstate =
			cl_to_spacemit_cstate(cl);

		a_crtc = to_spacemit_crtc(spacemit_cstate->base.crtc);
		type = "CRTC";
	} else {
		return;
	}

	trace_cmdlist_dump_node(type, rdma_id, a_crtc->dev_id, zpos,
				cl->nod_len);

	priv = a_crtc->crtc.dev->dev_private;
	hwdev = priv->hwdev;
	hwdev->cmdlist_dump_node(cl);
}

void cmdlist_regs_packing(struct cmdlist *cl, enum cmdlist_mode_type mod,
			  struct cmdlist_regs *cl_regs)
{
	struct spacemit_crtc *a_crtc;
	struct spacemit_drm_private *priv;
	struct spacemit_hw_device *hwdev;
	u32 *reg_base;
	int i;
	u32 index;

	if (!cl_regs)
		return;

	if (cl->type == CMDLIST_PLANE) {
		struct spacemit_plane_state *spacemit_pstate =
			cl_to_spacemit_pstate(cl);

		a_crtc = to_spacemit_crtc(spacemit_pstate->state.crtc);

		drm_dbg(a_crtc->crtc.dev, "rch_id = %d, ch_y = %u\n",
			spacemit_pstate->rdma_id,
			spacemit_pstate->state.crtc_y);
	} else if (cl->type == CMDLIST_CRTC) {
		struct spacemit_crtc_state *spacemit_cstate =
			cl_to_spacemit_cstate(cl);

		a_crtc = to_spacemit_crtc(spacemit_cstate->base.crtc);
	} else {
		WARN_ONCE(1, "unsupported cmdlist type %d\n", cl->type);
		return;
	}

	priv = a_crtc->crtc.dev->dev_private;
	hwdev = priv->hwdev;
	reg_base = cl_regs->module;

	cl->mode_mask |= mod;

	/*
	 * Without the atomic_check() buffer the staged register writes vanish.
	 */
	if (drm_WARN_ON(a_crtc->crtc.dev, !cl->va))
		return;

	for (i = 0; i < cl_regs->size;) {
		u32 value[CMDLIST_ROW_REGS] = { 0x0 };
		u32 offset, strobe = 0;
		u8 run = 0;

		if (cl_regs->flags[i]) {
			offset = cl_regs->base + i * sizeof(u32);
			/*
			 * Only a run of consecutive words may share a row: K1
			 * takes the number of registers to write from cfg_num
			 * and the byte enables from strobe, so a hole in the
			 * window would make it write the wrong register.
			 */
			for (u8 j = 0; j < CMDLIST_ROW_REGS; j++) {
				index = i + j;
				if (unlikely(index >= cl_regs->size) ||
				    !cl_regs->flags[index])
					break;

				value[j] = reg_base[index];
				strobe |= CMDLIST_REG_STROBE(j);
				run++;
			}
			hwdev->cmdlist_fill_data_row(cl, strobe, offset, value);
			/* Only the words this row consumed; the next window
			 * starts at the first one that did not fit. */
			i += run;
			cl->nod_len++;
		} else {
			i++;
		}
	}

	drm_dbg(a_crtc->crtc.dev, "row_num = %d\n", cl->nod_len);
}

void cmdlist_sort_by_group(struct drm_crtc *crtc)
{
	struct cmdlist *first_cl;
	struct cmdlist *last_cl;
	struct cmdlist *p;
	struct cmdlist *prev;
	struct drm_plane *plane;
	struct spacemit_crtc_rdma *rdmas =
		to_spacemit_crtc_state(crtc->state)->rdmas;
	struct spacemit_drm_private *priv = crtc->dev->dev_private;

	drm_atomic_crtc_for_each_plane(plane, crtc) {
		struct spacemit_plane_state *spacemit_pstate =
			to_spacemit_plane_state(plane->state);
		u32 rdma_id = spacemit_pstate->rdma_id;

		first_cl = &spacemit_pstate->cl;
		if (!first_cl->va)
			continue;

		last_cl = first_cl;
		last_cl->next = NULL;

		rdmas[rdma_id].in_use = true;
		if (priv->cmdlist_groups[rdma_id]) {
			p = priv->cmdlist_groups[rdma_id];
			prev = NULL;
			while (p) {
				if (cl_to_spacemit_pstate(p)->state.crtc_y <
				    spacemit_pstate->state.crtc_y) {
					prev = p;
					p = p->next;
				} else {
					break;
				}
			}
			if (!prev) {
				priv->cmdlist_groups[rdma_id] = first_cl;
				last_cl->next = p;
			} else {
				prev->next = first_cl;
				last_cl->next = p;
			}
		} else {
			priv->cmdlist_groups[rdma_id] = first_cl;
		}
	}
}

void cmdlist_atomic_commit(struct drm_crtc *crtc,
			   struct drm_crtc_state *old_state)
{
	int i;
	struct cmdlist *cur_cl, *first_cl;
	struct spacemit_crtc *a_crtc = NULL;
	u32 chy, addrl, addrh;
	struct spacemit_drm_private *priv = crtc->dev->dev_private;
	struct spacemit_hw_device *hwdev = priv->hwdev;
	struct spacemit_crtc_rdma *cur_rdmas =
		to_spacemit_crtc_state(crtc->state)->rdmas;
	struct spacemit_crtc_rdma *old_rdmas =
		to_spacemit_crtc_state(old_state)->rdmas;

	a_crtc = to_spacemit_crtc(crtc);

	for (i = 0; i < hwdev->rdma_nums; i++) {
		/*
		 * The K1 fetch engine only reloads its start address when the
		 * channel is restarted, so in-use channels are stopped and
		 * re-armed below as well.  Dropping the stop step leaves the
		 * engine on the old list and the composer starves (outctrl then
		 * shows its background colour).
		 */
		if (old_rdmas[i].in_use)
			hwdev->enable_cmdlist(a_crtc, hwdev, i, false);

		if (cur_rdmas[i].in_use) {
			drm_dbg(crtc->dev, "cmdlist group = %d\n", i);
			cur_cl = priv->cmdlist_groups[i];
			first_cl = cur_cl;
			while (cur_cl) {
				hwdev->cmdlist_fill_conf_row(
					cur_cl, hwdev, CMDLIST_CMP_INVALID);
				cmdlist_dump_node(cur_cl);
				cur_cl = cur_cl->next;
			}
			chy = cl_to_spacemit_pstate(first_cl)->state.crtc_y;
			addrl = (lower_32_bits(priv->cmdlist_groups[i]->pa) &
				 CMDLIST_ADDRL_ALIGN_MASK) >>
				CMDLIST_ADDRL_ALIGN_BITS;

			addrh = upper_32_bits(priv->cmdlist_groups[i]->pa);
			hwdev->cfg_cmdlist(hwdev, i, chy, addrl, addrh);
			hwdev->enable_cmdlist(a_crtc, hwdev, i, true);
			priv->cmdlist_groups[i] = NULL;
		}
	}
}

void crtc_cmdlist_sort_by_group(struct spacemit_crtc *a_crtc)
{
	struct cmdlist *first_cl;
	struct cmdlist *last_cl;
	struct drm_crtc *crtc = &a_crtc->crtc;
	struct spacemit_drm_private *priv = crtc->dev->dev_private;
	struct spacemit_hw_device *hwdev = priv->hwdev;
	struct drm_crtc_state *crtc_state = a_crtc->crtc.state;
	struct spacemit_crtc_state *spacemit_crtc_state =
		to_spacemit_crtc_state(crtc_state);
	u8 crtc_id = drm_crtc_index(crtc);

	first_cl = &spacemit_crtc_state->cl;
	last_cl = first_cl;
	last_cl->next = NULL;
	priv->cmdlist_groups[hwdev->rdma_nums + crtc_id] = first_cl;
}

void crtc_cmdlist_atomic_commit(struct spacemit_crtc *a_crtc)
{
	struct cmdlist *cur_cl;
	struct drm_crtc *crtc = &a_crtc->crtc;
	struct spacemit_drm_private *priv = crtc->dev->dev_private;
	struct spacemit_hw_device *hwdev = priv->hwdev;
	u8 crtc_id = drm_crtc_index(crtc);
	u8 dev_id = a_crtc->dev_id;

	drm_dbg(crtc->dev, "cmdlist group = %d\n", hwdev->rdma_nums + crtc_id);
	cur_cl = priv->cmdlist_groups[hwdev->rdma_nums + crtc_id];
	while (cur_cl) {
		hwdev->cmdlist_fill_conf_row(cur_cl, hwdev, dev_id);
		cmdlist_dump_node(cur_cl);
		cur_cl = cur_cl->next;
	}
	hwdev->crtc_cmdlist(hwdev, priv, crtc_id, dev_id);
}

/* Called from atomic_check(), where -ENOMEM is still an answer. */
int spacemit_cmdlist_alloc(struct device *dev, struct cmdlist *cl)
{
	if (cl->va)
		return 0;

	cl->size = PER_CMDLIST_SIZE;
	cl->va = dma_alloc_coherent(dev, cl->size, &cl->pa,
				    GFP_KERNEL | __GFP_ZERO);
	if (!cl->va)
		return -ENOMEM;

	return 0;
}
