Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb  4 22:17:55 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NARNet_SmallCache_timing_summary_routed.rpt -pb NARNet_SmallCache_timing_summary_routed.pb -rpx NARNet_SmallCache_timing_summary_routed.rpx -warn_on_violation
| Design       : NARNet_SmallCache
| Device       : 7s6-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    492.611        0.000                      0                 2116        0.110        0.000                      0                 2116      499.500        0.000                       0                   516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               492.611        0.000                      0                 2116        0.110        0.000                      0                 2116      499.500        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      492.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             492.611ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.166ns  (logic 2.230ns (31.121%)  route 4.936ns (68.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.666   511.132    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.132    
  -------------------------------------------------------------------
                         slack                                492.611    

Slack (MET) :             492.611ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.166ns  (logic 2.230ns (31.121%)  route 4.936ns (68.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.666   511.132    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.132    
  -------------------------------------------------------------------
                         slack                                492.611    

Slack (MET) :             492.638ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.139ns  (logic 2.230ns (31.238%)  route 4.909ns (68.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.639   511.105    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.105    
  -------------------------------------------------------------------
                         slack                                492.638    

Slack (MET) :             492.672ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.105ns  (logic 2.230ns (31.387%)  route 4.875ns (68.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.605   511.071    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[29])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.071    
  -------------------------------------------------------------------
                         slack                                492.672    

Slack (MET) :             492.719ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.058ns  (logic 2.230ns (31.598%)  route 4.828ns (68.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.558   511.024    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.024    
  -------------------------------------------------------------------
                         slack                                492.719    

Slack (MET) :             492.719ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.058ns  (logic 2.230ns (31.598%)  route 4.828ns (68.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.558   511.024    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.024    
  -------------------------------------------------------------------
                         slack                                492.719    

Slack (MET) :             492.733ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.044ns  (logic 2.230ns (31.660%)  route 4.814ns (68.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.544   511.010    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.010    
  -------------------------------------------------------------------
                         slack                                492.733    

Slack (MET) :             492.734ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.043ns  (logic 2.230ns (31.665%)  route 4.813ns (68.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.543   511.009    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.009    
  -------------------------------------------------------------------
                         slack                                492.734    

Slack (MET) :             492.734ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.043ns  (logic 2.230ns (31.665%)  route 4.813ns (68.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.543   511.009    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.009    
  -------------------------------------------------------------------
                         slack                                492.734    

Slack (MET) :             492.738ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            n2/acc1/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@1000.000ns - clk fall@500.000ns)
  Data Path Delay:        7.039ns  (logic 2.230ns (31.682%)  route 4.809ns (68.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 1003.681 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.966ns = ( 503.966 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)      500.000   500.000 f  
    G12                                               0.000   500.000 f  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851   500.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630   502.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   502.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.404   503.966    wrom/rom_reg_reg_5
    RAMB18_X0Y4          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   506.091 r  wrom/rom_reg_reg/DOADO[10]
                         net (fo=94, routed)          2.270   508.361    wrom/out[10]
    SLICE_X28Y19         LUT2 (Prop_lut2_I0_O)        0.105   508.466 r  wrom/acc1_i_35__3/O
                         net (fo=112, routed)         2.539   511.005    n2/C[10]
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     1000.000  1000.000 r  
    G12                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720  1000.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541  1002.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1002.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.342  1003.681    n2/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289  1003.970    
                         clock uncertainty           -0.035  1003.935    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.192  1003.743    n2/acc1
  -------------------------------------------------------------------
                         required time                       1003.743    
                         arrival time                        -511.005    
  -------------------------------------------------------------------
                         slack                                492.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.715ns (16.732%)  route 3.560ns (83.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    M12                                               0.000     0.000 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.000    x_in[0]
    M12                  IBUF (Prop_ibuf_I_O)         0.715     0.715 r  x_in_IBUF[0]_inst/O
                         net (fo=1, routed)           3.560     4.276    x_in_IBUF[0]
    SLICE_X2Y6           FDRE                                         r  x_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.382     3.943    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  x_in_reg_reg[0]/C
                         clock pessimism              0.000     3.943    
                         clock uncertainty            0.035     3.979    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.187     4.166    x_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 x_in[5]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.735ns (17.233%)  route 3.531ns (82.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    P11                                               0.000     0.000 r  x_in[5] (IN)
                         net (fo=0)                   0.000     0.000    x_in[5]
    P11                  IBUF (Prop_ibuf_I_O)         0.735     0.735 r  x_in_IBUF[5]_inst/O
                         net (fo=1, routed)           3.531     4.266    x_in_IBUF[5]
    SLICE_X0Y6           FDRE                                         r  x_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.382     3.943    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  x_in_reg_reg[5]/C
                         clock pessimism              0.000     3.943    
                         clock uncertainty            0.035     3.979    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.158     4.137    x_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 x_in[11]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.709ns (16.544%)  route 3.578ns (83.456%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    K13                                               0.000     0.000 r  x_in[11] (IN)
                         net (fo=0)                   0.000     0.000    x_in[11]
    K13                  IBUF (Prop_ibuf_I_O)         0.709     0.709 r  x_in_IBUF[11]_inst/O
                         net (fo=1, routed)           3.578     4.287    x_in_IBUF[11]
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.378     3.939    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[11]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty            0.035     3.975    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.158     4.133    x_in_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.133    
                         arrival time                           4.287    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 x_in[13]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.717ns (16.688%)  route 3.581ns (83.312%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    L13                                               0.000     0.000 r  x_in[13] (IN)
                         net (fo=0)                   0.000     0.000    x_in[13]
    L13                  IBUF (Prop_ibuf_I_O)         0.717     0.717 r  x_in_IBUF[13]_inst/O
                         net (fo=1, routed)           3.581     4.298    x_in_IBUF[13]
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.378     3.939    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[13]/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty            0.035     3.975    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.162     4.137    x_in_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.137    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 x_in[3]
                            (input port clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_in_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.736ns (16.939%)  route 3.609ns (83.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    N12                                               0.000     0.000 r  x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    x_in[3]
    N12                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  x_in_IBUF[3]_inst/O
                         net (fo=1, routed)           3.609     4.345    x_in_IBUF[3]
    SLICE_X2Y6           FDRE                                         r  x_in_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     2.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         1.382     3.943    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  x_in_reg_reg[3]/C
                         clock pessimism              0.000     3.943    
                         clock uncertainty            0.035     3.979    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.204     4.183    x_in_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.183    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 x_in_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.647%)  route 0.132ns (48.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.566     1.347    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.488 r  x_in_reg_reg[15]/Q
                         net (fo=17, routed)          0.132     1.620    x_in_reg_reg_n_0_[15]
    SLICE_X4Y14          FDRE                                         r  xdl_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.833     1.858    clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  xdl_reg[2][15]/C
                         clock pessimism             -0.478     1.380    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.075     1.455    xdl_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_in_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[10][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.279%)  route 0.145ns (50.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.566     1.347    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  x_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.488 r  x_in_reg_reg[12]/Q
                         net (fo=17, routed)          0.145     1.633    x_in_reg_reg_n_0_[12]
    SLICE_X6Y13          FDRE                                         r  xdl_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.833     1.858    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  xdl_reg[10][12]/C
                         clock pessimism             -0.478     1.380    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.076     1.456    xdl_reg[10][12]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_in_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[2][8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.122%)  route 0.124ns (46.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.569     1.350    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  x_in_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.491 r  x_in_reg_reg[8]/Q
                         net (fo=17, routed)          0.124     1.615    x_in_reg_reg_n_0_[8]
    SLICE_X3Y9           FDSE                                         r  xdl_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.838     1.863    clk_IBUF_BUFG
    SLICE_X3Y9           FDSE                                         r  xdl_reg[2][8]/C
                         clock pessimism             -0.497     1.366    
    SLICE_X3Y9           FDSE (Hold_fdse_C_D)         0.072     1.438    xdl_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 x_in_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            xdl_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.570     1.351    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  x_in_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.492 r  x_in_reg_reg[5]/Q
                         net (fo=17, routed)          0.122     1.614    x_in_reg_reg_n_0_[5]
    SLICE_X3Y7           FDRE                                         r  xdl_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.838     1.863    clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  xdl_reg[14][5]/C
                         clock pessimism             -0.497     1.366    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.070     1.436    xdl_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tdc5/count_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            tdc5/count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.691%)  route 0.117ns (38.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.564     1.345    tdc5/clk_IBUF_BUFG
    SLICE_X12Y8          FDSE                                         r  tdc5/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDSE (Prop_fdse_C_Q)         0.141     1.486 r  tdc5/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.117     1.603    tdc5/Q[1]
    SLICE_X13Y8          LUT5 (Prop_lut5_I0_O)        0.048     1.651 r  tdc5/count_reg[4]_i_1__10/O
                         net (fo=1, routed)           0.000     1.651    tdc5/count_reg[4]_i_1__10_n_0
    SLICE_X13Y8          FDRE                                         r  tdc5/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=520, routed)         0.834     1.859    tdc5/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  tdc5/count_reg_reg[4]/C
                         clock pessimism             -0.501     1.358    
    SLICE_X13Y8          FDRE (Hold_fdre_C_D)         0.107     1.465    tdc5/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         1000.000    997.830    RAMB18_X0Y4    wrom/rom_reg_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         1000.000    998.184    DSP48_X0Y5     n1/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         1000.000    998.184    DSP48_X0Y1     n2/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         1000.000    998.184    DSP48_X0Y3     n3/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         1000.000    998.184    DSP48_X0Y9     n4/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         1000.000    998.184    DSP48_X0Y7     n5/acc_reg/CLK
Min Period        n/a     BUFG/I              n/a            1.592         1000.000    998.408    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X14Y10   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X18Y10   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X18Y10   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y10   bram_addr_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y10   bram_addr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X22Y11   bram_addr_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc1/count_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc1/count_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc1/count_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc1/count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc1/count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X16Y7    tdc3/count_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         500.000     499.500    SLICE_X16Y8    tdc3/count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y11   nReady_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y11   nReset_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y11   bram_addr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y11   bram_addr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X20Y11   load_bias_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y13   tanhlut/tanh_out_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X14Y13   tanhlut/tanh_out_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y13   tanhlut/tanh_out_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y13   tanhlut/tanh_out_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X14Y10   FSM_sequential_current_state_reg[0]/C



