#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f4ab748360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f4ab72cf70 .scope module, "adder" "adder" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o000001f4ab748688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f4ab73ca40_0 .net "a", 31 0, o000001f4ab748688;  0 drivers
o000001f4ab7486b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f4ab73c540_0 .net "b", 31 0, o000001f4ab7486b8;  0 drivers
v000001f4ab73c5e0_0 .var "sum", 31 0;
E_000001f4ab73e820 .event anyedge, v000001f4ab73ca40_0, v000001f4ab73c540_0;
S_000001f4ab72d100 .scope module, "tb_top" "tb_top" 4 1;
 .timescale 0 0;
v000001f4ab7a2a70_0 .var "clk", 0 0;
v000001f4ab7a2b10_0 .var "reset", 0 0;
S_000001f4ab726f30 .scope module, "dut" "top_module" 4 5, 5 1 0, S_000001f4ab72d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001f4ab7a3290_0 .net "ALUControl", 2 0, v000001f4ab73c860_0;  1 drivers
v000001f4ab7a2d90_0 .net "ALUResult", 31 0, v000001f4ab73c360_0;  1 drivers
v000001f4ab7a36f0_0 .net "ALUSrc", 0 0, v000001f4ab73c900_0;  1 drivers
v000001f4ab7a2430_0 .net "ImmExt", 31 0, v000001f4ab7a04d0_0;  1 drivers
v000001f4ab7a2250_0 .net "ImmSrc", 1 0, v000001f4ab7a0c50_0;  1 drivers
v000001f4ab7a24d0_0 .net "Instr", 31 0, L_000001f4ab745380;  1 drivers
v000001f4ab7a26b0_0 .net "MemWrite", 0 0, v000001f4ab7a15b0_0;  1 drivers
v000001f4ab7a3dd0_0 .net "PC", 31 0, v000001f4ab7a1150_0;  1 drivers
v000001f4ab7a38d0_0 .net "PCNext", 31 0, L_000001f4ab7a6a30;  1 drivers
v000001f4ab7a3790_0 .net "PCPlus4", 31 0, L_000001f4ab7a5d10;  1 drivers
v000001f4ab7a2890_0 .net "PCSrc", 0 0, v000001f4ab79fd50_0;  1 drivers
v000001f4ab7a3510_0 .net "PCTarget", 31 0, L_000001f4ab7a6df0;  1 drivers
v000001f4ab7a3e70_0 .net "RD1", 31 0, L_000001f4ab7a6d50;  1 drivers
v000001f4ab7a27f0_0 .net "RD2", 31 0, L_000001f4ab7a5090;  1 drivers
v000001f4ab7a2070_0 .net "ReadData", 31 0, L_000001f4ab745fc0;  1 drivers
v000001f4ab7a35b0_0 .net "RegWrite", 0 0, v000001f4ab7a0070_0;  1 drivers
v000001f4ab7a3150_0 .net "Result", 31 0, v000001f4ab7a0bb0_0;  1 drivers
v000001f4ab7a2110_0 .net "ResultSrc", 1 0, v000001f4ab7a06b0_0;  1 drivers
v000001f4ab7a2930_0 .net "SrcB", 31 0, L_000001f4ab7a6e90;  1 drivers
v000001f4ab7a3650_0 .net "Zero", 0 0, v000001f4ab73c7c0_0;  1 drivers
L_000001f4abb202c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a29d0_0 .net/2u *"_ivl_12", 31 0, L_000001f4abb202c8;  1 drivers
v000001f4ab7a21b0_0 .net "clk", 0 0, v000001f4ab7a2a70_0;  1 drivers
v000001f4ab7a3830_0 .net "reset", 0 0, v000001f4ab7a2b10_0;  1 drivers
L_000001f4ab7a31f0 .part L_000001f4ab745380, 0, 7;
L_000001f4ab7a6530 .part L_000001f4ab745380, 12, 3;
L_000001f4ab7a5c70 .part L_000001f4ab745380, 30, 1;
L_000001f4ab7a5810 .part L_000001f4ab745380, 15, 5;
L_000001f4ab7a60d0 .part L_000001f4ab745380, 20, 5;
L_000001f4ab7a6170 .part L_000001f4ab745380, 7, 5;
L_000001f4ab7a5d10 .arith/sum 32, v000001f4ab7a1150_0, L_000001f4abb202c8;
L_000001f4ab7a6df0 .arith/sum 32, v000001f4ab7a1150_0, v000001f4ab7a04d0_0;
S_000001f4ab7270c0 .scope module, "my_alu" "alu" 5 60, 6 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001f4ab73c2c0_0 .net "ALUControl", 2 0, v000001f4ab73c860_0;  alias, 1 drivers
v000001f4ab73c360_0 .var "ALUResult", 31 0;
v000001f4ab73c680_0 .net "SrcA", 31 0, L_000001f4ab7a6d50;  alias, 1 drivers
v000001f4ab73c720_0 .net "SrcB", 31 0, L_000001f4ab7a6e90;  alias, 1 drivers
v000001f4ab73c7c0_0 .var "Zero", 0 0;
E_000001f4ab73e860 .event anyedge, v000001f4ab73c2c0_0, v000001f4ab73c680_0, v000001f4ab73c720_0;
S_000001f4ab723740 .scope module, "my_control" "control" 5 26, 7 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 3 "ALUControl";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 2 "ImmSrc";
v000001f4ab73c860_0 .var "ALUControl", 2 0;
v000001f4ab73c900_0 .var "ALUSrc", 0 0;
v000001f4ab7a0c50_0 .var "ImmSrc", 1 0;
v000001f4ab7a15b0_0 .var "MemWrite", 0 0;
v000001f4ab79fd50_0 .var "PCSrc", 0 0;
v000001f4ab7a0070_0 .var "RegWrite", 0 0;
v000001f4ab7a06b0_0 .var "ResultSrc", 1 0;
v000001f4ab7a0110_0 .net "Zero", 0 0, v000001f4ab73c7c0_0;  alias, 1 drivers
v000001f4ab7a1470_0 .var "alu_op", 1 0;
v000001f4ab79fb70_0 .var "branch", 0 0;
v000001f4ab7a09d0_0 .net "funct3", 2 0, L_000001f4ab7a6530;  1 drivers
v000001f4ab7a0430_0 .net "funct7b5", 0 0, L_000001f4ab7a5c70;  1 drivers
v000001f4ab7a1650_0 .net "op", 6 0, L_000001f4ab7a31f0;  1 drivers
v000001f4ab79fdf0_0 .var "pc_update", 0 0;
E_000001f4ab73e4a0/0 .event anyedge, v000001f4ab7a1650_0, v000001f4ab73c7c0_0, v000001f4ab7a09d0_0, v000001f4ab7a1650_0;
E_000001f4ab73e4a0/1 .event anyedge, v000001f4ab7a0430_0;
E_000001f4ab73e4a0 .event/or E_000001f4ab73e4a0/0, E_000001f4ab73e4a0/1;
S_000001f4ab7238d0 .scope module, "my_dmem" "dmem" 5 67, 8 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WE";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "WD";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /OUTPUT 32 "RD";
L_000001f4ab745fc0 .functor BUFZ 32, L_000001f4ab7a5270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4ab7a01b0_0 .net "A", 31 0, v000001f4ab73c360_0;  alias, 1 drivers
v000001f4ab7a0cf0_0 .net "RD", 31 0, L_000001f4ab745fc0;  alias, 1 drivers
v000001f4ab79f8f0_0 .net "WD", 31 0, L_000001f4ab7a5090;  alias, 1 drivers
v000001f4ab7a0b10_0 .net "WE", 0 0, v000001f4ab7a15b0_0;  alias, 1 drivers
v000001f4ab7a0250_0 .net *"_ivl_0", 31 0, L_000001f4ab7a5270;  1 drivers
v000001f4ab7a0f70_0 .net *"_ivl_3", 6 0, L_000001f4ab7a6490;  1 drivers
v000001f4ab7a0750_0 .net *"_ivl_4", 8 0, L_000001f4ab7a6990;  1 drivers
L_000001f4abb20280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a0d90_0 .net *"_ivl_7", 1 0, L_000001f4abb20280;  1 drivers
v000001f4ab7a13d0_0 .net "clk", 0 0, v000001f4ab7a2a70_0;  alias, 1 drivers
v000001f4ab7a07f0 .array "mem", 0 127, 31 0;
E_000001f4ab73e8a0 .event posedge, v000001f4ab7a13d0_0;
L_000001f4ab7a5270 .array/port v000001f4ab7a07f0, L_000001f4ab7a6990;
L_000001f4ab7a6490 .part v000001f4ab73c360_0, 2, 7;
L_000001f4ab7a6990 .concat [ 7 2 0 0], L_000001f4ab7a6490, L_000001f4abb20280;
S_000001f4ab720b30 .scope module, "my_extend" "extend" 5 49, 9 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 2 "ImmSrc";
v000001f4ab7a1510_0 .net "ImmSrc", 1 0, v000001f4ab7a0c50_0;  alias, 1 drivers
v000001f4ab7a02f0_0 .net "in", 31 0, L_000001f4ab745380;  alias, 1 drivers
v000001f4ab7a04d0_0 .var "out", 31 0;
E_000001f4ab73d6a0/0 .event anyedge, v000001f4ab7a0c50_0, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0;
E_000001f4ab73d6a0/1 .event anyedge, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0;
E_000001f4ab73d6a0/2 .event anyedge, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0, v000001f4ab7a02f0_0;
E_000001f4ab73d6a0 .event/or E_000001f4ab73d6a0/0, E_000001f4ab73d6a0/1, E_000001f4ab73d6a0/2;
S_000001f4ab720cc0 .scope module, "my_imem" "imem" 5 22, 10 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_000001f4ab745380 .functor BUFZ 32, L_000001f4ab7a2bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f4ab79f7b0_0 .net "A", 31 0, v000001f4ab7a1150_0;  alias, 1 drivers
v000001f4ab7a0e30_0 .net "RD", 31 0, L_000001f4ab745380;  alias, 1 drivers
v000001f4ab79fe90_0 .net *"_ivl_0", 31 0, L_000001f4ab7a2bb0;  1 drivers
v000001f4ab79f850_0 .net *"_ivl_3", 6 0, L_000001f4ab7a2c50;  1 drivers
v000001f4ab79fc10_0 .net *"_ivl_4", 8 0, L_000001f4ab7a2ed0;  1 drivers
L_000001f4abb20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a0890_0 .net *"_ivl_7", 1 0, L_000001f4abb20088;  1 drivers
v000001f4ab7a0ed0 .array "mem", 0 127, 31 0;
L_000001f4ab7a2bb0 .array/port v000001f4ab7a0ed0, L_000001f4ab7a2ed0;
L_000001f4ab7a2c50 .part v000001f4ab7a1150_0, 2, 7;
L_000001f4ab7a2ed0 .concat [ 7 2 0 0], L_000001f4ab7a2c50, L_000001f4abb20088;
S_000001f4ab71d5e0 .scope module, "my_mux_alu_src" "mux2" 5 54, 11 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001f4ab79ff30_0 .net "in0", 31 0, L_000001f4ab7a5090;  alias, 1 drivers
v000001f4ab7a0610_0 .net "in1", 31 0, v000001f4ab7a04d0_0;  alias, 1 drivers
v000001f4ab7a0390_0 .net "out", 31 0, L_000001f4ab7a6e90;  alias, 1 drivers
v000001f4ab7a1010_0 .net "sel", 0 0, v000001f4ab73c900_0;  alias, 1 drivers
L_000001f4ab7a6e90 .functor MUXZ 32, L_000001f4ab7a5090, v000001f4ab7a04d0_0, v000001f4ab73c900_0, C4<>;
S_000001f4ab71d770 .scope module, "my_mux_pc_src" "mux2" 5 82, 11 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000001f4ab79f990_0 .net "in0", 31 0, L_000001f4ab7a5d10;  alias, 1 drivers
v000001f4ab79fa30_0 .net "in1", 31 0, L_000001f4ab7a6df0;  alias, 1 drivers
v000001f4ab79fad0_0 .net "out", 31 0, L_000001f4ab7a6a30;  alias, 1 drivers
v000001f4ab79fcb0_0 .net "sel", 0 0, v000001f4ab79fd50_0;  alias, 1 drivers
L_000001f4ab7a6a30 .functor MUXZ 32, L_000001f4ab7a5d10, L_000001f4ab7a6df0, v000001f4ab79fd50_0, C4<>;
S_000001f4ab71cde0 .scope module, "my_mux_result_src" "mux4" 5 74, 12 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /INPUT 32 "in3";
    .port_info 5 /OUTPUT 32 "out";
v000001f4ab7a0570_0 .net "in0", 31 0, v000001f4ab73c360_0;  alias, 1 drivers
v000001f4ab7a10b0_0 .net "in1", 31 0, L_000001f4ab745fc0;  alias, 1 drivers
v000001f4ab7a0930_0 .net "in2", 31 0, L_000001f4ab7a5d10;  alias, 1 drivers
v000001f4ab7a0a70_0 .net "in3", 31 0, L_000001f4ab7a6df0;  alias, 1 drivers
v000001f4ab7a0bb0_0 .var "out", 31 0;
v000001f4ab79ffd0_0 .net "sel", 1 0, v000001f4ab7a06b0_0;  alias, 1 drivers
E_000001f4ab73d620/0 .event anyedge, v000001f4ab7a06b0_0, v000001f4ab73c360_0, v000001f4ab7a0cf0_0, v000001f4ab79f990_0;
E_000001f4ab73d620/1 .event anyedge, v000001f4ab79fa30_0;
E_000001f4ab73d620 .event/or E_000001f4ab73d620/0, E_000001f4ab73d620/1;
S_000001f4ab71cf70 .scope module, "my_pc" "pc" 5 16, 13 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 1 "reset";
v000001f4ab7a1150_0 .var "PC", 31 0;
v000001f4ab7a11f0_0 .net "PCNext", 31 0, L_000001f4ab7a6a30;  alias, 1 drivers
v000001f4ab7a1330_0 .net "clk", 0 0, v000001f4ab7a2a70_0;  alias, 1 drivers
v000001f4ab7a1290_0 .net "reset", 0 0, v000001f4ab7a2b10_0;  alias, 1 drivers
S_000001f4ab7189c0 .scope module, "my_regfile" "regfile" 5 39, 14 1 0, S_000001f4ab726f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /OUTPUT 32 "RD1";
    .port_info 5 /OUTPUT 32 "RD2";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /INPUT 1 "reg_write";
v000001f4ab7a3330_0 .net "A1", 4 0, L_000001f4ab7a5810;  1 drivers
v000001f4ab7a3470_0 .net "A2", 4 0, L_000001f4ab7a60d0;  1 drivers
v000001f4ab7a2f70_0 .net "A3", 4 0, L_000001f4ab7a6170;  1 drivers
v000001f4ab7a2cf0_0 .net "RD1", 31 0, L_000001f4ab7a6d50;  alias, 1 drivers
v000001f4ab7a3ab0_0 .net "RD2", 31 0, L_000001f4ab7a5090;  alias, 1 drivers
v000001f4ab7a33d0_0 .net "WD3", 31 0, v000001f4ab7a0bb0_0;  alias, 1 drivers
L_000001f4abb200d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a3d30_0 .net/2u *"_ivl_0", 4 0, L_000001f4abb200d0;  1 drivers
L_000001f4abb20160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a22f0_0 .net *"_ivl_11", 1 0, L_000001f4abb20160;  1 drivers
L_000001f4abb201a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a2750_0 .net/2u *"_ivl_14", 4 0, L_000001f4abb201a8;  1 drivers
v000001f4ab7a2610_0 .net *"_ivl_16", 0 0, L_000001f4ab7a56d0;  1 drivers
L_000001f4abb201f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a3bf0_0 .net/2u *"_ivl_18", 31 0, L_000001f4abb201f0;  1 drivers
v000001f4ab7a3010_0 .net *"_ivl_2", 0 0, L_000001f4ab7a5e50;  1 drivers
v000001f4ab7a3970_0 .net *"_ivl_20", 31 0, L_000001f4ab7a5630;  1 drivers
v000001f4ab7a1fd0_0 .net *"_ivl_22", 6 0, L_000001f4ab7a51d0;  1 drivers
L_000001f4abb20238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a3a10_0 .net *"_ivl_25", 1 0, L_000001f4abb20238;  1 drivers
L_000001f4abb20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f4ab7a30b0_0 .net/2u *"_ivl_4", 31 0, L_000001f4abb20118;  1 drivers
v000001f4ab7a2e30_0 .net *"_ivl_6", 31 0, L_000001f4ab7a4ff0;  1 drivers
v000001f4ab7a2390_0 .net *"_ivl_8", 6 0, L_000001f4ab7a5950;  1 drivers
v000001f4ab7a3c90_0 .net "clk", 0 0, v000001f4ab7a2a70_0;  alias, 1 drivers
v000001f4ab7a3b50_0 .net "reg_write", 0 0, v000001f4ab7a0070_0;  alias, 1 drivers
v000001f4ab7a2570 .array "registers", 0 31, 31 0;
L_000001f4ab7a5e50 .cmp/eq 5, L_000001f4ab7a5810, L_000001f4abb200d0;
L_000001f4ab7a4ff0 .array/port v000001f4ab7a2570, L_000001f4ab7a5950;
L_000001f4ab7a5950 .concat [ 5 2 0 0], L_000001f4ab7a5810, L_000001f4abb20160;
L_000001f4ab7a6d50 .functor MUXZ 32, L_000001f4ab7a4ff0, L_000001f4abb20118, L_000001f4ab7a5e50, C4<>;
L_000001f4ab7a56d0 .cmp/eq 5, L_000001f4ab7a60d0, L_000001f4abb201a8;
L_000001f4ab7a5630 .array/port v000001f4ab7a2570, L_000001f4ab7a51d0;
L_000001f4ab7a51d0 .concat [ 5 2 0 0], L_000001f4ab7a60d0, L_000001f4abb20238;
L_000001f4ab7a5090 .functor MUXZ 32, L_000001f4ab7a5630, L_000001f4abb201f0, L_000001f4ab7a56d0, C4<>;
    .scope S_000001f4ab72cf70;
T_0 ;
Ewait_0 .event/or E_000001f4ab73e820, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f4ab73ca40_0;
    %load/vec4 v000001f4ab73c540_0;
    %add;
    %store/vec4 v000001f4ab73c5e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f4ab71cf70;
T_1 ;
    %wait E_000001f4ab73e8a0;
    %load/vec4 v000001f4ab7a1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f4ab7a1150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f4ab7a11f0_0;
    %assign/vec4 v000001f4ab7a1150_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f4ab720cc0;
T_2 ;
    %vpi_call/w 10 7 "$readmemh", "memfile.dat", v000001f4ab7a0ed0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f4ab723740;
T_3 ;
Ewait_1 .event/or E_000001f4ab73e4a0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a0070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab73c900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab79fb70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a06b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab79fdf0_0, 0, 1;
    %load/vec4 v000001f4ab7a1650_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a0070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab73c900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4ab7a06b0_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a15b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab73c900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a0070_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a0070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab73c900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab79fb70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f4ab7a1470_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %load/vec4 v000001f4ab7a0110_0;
    %store/vec4 v000001f4ab79fd50_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a0070_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f4ab7a0c50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab79fd50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f4ab7a06b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab79fdf0_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %load/vec4 v000001f4ab7a1470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001f4ab7a09d0_0;
    %load/vec4 v000001f4ab7a1650_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a0430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/z;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 5;
    %cmp/z;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 5;
    %cmp/z;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 24, 3, 5;
    %cmp/z;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 28, 3, 5;
    %cmp/z;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f4ab73c860_0, 0, 3;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %load/vec4 v000001f4ab79fb70_0;
    %load/vec4 v000001f4ab7a0110_0;
    %and;
    %load/vec4 v000001f4ab79fdf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 1;
    %store/vec4 v000001f4ab79fd50_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f4ab7189c0;
T_4 ;
    %wait E_000001f4ab73e8a0;
    %load/vec4 v000001f4ab7a3b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001f4ab7a2f70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f4ab7a33d0_0;
    %load/vec4 v000001f4ab7a2f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ab7a2570, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f4ab720b30;
T_5 ;
Ewait_2 .event/or E_000001f4ab73d6a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001f4ab7a1510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ab7a04d0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f4ab7a04d0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f4ab7a04d0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a04d0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f4ab7a02f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a04d0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f4ab7270c0;
T_6 ;
Ewait_3 .event/or E_000001f4ab73e860, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f4ab73c2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %add;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %sub;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %or;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %and;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %xor;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001f4ab73c680_0;
    %load/vec4 v000001f4ab73c720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v000001f4ab73c360_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %load/vec4 v000001f4ab73c360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f4ab73c7c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f4ab7238d0;
T_7 ;
    %wait E_000001f4ab73e8a0;
    %load/vec4 v000001f4ab7a0b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f4ab79f8f0_0;
    %load/vec4 v000001f4ab7a01b0_0;
    %parti/s 7, 2, 3;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f4ab7a07f0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f4ab71cde0;
T_8 ;
Ewait_4 .event/or E_000001f4ab73d620, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001f4ab79ffd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f4ab7a0bb0_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001f4ab7a0570_0;
    %store/vec4 v000001f4ab7a0bb0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001f4ab7a10b0_0;
    %store/vec4 v000001f4ab7a0bb0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001f4ab7a0930_0;
    %store/vec4 v000001f4ab7a0bb0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001f4ab7a0a70_0;
    %store/vec4 v000001f4ab7a0bb0_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f4ab72d100;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001f4ab7a2a70_0;
    %inv;
    %store/vec4 v000001f4ab7a2a70_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f4ab72d100;
T_10 ;
    %vpi_call/w 4 13 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call/w 4 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f4ab72d100 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a2a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f4ab7a2b10_0, 0, 1;
    %delay 18, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f4ab7a2b10_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 4 22 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "adder.sv";
    "tb_top.sv";
    "top_module.sv";
    "alu.sv";
    "control.sv";
    "dmem.sv";
    "extend.sv";
    "imem.sv";
    "mux2.sv";
    "mux4.sv";
    "pc.sv";
    "regfile.sv";
