// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `affine_controller__U7` defined externally
// Module `affine_controller__U576` defined externally
// Module `affine_controller__U575` defined externally
// Module `affine_controller__U574` defined externally
// Module `affine_controller__U573` defined externally
// Module `affine_controller__U44` defined externally
// Module `affine_controller__U43` defined externally
// Module `affine_controller__U42` defined externally
// Module `affine_controller__U41` defined externally
// Module `affine_controller__U40` defined externally
// Module `affine_controller__U39` defined externally
// Module `affine_controller__U38` defined externally
// Module `affine_controller__U37` defined externally
// Module `affine_controller__U366` defined externally
// Module `affine_controller__U365` defined externally
// Module `affine_controller__U36` defined externally
// Module `affine_controller__U35` defined externally
// Module `affine_controller__U14` defined externally
// Module `affine_controller__U0` defined externally
module sr_end_U363_pt__U364 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U361_pt__U362 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U359_pt__U360 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U357_pt__U358 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U355_pt__U356 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U353_pt__U354 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U351_pt__U352 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U349_pt__U350 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U347_pt__U348 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U345_pt__U346 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U343_pt__U344 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U341_pt__U342 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U339_pt__U340 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U337_pt__U338 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U335_pt__U336 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U333_pt__U334 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U26 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U15 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U17 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module hcompute_hw_output_stencil (
    output [15:0] out_hw_output_stencil,
    input [15:0] in0_conv_stencil [0:0]
);
assign out_hw_output_stencil = in0_conv_stencil[0];
endmodule

module hcompute_hw_kernel_global_wrapper_stencil (
    output [15:0] out_hw_kernel_global_wrapper_stencil,
    input [15:0] in0_hw_kernel_stencil [0:0]
);
assign out_hw_kernel_global_wrapper_stencil = in0_hw_kernel_stencil[0];
endmodule

module hcompute_hw_input_global_wrapper_stencil (
    output [15:0] out_hw_input_global_wrapper_stencil,
    input [15:0] in0_hw_input_stencil [0:0]
);
assign out_hw_input_global_wrapper_stencil = in0_hw_input_stencil[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_output_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
hcompute_hw_output_stencil inner_compute (
    .out_hw_output_stencil(inner_compute_out_hw_output_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = inner_compute_out_hw_output_stencil;
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_kernel_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_kernel_stencil [0:0];
assign inner_compute_in0_hw_kernel_stencil[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
hcompute_hw_kernel_global_wrapper_stencil inner_compute (
    .out_hw_kernel_global_wrapper_stencil(inner_compute_out_hw_kernel_global_wrapper_stencil),
    .in0_hw_kernel_stencil(inner_compute_in0_hw_kernel_stencil)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = inner_compute_out_hw_kernel_global_wrapper_stencil;
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_input_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_input_stencil [0:0];
assign inner_compute_in0_hw_input_stencil[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
hcompute_hw_input_global_wrapper_stencil inner_compute (
    .out_hw_input_global_wrapper_stencil(inner_compute_out_hw_input_global_wrapper_stencil),
    .in0_hw_input_stencil(inner_compute_in0_hw_input_stencil)
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = inner_compute_out_hw_input_global_wrapper_stencil;
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
wire reg0_clk;
wire [15:0] reg0_in;
assign reg0_clk = clk;
assign reg0_in = in;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(reg0_clk),
    .in(reg0_in),
    .out(out)
);
endmodule

module hcompute_conv_stencil_2 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_2 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_1 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_1 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_5 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
hcompute_conv_stencil_5 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_4 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
hcompute_conv_stencil_4 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_3 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
hcompute_conv_stencil_3 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = inner_compute_out_conv_stencil;
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U30 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U31_in;
wire _U31_clk;
wire [15:0] _U31_out;
wire [15:0] _U32_in;
wire _U32_clk;
wire [15:0] _U32_out;
wire [15:0] _U33_in;
wire _U33_clk;
wire [15:0] _U33_out;
wire [15:0] _U34_in;
wire _U34_clk;
wire [15:0] _U34_out;
assign _U31_in = in[0];
assign _U31_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U31 (
    .in(_U31_in),
    .clk(_U31_clk),
    .out(_U31_out)
);
assign _U32_in = in[1];
assign _U32_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U32 (
    .in(_U32_in),
    .clk(_U32_clk),
    .out(_U32_out)
);
assign _U33_in = in[2];
assign _U33_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U33 (
    .in(_U33_in),
    .clk(_U33_clk),
    .out(_U33_out)
);
assign _U34_in = in[3];
assign _U34_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U34 (
    .in(_U34_in),
    .clk(_U34_clk),
    .out(_U34_out)
);
assign out[3] = _U34_out;
assign out[2] = _U33_out;
assign out[1] = _U32_out;
assign out[0] = _U31_out;
endmodule

module array_delay_U21 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U22_in;
wire _U22_clk;
wire [15:0] _U22_out;
wire [15:0] _U23_in;
wire _U23_clk;
wire [15:0] _U23_out;
wire [15:0] _U24_in;
wire _U24_clk;
wire [15:0] _U24_out;
wire [15:0] _U25_in;
wire _U25_clk;
wire [15:0] _U25_out;
assign _U22_in = in[0];
assign _U22_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U22 (
    .in(_U22_in),
    .clk(_U22_clk),
    .out(_U22_out)
);
assign _U23_in = in[1];
assign _U23_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U23 (
    .in(_U23_in),
    .clk(_U23_clk),
    .out(_U23_out)
);
assign _U24_in = in[2];
assign _U24_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U24 (
    .in(_U24_in),
    .clk(_U24_clk),
    .out(_U24_out)
);
assign _U25_in = in[3];
assign _U25_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U25 (
    .in(_U25_in),
    .clk(_U25_clk),
    .out(_U25_out)
);
assign out[3] = _U25_out;
assign out[2] = _U24_out;
assign out[1] = _U23_out;
assign out[0] = _U22_out;
endmodule

module aff__U991 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U973 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U955 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U937 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U919 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U901 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U883 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U865 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U86 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0002);
endmodule

module aff__U847 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U829 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U811 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U793 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U775 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U757 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U74 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U739 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U721 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U703 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U685 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U619 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U601 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U60 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0001);
endmodule

module aff__U547 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U529 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U511 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U493 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U48 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U475 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U457 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U439 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U421 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U390 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U375 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d [3:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d [3:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d [3:0];
wire [15:0] sr_end_U333_in;
wire [15:0] sr_end_U333_out;
wire [15:0] sr_end_U335_in;
wire [15:0] sr_end_U335_out;
wire [15:0] sr_end_U337_in;
wire [15:0] sr_end_U337_out;
wire [15:0] sr_end_U339_in;
wire [15:0] sr_end_U339_out;
wire [15:0] sr_end_U341_in;
wire [15:0] sr_end_U341_out;
wire [15:0] sr_end_U343_in;
wire [15:0] sr_end_U343_out;
wire [15:0] sr_end_U345_in;
wire [15:0] sr_end_U345_out;
wire [15:0] sr_end_U347_in;
wire [15:0] sr_end_U347_out;
wire [15:0] sr_end_U349_in;
wire [15:0] sr_end_U349_out;
wire [15:0] sr_end_U351_in;
wire [15:0] sr_end_U351_out;
wire [15:0] sr_end_U353_in;
wire [15:0] sr_end_U353_out;
wire [15:0] sr_end_U355_in;
wire [15:0] sr_end_U355_out;
wire [15:0] sr_end_U357_in;
wire [15:0] sr_end_U357_out;
wire [15:0] sr_end_U359_in;
wire [15:0] sr_end_U359_out;
wire [15:0] sr_end_U361_in;
wire [15:0] sr_end_U361_out;
wire [15:0] sr_end_U363_in;
wire [15:0] sr_end_U363_out;
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_0_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_1_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_2_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_3_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_4_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_5_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_6_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out;
assign bank_7_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U390 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404_d)
);
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net = sr_end_U337_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net = sr_end_U341_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net = sr_end_U345_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net = sr_end_U349_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net = sr_end_U353_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net = sr_end_U357_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net = sr_end_U361_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net = sr_end_U333_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net = sr_end_U343_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net = sr_end_U347_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net = sr_end_U351_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net = sr_end_U355_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net = sr_end_U359_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net = sr_end_U363_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net = sr_end_U335_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net = sr_end_U339_out;
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U421 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U439 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U457 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U475 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U493 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U511 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U529 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U547 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U375 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U365 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U366 op_hcompute_hw_input_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d)
);
assign sr_end_U333_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U333_pt__U334 sr_end_U333 (
    .in(sr_end_U333_in),
    .out(sr_end_U333_out)
);
assign sr_end_U335_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U335_pt__U336 sr_end_U335 (
    .in(sr_end_U335_in),
    .out(sr_end_U335_out)
);
assign sr_end_U337_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U337_pt__U338 sr_end_U337 (
    .in(sr_end_U337_in),
    .out(sr_end_U337_out)
);
assign sr_end_U339_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U339_pt__U340 sr_end_U339 (
    .in(sr_end_U339_in),
    .out(sr_end_U339_out)
);
assign sr_end_U341_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U341_pt__U342 sr_end_U341 (
    .in(sr_end_U341_in),
    .out(sr_end_U341_out)
);
assign sr_end_U343_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U343_pt__U344 sr_end_U343 (
    .in(sr_end_U343_in),
    .out(sr_end_U343_out)
);
assign sr_end_U345_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U345_pt__U346 sr_end_U345 (
    .in(sr_end_U345_in),
    .out(sr_end_U345_out)
);
assign sr_end_U347_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U347_pt__U348 sr_end_U347 (
    .in(sr_end_U347_in),
    .out(sr_end_U347_out)
);
assign sr_end_U349_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U349_pt__U350 sr_end_U349 (
    .in(sr_end_U349_in),
    .out(sr_end_U349_out)
);
assign sr_end_U351_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U351_pt__U352 sr_end_U351 (
    .in(sr_end_U351_in),
    .out(sr_end_U351_out)
);
assign sr_end_U353_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U353_pt__U354 sr_end_U353 (
    .in(sr_end_U353_in),
    .out(sr_end_U353_out)
);
assign sr_end_U355_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U355_pt__U356 sr_end_U355 (
    .in(sr_end_U355_in),
    .out(sr_end_U355_out)
);
assign sr_end_U357_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U357_pt__U358 sr_end_U357 (
    .in(sr_end_U357_in),
    .out(sr_end_U357_out)
);
assign sr_end_U359_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U359_pt__U360 sr_end_U359 (
    .in(sr_end_U359_in),
    .out(sr_end_U359_out)
);
assign sr_end_U361_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U361_pt__U362 sr_end_U361 (
    .in(sr_end_U361_in),
    .out(sr_end_U361_out)
);
assign sr_end_U363_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U363_pt__U364 sr_end_U363 (
    .in(sr_end_U363_in),
    .out(sr_end_U363_out)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
endmodule

module aff__U309 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U294 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U276 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U258 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U240 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U226 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0000);
endmodule

module aff__U214 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U194 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U176 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U156 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U138 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U118 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1099 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1081 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1063 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1045 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1027 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1009 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_10_rst_n;
wire bank_10_chain_chain_en;
wire bank_10_clk_en;
wire bank_10_clk;
wire [15:0] bank_10_chain_data_in;
wire [15:0] bank_10_chain_data_out;
wire [15:0] bank_10_data_in_0;
wire [15:0] bank_10_write_addr_0;
wire bank_10_wen_0;
wire [15:0] bank_10_data_out_0;
wire [15:0] bank_10_read_addr_0;
wire bank_10_ren_0;
wire bank_11_rst_n;
wire bank_11_chain_chain_en;
wire bank_11_clk_en;
wire bank_11_clk;
wire [15:0] bank_11_chain_data_in;
wire [15:0] bank_11_chain_data_out;
wire [15:0] bank_11_data_in_0;
wire [15:0] bank_11_write_addr_0;
wire bank_11_wen_0;
wire [15:0] bank_11_data_out_0;
wire [15:0] bank_11_read_addr_0;
wire bank_11_ren_0;
wire bank_12_rst_n;
wire bank_12_chain_chain_en;
wire bank_12_clk_en;
wire bank_12_clk;
wire [15:0] bank_12_chain_data_in;
wire [15:0] bank_12_chain_data_out;
wire [15:0] bank_12_data_in_0;
wire [15:0] bank_12_write_addr_0;
wire bank_12_wen_0;
wire [15:0] bank_12_data_out_0;
wire [15:0] bank_12_read_addr_0;
wire bank_12_ren_0;
wire bank_13_rst_n;
wire bank_13_chain_chain_en;
wire bank_13_clk_en;
wire bank_13_clk;
wire [15:0] bank_13_chain_data_in;
wire [15:0] bank_13_chain_data_out;
wire [15:0] bank_13_data_in_0;
wire [15:0] bank_13_write_addr_0;
wire bank_13_wen_0;
wire [15:0] bank_13_data_out_0;
wire [15:0] bank_13_read_addr_0;
wire bank_13_ren_0;
wire bank_14_rst_n;
wire bank_14_chain_chain_en;
wire bank_14_clk_en;
wire bank_14_clk;
wire [15:0] bank_14_chain_data_in;
wire [15:0] bank_14_chain_data_out;
wire [15:0] bank_14_data_in_0;
wire [15:0] bank_14_write_addr_0;
wire bank_14_wen_0;
wire [15:0] bank_14_data_out_0;
wire [15:0] bank_14_read_addr_0;
wire bank_14_ren_0;
wire bank_15_rst_n;
wire bank_15_chain_chain_en;
wire bank_15_clk_en;
wire bank_15_clk;
wire [15:0] bank_15_chain_data_in;
wire [15:0] bank_15_chain_data_out;
wire [15:0] bank_15_data_in_0;
wire [15:0] bank_15_write_addr_0;
wire bank_15_wen_0;
wire [15:0] bank_15_data_out_0;
wire [15:0] bank_15_read_addr_0;
wire bank_15_ren_0;
wire bank_16_rst_n;
wire bank_16_chain_chain_en;
wire bank_16_clk_en;
wire bank_16_clk;
wire [15:0] bank_16_chain_data_in;
wire [15:0] bank_16_chain_data_out;
wire [15:0] bank_16_data_in_0;
wire [15:0] bank_16_write_addr_0;
wire bank_16_wen_0;
wire [15:0] bank_16_data_out_0;
wire [15:0] bank_16_read_addr_0;
wire bank_16_ren_0;
wire bank_17_rst_n;
wire bank_17_chain_chain_en;
wire bank_17_clk_en;
wire bank_17_clk;
wire [15:0] bank_17_chain_data_in;
wire [15:0] bank_17_chain_data_out;
wire [15:0] bank_17_data_in_0;
wire [15:0] bank_17_write_addr_0;
wire bank_17_wen_0;
wire [15:0] bank_17_data_out_0;
wire [15:0] bank_17_read_addr_0;
wire bank_17_ren_0;
wire bank_18_rst_n;
wire bank_18_chain_chain_en;
wire bank_18_clk_en;
wire bank_18_clk;
wire [15:0] bank_18_chain_data_in;
wire [15:0] bank_18_chain_data_out;
wire [15:0] bank_18_data_in_0;
wire [15:0] bank_18_write_addr_0;
wire bank_18_wen_0;
wire [15:0] bank_18_data_out_0;
wire [15:0] bank_18_read_addr_0;
wire bank_18_ren_0;
wire bank_19_rst_n;
wire bank_19_chain_chain_en;
wire bank_19_clk_en;
wire bank_19_clk;
wire [15:0] bank_19_chain_data_in;
wire [15:0] bank_19_chain_data_out;
wire [15:0] bank_19_data_in_0;
wire [15:0] bank_19_write_addr_0;
wire bank_19_wen_0;
wire [15:0] bank_19_data_out_0;
wire [15:0] bank_19_read_addr_0;
wire bank_19_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_20_rst_n;
wire bank_20_chain_chain_en;
wire bank_20_clk_en;
wire bank_20_clk;
wire [15:0] bank_20_chain_data_in;
wire [15:0] bank_20_chain_data_out;
wire [15:0] bank_20_data_in_0;
wire [15:0] bank_20_write_addr_0;
wire bank_20_wen_0;
wire [15:0] bank_20_data_out_0;
wire [15:0] bank_20_read_addr_0;
wire bank_20_ren_0;
wire bank_21_rst_n;
wire bank_21_chain_chain_en;
wire bank_21_clk_en;
wire bank_21_clk;
wire [15:0] bank_21_chain_data_in;
wire [15:0] bank_21_chain_data_out;
wire [15:0] bank_21_data_in_0;
wire [15:0] bank_21_write_addr_0;
wire bank_21_wen_0;
wire [15:0] bank_21_data_out_0;
wire [15:0] bank_21_read_addr_0;
wire bank_21_ren_0;
wire bank_22_rst_n;
wire bank_22_chain_chain_en;
wire bank_22_clk_en;
wire bank_22_clk;
wire [15:0] bank_22_chain_data_in;
wire [15:0] bank_22_chain_data_out;
wire [15:0] bank_22_data_in_0;
wire [15:0] bank_22_write_addr_0;
wire bank_22_wen_0;
wire [15:0] bank_22_data_out_0;
wire [15:0] bank_22_read_addr_0;
wire bank_22_ren_0;
wire bank_23_rst_n;
wire bank_23_chain_chain_en;
wire bank_23_clk_en;
wire bank_23_clk;
wire [15:0] bank_23_chain_data_in;
wire [15:0] bank_23_chain_data_out;
wire [15:0] bank_23_data_in_0;
wire [15:0] bank_23_write_addr_0;
wire bank_23_wen_0;
wire [15:0] bank_23_data_out_0;
wire [15:0] bank_23_read_addr_0;
wire bank_23_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire bank_8_rst_n;
wire bank_8_chain_chain_en;
wire bank_8_clk_en;
wire bank_8_clk;
wire [15:0] bank_8_chain_data_in;
wire [15:0] bank_8_chain_data_out;
wire [15:0] bank_8_data_in_0;
wire [15:0] bank_8_write_addr_0;
wire bank_8_wen_0;
wire [15:0] bank_8_data_out_0;
wire [15:0] bank_8_read_addr_0;
wire bank_8_ren_0;
wire bank_9_rst_n;
wire bank_9_chain_chain_en;
wire bank_9_clk_en;
wire bank_9_clk;
wire [15:0] bank_9_chain_data_in;
wire [15:0] bank_9_chain_data_out;
wire [15:0] bank_9_data_in_0;
wire [15:0] bank_9_write_addr_0;
wire bank_9_wen_0;
wire [15:0] bank_9_data_out_0;
wire [15:0] bank_9_read_addr_0;
wire bank_9_ren_0;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d [4:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d [4:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d [4:0];
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_0_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_1_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_10_rst_n = rst_n;
assign bank_10_chain_chain_en = 1'b0;
assign bank_10_clk_en = 1'b1;
assign bank_10_clk = clk;
assign bank_10_chain_data_in = 16'h0000;
assign bank_10_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_10_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_10_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000a);
assign bank_10_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_out;
assign bank_10_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_10 (
    .rst_n(bank_10_rst_n),
    .chain_chain_en(bank_10_chain_chain_en),
    .clk_en(bank_10_clk_en),
    .clk(bank_10_clk),
    .chain_data_in(bank_10_chain_data_in),
    .chain_data_out(bank_10_chain_data_out),
    .data_in_0(bank_10_data_in_0),
    .write_addr_0(bank_10_write_addr_0),
    .wen_0(bank_10_wen_0),
    .data_out_0(bank_10_data_out_0),
    .read_addr_0(bank_10_read_addr_0),
    .ren_0(bank_10_ren_0)
);
assign bank_11_rst_n = rst_n;
assign bank_11_chain_chain_en = 1'b0;
assign bank_11_clk_en = 1'b1;
assign bank_11_clk = clk;
assign bank_11_chain_data_in = 16'h0000;
assign bank_11_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_11_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_11_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000b);
assign bank_11_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_out;
assign bank_11_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_11 (
    .rst_n(bank_11_rst_n),
    .chain_chain_en(bank_11_chain_chain_en),
    .clk_en(bank_11_clk_en),
    .clk(bank_11_clk),
    .chain_data_in(bank_11_chain_data_in),
    .chain_data_out(bank_11_chain_data_out),
    .data_in_0(bank_11_data_in_0),
    .write_addr_0(bank_11_write_addr_0),
    .wen_0(bank_11_wen_0),
    .data_out_0(bank_11_data_out_0),
    .read_addr_0(bank_11_read_addr_0),
    .ren_0(bank_11_ren_0)
);
assign bank_12_rst_n = rst_n;
assign bank_12_chain_chain_en = 1'b0;
assign bank_12_clk_en = 1'b1;
assign bank_12_clk = clk;
assign bank_12_chain_data_in = 16'h0000;
assign bank_12_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_12_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_12_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000c);
assign bank_12_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_out;
assign bank_12_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_12 (
    .rst_n(bank_12_rst_n),
    .chain_chain_en(bank_12_chain_chain_en),
    .clk_en(bank_12_clk_en),
    .clk(bank_12_clk),
    .chain_data_in(bank_12_chain_data_in),
    .chain_data_out(bank_12_chain_data_out),
    .data_in_0(bank_12_data_in_0),
    .write_addr_0(bank_12_write_addr_0),
    .wen_0(bank_12_wen_0),
    .data_out_0(bank_12_data_out_0),
    .read_addr_0(bank_12_read_addr_0),
    .ren_0(bank_12_ren_0)
);
assign bank_13_rst_n = rst_n;
assign bank_13_chain_chain_en = 1'b0;
assign bank_13_clk_en = 1'b1;
assign bank_13_clk = clk;
assign bank_13_chain_data_in = 16'h0000;
assign bank_13_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_13_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_13_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000d);
assign bank_13_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_out;
assign bank_13_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_13 (
    .rst_n(bank_13_rst_n),
    .chain_chain_en(bank_13_chain_chain_en),
    .clk_en(bank_13_clk_en),
    .clk(bank_13_clk),
    .chain_data_in(bank_13_chain_data_in),
    .chain_data_out(bank_13_chain_data_out),
    .data_in_0(bank_13_data_in_0),
    .write_addr_0(bank_13_write_addr_0),
    .wen_0(bank_13_wen_0),
    .data_out_0(bank_13_data_out_0),
    .read_addr_0(bank_13_read_addr_0),
    .ren_0(bank_13_ren_0)
);
assign bank_14_rst_n = rst_n;
assign bank_14_chain_chain_en = 1'b0;
assign bank_14_clk_en = 1'b1;
assign bank_14_clk = clk;
assign bank_14_chain_data_in = 16'h0000;
assign bank_14_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_14_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_14_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000e);
assign bank_14_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_out;
assign bank_14_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_14 (
    .rst_n(bank_14_rst_n),
    .chain_chain_en(bank_14_chain_chain_en),
    .clk_en(bank_14_clk_en),
    .clk(bank_14_clk),
    .chain_data_in(bank_14_chain_data_in),
    .chain_data_out(bank_14_chain_data_out),
    .data_in_0(bank_14_data_in_0),
    .write_addr_0(bank_14_write_addr_0),
    .wen_0(bank_14_wen_0),
    .data_out_0(bank_14_data_out_0),
    .read_addr_0(bank_14_read_addr_0),
    .ren_0(bank_14_ren_0)
);
assign bank_15_rst_n = rst_n;
assign bank_15_chain_chain_en = 1'b0;
assign bank_15_clk_en = 1'b1;
assign bank_15_clk = clk;
assign bank_15_chain_data_in = 16'h0000;
assign bank_15_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_15_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_15_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h000f);
assign bank_15_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_out;
assign bank_15_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_15 (
    .rst_n(bank_15_rst_n),
    .chain_chain_en(bank_15_chain_chain_en),
    .clk_en(bank_15_clk_en),
    .clk(bank_15_clk),
    .chain_data_in(bank_15_chain_data_in),
    .chain_data_out(bank_15_chain_data_out),
    .data_in_0(bank_15_data_in_0),
    .write_addr_0(bank_15_write_addr_0),
    .wen_0(bank_15_wen_0),
    .data_out_0(bank_15_data_out_0),
    .read_addr_0(bank_15_read_addr_0),
    .ren_0(bank_15_ren_0)
);
assign bank_16_rst_n = rst_n;
assign bank_16_chain_chain_en = 1'b0;
assign bank_16_clk_en = 1'b1;
assign bank_16_clk = clk;
assign bank_16_chain_data_in = 16'h0000;
assign bank_16_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_16_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_16_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0010);
assign bank_16_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_out;
assign bank_16_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_16 (
    .rst_n(bank_16_rst_n),
    .chain_chain_en(bank_16_chain_chain_en),
    .clk_en(bank_16_clk_en),
    .clk(bank_16_clk),
    .chain_data_in(bank_16_chain_data_in),
    .chain_data_out(bank_16_chain_data_out),
    .data_in_0(bank_16_data_in_0),
    .write_addr_0(bank_16_write_addr_0),
    .wen_0(bank_16_wen_0),
    .data_out_0(bank_16_data_out_0),
    .read_addr_0(bank_16_read_addr_0),
    .ren_0(bank_16_ren_0)
);
assign bank_17_rst_n = rst_n;
assign bank_17_chain_chain_en = 1'b0;
assign bank_17_clk_en = 1'b1;
assign bank_17_clk = clk;
assign bank_17_chain_data_in = 16'h0000;
assign bank_17_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_17_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_17_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0011);
assign bank_17_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_out;
assign bank_17_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_17 (
    .rst_n(bank_17_rst_n),
    .chain_chain_en(bank_17_chain_chain_en),
    .clk_en(bank_17_clk_en),
    .clk(bank_17_clk),
    .chain_data_in(bank_17_chain_data_in),
    .chain_data_out(bank_17_chain_data_out),
    .data_in_0(bank_17_data_in_0),
    .write_addr_0(bank_17_write_addr_0),
    .wen_0(bank_17_wen_0),
    .data_out_0(bank_17_data_out_0),
    .read_addr_0(bank_17_read_addr_0),
    .ren_0(bank_17_ren_0)
);
assign bank_18_rst_n = rst_n;
assign bank_18_chain_chain_en = 1'b0;
assign bank_18_clk_en = 1'b1;
assign bank_18_clk = clk;
assign bank_18_chain_data_in = 16'h0000;
assign bank_18_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_18_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_18_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0012);
assign bank_18_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_out;
assign bank_18_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_18 (
    .rst_n(bank_18_rst_n),
    .chain_chain_en(bank_18_chain_chain_en),
    .clk_en(bank_18_clk_en),
    .clk(bank_18_clk),
    .chain_data_in(bank_18_chain_data_in),
    .chain_data_out(bank_18_chain_data_out),
    .data_in_0(bank_18_data_in_0),
    .write_addr_0(bank_18_write_addr_0),
    .wen_0(bank_18_wen_0),
    .data_out_0(bank_18_data_out_0),
    .read_addr_0(bank_18_read_addr_0),
    .ren_0(bank_18_ren_0)
);
assign bank_19_rst_n = rst_n;
assign bank_19_chain_chain_en = 1'b0;
assign bank_19_clk_en = 1'b1;
assign bank_19_clk = clk;
assign bank_19_chain_data_in = 16'h0000;
assign bank_19_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_19_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_19_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0013);
assign bank_19_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_out;
assign bank_19_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_19 (
    .rst_n(bank_19_rst_n),
    .chain_chain_en(bank_19_chain_chain_en),
    .clk_en(bank_19_clk_en),
    .clk(bank_19_clk),
    .chain_data_in(bank_19_chain_data_in),
    .chain_data_out(bank_19_chain_data_out),
    .data_in_0(bank_19_data_in_0),
    .write_addr_0(bank_19_write_addr_0),
    .wen_0(bank_19_wen_0),
    .data_out_0(bank_19_data_out_0),
    .read_addr_0(bank_19_read_addr_0),
    .ren_0(bank_19_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_2_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_20_rst_n = rst_n;
assign bank_20_chain_chain_en = 1'b0;
assign bank_20_clk_en = 1'b1;
assign bank_20_clk = clk;
assign bank_20_chain_data_in = 16'h0000;
assign bank_20_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_20_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_20_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0014);
assign bank_20_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_out;
assign bank_20_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_20 (
    .rst_n(bank_20_rst_n),
    .chain_chain_en(bank_20_chain_chain_en),
    .clk_en(bank_20_clk_en),
    .clk(bank_20_clk),
    .chain_data_in(bank_20_chain_data_in),
    .chain_data_out(bank_20_chain_data_out),
    .data_in_0(bank_20_data_in_0),
    .write_addr_0(bank_20_write_addr_0),
    .wen_0(bank_20_wen_0),
    .data_out_0(bank_20_data_out_0),
    .read_addr_0(bank_20_read_addr_0),
    .ren_0(bank_20_ren_0)
);
assign bank_21_rst_n = rst_n;
assign bank_21_chain_chain_en = 1'b0;
assign bank_21_clk_en = 1'b1;
assign bank_21_clk = clk;
assign bank_21_chain_data_in = 16'h0000;
assign bank_21_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_21_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_21_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0015);
assign bank_21_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_out;
assign bank_21_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_21 (
    .rst_n(bank_21_rst_n),
    .chain_chain_en(bank_21_chain_chain_en),
    .clk_en(bank_21_clk_en),
    .clk(bank_21_clk),
    .chain_data_in(bank_21_chain_data_in),
    .chain_data_out(bank_21_chain_data_out),
    .data_in_0(bank_21_data_in_0),
    .write_addr_0(bank_21_write_addr_0),
    .wen_0(bank_21_wen_0),
    .data_out_0(bank_21_data_out_0),
    .read_addr_0(bank_21_read_addr_0),
    .ren_0(bank_21_ren_0)
);
assign bank_22_rst_n = rst_n;
assign bank_22_chain_chain_en = 1'b0;
assign bank_22_clk_en = 1'b1;
assign bank_22_clk = clk;
assign bank_22_chain_data_in = 16'h0000;
assign bank_22_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_22_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_22_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0016);
assign bank_22_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_out;
assign bank_22_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_22 (
    .rst_n(bank_22_rst_n),
    .chain_chain_en(bank_22_chain_chain_en),
    .clk_en(bank_22_clk_en),
    .clk(bank_22_clk),
    .chain_data_in(bank_22_chain_data_in),
    .chain_data_out(bank_22_chain_data_out),
    .data_in_0(bank_22_data_in_0),
    .write_addr_0(bank_22_write_addr_0),
    .wen_0(bank_22_wen_0),
    .data_out_0(bank_22_data_out_0),
    .read_addr_0(bank_22_read_addr_0),
    .ren_0(bank_22_ren_0)
);
assign bank_23_rst_n = rst_n;
assign bank_23_chain_chain_en = 1'b0;
assign bank_23_clk_en = 1'b1;
assign bank_23_clk = clk;
assign bank_23_chain_data_in = 16'h0000;
assign bank_23_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_23_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_23_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0017);
assign bank_23_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_out;
assign bank_23_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_23 (
    .rst_n(bank_23_rst_n),
    .chain_chain_en(bank_23_chain_chain_en),
    .clk_en(bank_23_clk_en),
    .clk(bank_23_clk),
    .chain_data_in(bank_23_chain_data_in),
    .chain_data_out(bank_23_chain_data_out),
    .data_in_0(bank_23_data_in_0),
    .write_addr_0(bank_23_write_addr_0),
    .wen_0(bank_23_wen_0),
    .data_out_0(bank_23_data_out_0),
    .read_addr_0(bank_23_read_addr_0),
    .ren_0(bank_23_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_3_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_4_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_5_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_6_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_7_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_8_rst_n = rst_n;
assign bank_8_chain_chain_en = 1'b0;
assign bank_8_clk_en = 1'b1;
assign bank_8_clk = clk;
assign bank_8_chain_data_in = 16'h0000;
assign bank_8_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_8_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_8_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0008);
assign bank_8_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_out;
assign bank_8_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_8 (
    .rst_n(bank_8_rst_n),
    .chain_chain_en(bank_8_chain_chain_en),
    .clk_en(bank_8_clk_en),
    .clk(bank_8_clk),
    .chain_data_in(bank_8_chain_data_in),
    .chain_data_out(bank_8_chain_data_out),
    .data_in_0(bank_8_data_in_0),
    .write_addr_0(bank_8_write_addr_0),
    .wen_0(bank_8_wen_0),
    .data_out_0(bank_8_data_out_0),
    .read_addr_0(bank_8_read_addr_0),
    .ren_0(bank_8_ren_0)
);
assign bank_9_rst_n = rst_n;
assign bank_9_chain_chain_en = 1'b0;
assign bank_9_clk_en = 1'b1;
assign bank_9_clk = clk;
assign bank_9_chain_data_in = 16'h0000;
assign bank_9_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_9_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out;
assign bank_9_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out == 16'h0009);
assign bank_9_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_out;
assign bank_9_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_9 (
    .rst_n(bank_9_rst_n),
    .chain_chain_en(bank_9_chain_chain_en),
    .clk_en(bank_9_clk_en),
    .clk(bank_9_clk),
    .chain_data_in(bank_9_chain_data_in),
    .chain_data_out(bank_9_chain_data_out),
    .data_in_0(bank_9_data_in_0),
    .write_addr_0(bank_9_write_addr_0),
    .wen_0(bank_9_wen_0),
    .data_out_0(bank_9_data_out_0),
    .read_addr_0(bank_9_read_addr_0),
    .ren_0(bank_9_ren_0)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U619 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636_d)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net = bank_1_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net = bank_20_data_out_0;
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U685 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U703 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U721 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U739 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U757 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U775 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U793 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U811 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U829 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U847 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U865 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U883 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U901 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U919 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U937 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U955 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U973 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U991 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1009 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1027 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1045 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1063 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1081 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1099 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U601 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U573 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U574 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U575 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U576 op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
endmodule

module aff__U100 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    output [15:0] op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    output [15:0] op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    output [15:0] op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] _U324_in;
wire _U324_clk;
wire [15:0] _U324_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_in_1;
wire [15:0] bank_0_write_addr_1;
wire bank_0_wen_1;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire [15:0] bank_0_data_out_1;
wire [15:0] bank_0_read_addr_1;
wire bank_0_ren_1;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_in_1;
wire [15:0] bank_1_write_addr_1;
wire bank_1_wen_1;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire [15:0] bank_1_data_out_1;
wire [15:0] bank_1_read_addr_1;
wire bank_1_ren_1;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_in_1;
wire [15:0] bank_2_write_addr_1;
wire bank_2_wen_1;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire [15:0] bank_2_data_out_1;
wire [15:0] bank_2_read_addr_1;
wire bank_2_ren_1;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d [3:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_43_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_25_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_net;
wire eq_const_U136_out;
wire eq_const_U174_out;
wire eq_const_U212_out;
wire eq_const_U238_out;
wire eq_const_U327_out;
wire eq_const_U72_out;
wire eq_const_U98_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d [3:0];
wire op_hcompute_conv_stencil_1_write_ctrl_clk;
wire op_hcompute_conv_stencil_1_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_1_write_ctrl_flush;
wire op_hcompute_conv_stencil_1_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_1_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_2_write_ctrl_clk;
wire op_hcompute_conv_stencil_2_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_2_write_ctrl_flush;
wire op_hcompute_conv_stencil_2_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_2_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_3_write_ctrl_clk;
wire op_hcompute_conv_stencil_3_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_write_ctrl_flush;
wire op_hcompute_conv_stencil_3_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_write_ctrl_clk;
wire op_hcompute_conv_stencil_4_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_write_ctrl_flush;
wire op_hcompute_conv_stencil_4_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_write_ctrl_clk;
wire op_hcompute_conv_stencil_5_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_write_ctrl_flush;
wire op_hcompute_conv_stencil_5_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_write_ctrl_clk;
wire op_hcompute_conv_stencil_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_write_ctrl_flush;
wire op_hcompute_conv_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_write_ctrl_d [2:0];
wire op_hcompute_hw_output_stencil_read_ctrl_clk;
wire op_hcompute_hw_output_stencil_read_ctrl_rst_n;
wire op_hcompute_hw_output_stencil_read_ctrl_flush;
wire op_hcompute_hw_output_stencil_read_ctrl_valid;
wire [15:0] op_hcompute_hw_output_stencil_read_ctrl_d [3:0];
assign _U324_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_out;
assign _U324_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U324 (
    .in(_U324_in),
    .clk(_U324_clk),
    .out(_U324_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_conv_stencil_3_write[0];
assign bank_0_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_out;
assign bank_0_wen_0 = op_hcompute_conv_stencil_3_write_ctrl_valid;
assign bank_0_data_in_1 = op_hcompute_conv_stencil_write[0];
assign bank_0_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_out;
assign bank_0_wen_1 = op_hcompute_conv_stencil_write_ctrl_valid;
assign bank_0_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
assign bank_0_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_out;
assign bank_0_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_in_1(bank_0_data_in_1),
    .write_addr_1(bank_0_write_addr_1),
    .wen_1(bank_0_wen_1),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0),
    .data_out_1(bank_0_data_out_1),
    .read_addr_1(bank_0_read_addr_1),
    .ren_1(bank_0_ren_1)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_conv_stencil_1_write[0];
assign bank_1_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_out;
assign bank_1_wen_0 = op_hcompute_conv_stencil_1_write_ctrl_valid;
assign bank_1_data_in_1 = op_hcompute_conv_stencil_4_write[0];
assign bank_1_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_out;
assign bank_1_wen_1 = op_hcompute_conv_stencil_4_write_ctrl_valid;
assign bank_1_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
assign bank_1_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_out;
assign bank_1_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_in_1(bank_1_data_in_1),
    .write_addr_1(bank_1_write_addr_1),
    .wen_1(bank_1_wen_1),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0),
    .data_out_1(bank_1_data_out_1),
    .read_addr_1(bank_1_read_addr_1),
    .ren_1(bank_1_ren_1)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_conv_stencil_2_write[0];
assign bank_2_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_out;
assign bank_2_wen_0 = op_hcompute_conv_stencil_2_write_ctrl_valid;
assign bank_2_data_in_1 = op_hcompute_conv_stencil_5_write[0];
assign bank_2_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_out;
assign bank_2_wen_1 = op_hcompute_conv_stencil_5_write_ctrl_valid;
assign bank_2_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
assign bank_2_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_out;
assign bank_2_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_in_1(bank_2_data_in_1),
    .write_addr_1(bank_2_write_addr_1),
    .wen_1(bank_2_wen_1),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0),
    .data_out_1(bank_2_data_out_1),
    .read_addr_1(bank_2_read_addr_1),
    .ren_1(bank_2_ren_1)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U60 bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U86 bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U118 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U156 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U194 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U226 bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U309 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323_d)
);
assign conv_stencil_op_hcompute_conv_stencil_3_43_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_4_25_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_5_7_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_1_net = _U324_out == 16'h0000 ? bank_0_data_out_1 : _U324_out == 16'h0002 ? bank_2_data_out_1 : bank_1_data_out_1;
assign eq_const_U136_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135_out == 16'h0000;
assign eq_const_U174_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173_out == 16'h0001;
assign eq_const_U212_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211_out == 16'h0002;
assign eq_const_U238_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237_out == 16'h0000;
assign eq_const_U327_out = _U324_out == 16'h0001;
assign eq_const_U72_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71_out == 16'h0001;
assign eq_const_U98_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97_out == 16'h0002;
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U48 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U74 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U100 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U240 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U138 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U258 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U176 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U276 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U214 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U294 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308_d)
);
assign op_hcompute_conv_stencil_1_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_1_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_1_write_ctrl_flush = flush;
affine_controller__U35 op_hcompute_conv_stencil_1_write_ctrl (
    .clk(op_hcompute_conv_stencil_1_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_1_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_1_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_1_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_1_write_ctrl_d)
);
assign op_hcompute_conv_stencil_2_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_2_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_2_write_ctrl_flush = flush;
affine_controller__U36 op_hcompute_conv_stencil_2_write_ctrl (
    .clk(op_hcompute_conv_stencil_2_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_2_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_2_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_2_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_2_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U37 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_write_ctrl_flush = flush;
affine_controller__U38 op_hcompute_conv_stencil_3_write_ctrl (
    .clk(op_hcompute_conv_stencil_3_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_write_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U39 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_write_ctrl_flush = flush;
affine_controller__U40 op_hcompute_conv_stencil_4_write_ctrl (
    .clk(op_hcompute_conv_stencil_4_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_write_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U41 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_write_ctrl_flush = flush;
affine_controller__U42 op_hcompute_conv_stencil_5_write_ctrl (
    .clk(op_hcompute_conv_stencil_5_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_write_ctrl_d)
);
assign op_hcompute_conv_stencil_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_write_ctrl_flush = flush;
affine_controller__U43 op_hcompute_conv_stencil_write_ctrl (
    .clk(op_hcompute_conv_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_write_ctrl_d)
);
assign op_hcompute_hw_output_stencil_read_ctrl_clk = clk;
assign op_hcompute_hw_output_stencil_read_ctrl_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_read_ctrl_flush = flush;
affine_controller__U44 op_hcompute_hw_output_stencil_read_ctrl (
    .clk(op_hcompute_hw_output_stencil_read_ctrl_clk),
    .rst_n(op_hcompute_hw_output_stencil_read_ctrl_rst_n),
    .flush(op_hcompute_hw_output_stencil_read_ctrl_flush),
    .valid(op_hcompute_hw_output_stencil_read_ctrl_valid),
    .d(op_hcompute_hw_output_stencil_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_43_net;
assign op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_25_net;
assign op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_7_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_net;
endmodule

module resnet (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire arr__U20_clk;
wire [15:0] arr__U20_in [3:0];
wire [15:0] arr__U20_out [3:0];
wire arr__U29_clk;
wire [15:0] arr__U29_in [3:0];
wire [15:0] arr__U29_out [3:0];
wire conv_stencil_clk;
wire conv_stencil_flush;
wire conv_stencil_rst_n;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U18_clk;
wire delay_reg__U18_in;
wire delay_reg__U18_out;
wire delay_reg__U27_clk;
wire delay_reg__U27_in;
wire delay_reg__U27_out;
wire hw_input_global_wrapper_stencil_clk;
wire hw_input_global_wrapper_stencil_flush;
wire hw_input_global_wrapper_stencil_rst_n;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire hw_kernel_global_wrapper_stencil_clk;
wire hw_kernel_global_wrapper_stencil_flush;
wire hw_kernel_global_wrapper_stencil_rst_n;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_conv_stencil_clk;
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire op_hcompute_conv_stencil_1_clk;
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire op_hcompute_conv_stencil_2_clk;
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_3_clk;
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_4_clk;
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_5_clk;
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [3:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire op_hcompute_hw_output_stencil_clk;
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0];
wire op_hcompute_hw_output_stencil_exe_start_in;
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_port_controller_clk;
wire op_hcompute_hw_output_stencil_port_controller_rst_n;
wire op_hcompute_hw_output_stencil_port_controller_flush;
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [3:0];
wire op_hcompute_hw_output_stencil_read_start_in;
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_write_start_in;
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [3:0];
assign arr__U20_clk = clk;
assign arr__U20_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U20_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U20_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U20_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U21 arr__U20 (
    .clk(arr__U20_clk),
    .in(arr__U20_in),
    .out(arr__U20_out)
);
assign arr__U29_clk = clk;
assign arr__U29_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U29_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U29_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U29_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U30 arr__U29 (
    .clk(arr__U29_clk),
    .in(arr__U29_in),
    .out(arr__U29_out)
);
assign conv_stencil_clk = clk;
assign conv_stencil_flush = flush;
assign conv_stencil_rst_n = rst_n;
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
conv_stencil_ub conv_stencil (
    .clk(conv_stencil_clk),
    .flush(conv_stencil_flush),
    .rst_n(conv_stencil_rst_n),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_read(conv_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_read(conv_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_read(conv_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
assign delay_reg__U18_clk = clk;
assign delay_reg__U18_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U18 (
    .clk(delay_reg__U18_clk),
    .in(delay_reg__U18_in),
    .out(delay_reg__U18_out)
);
assign delay_reg__U27_clk = clk;
assign delay_reg__U27_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U27 (
    .clk(delay_reg__U27_clk),
    .in(delay_reg__U27_in),
    .out(delay_reg__U27_out)
);
assign hw_input_global_wrapper_stencil_clk = clk;
assign hw_input_global_wrapper_stencil_flush = flush;
assign hw_input_global_wrapper_stencil_rst_n = rst_n;
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(hw_input_global_wrapper_stencil_clk),
    .flush(hw_input_global_wrapper_stencil_flush),
    .rst_n(hw_input_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign hw_kernel_global_wrapper_stencil_clk = clk;
assign hw_kernel_global_wrapper_stencil_flush = flush;
assign hw_kernel_global_wrapper_stencil_rst_n = rst_n;
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(hw_kernel_global_wrapper_stencil_clk),
    .flush(hw_kernel_global_wrapper_stencil_flush),
    .rst_n(hw_kernel_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_conv_stencil_clk = clk;
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(op_hcompute_conv_stencil_clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
assign op_hcompute_conv_stencil_1_clk = clk;
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(op_hcompute_conv_stencil_1_clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
assign op_hcompute_conv_stencil_2_clk = clk;
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(op_hcompute_conv_stencil_2_clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
assign op_hcompute_conv_stencil_3_clk = clk;
assign op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(op_hcompute_conv_stencil_3_clk),
    .conv_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
assign op_hcompute_conv_stencil_4_clk = clk;
assign op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(op_hcompute_conv_stencil_4_clk),
    .conv_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
assign op_hcompute_conv_stencil_5_clk = clk;
assign op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(op_hcompute_conv_stencil_5_clk),
    .conv_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_clk),
    .hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_in),
    .out(hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U7 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_clk = clk;
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(op_hcompute_hw_output_stencil_clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write)
);
assign op_hcompute_hw_output_stencil_exe_start_in = delay_reg__U18_out;
op_hcompute_hw_output_stencil_exe_start_pt__U17 op_hcompute_hw_output_stencil_exe_start (
    .in(op_hcompute_hw_output_stencil_exe_start_in),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[3] = arr__U20_out[3];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U20_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U20_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U20_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_port_controller_clk = clk;
assign op_hcompute_hw_output_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_port_controller_flush = flush;
affine_controller__U14 op_hcompute_hw_output_stencil_port_controller (
    .clk(op_hcompute_hw_output_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_output_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_output_stencil_port_controller_flush),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
assign op_hcompute_hw_output_stencil_read_start_in = op_hcompute_hw_output_stencil_port_controller_valid;
op_hcompute_hw_output_stencil_read_start_pt__U15 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_read_start_in),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_write_start_in = delay_reg__U27_out;
op_hcompute_hw_output_stencil_write_start_pt__U26 op_hcompute_hw_output_stencil_write_start (
    .in(op_hcompute_hw_output_stencil_write_start_in),
    .out(hw_output_stencil_op_hcompute_hw_output_stencil_write_valid)
);
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[3] = arr__U29_out[3];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U29_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U29_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U29_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write[0];
endmodule

