Classic Timing Analyzer report for 18
Tue Aug 11 22:07:24 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                     ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.600 ns                         ; day_night                                ; traffic:M8|ryg_ctl:M13|mode[1]           ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 31.600 ns                        ; lab1016_green:M16|row_gen:M14|idx_cnt[1] ; column_green[5]                          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 22.700 ns                        ; day_night                                ; seg7_out[3]                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.500 ns                         ; day_night                                ; traffic:M8|ryg_ctl:M13|light_led[5]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 72.99 MHz ( period = 13.700 ns ) ; traffic:M8|ryg_ctl:M13|mode[1]           ; traffic:M8|ryg_ctl:M13|mode[0]           ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lab1016_green:M16|idx_gen:M13|idx[4]     ; lab1016_green:M16|row_gen:M14|idx_cnt[4] ; clk        ; clk      ; 10           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                          ;                                          ;            ;          ; 10           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ATC144-3   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 72.99 MHz ( period = 13.700 ns )                    ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 75.76 MHz ( period = 13.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.700 ns               ;
; N/A                                     ; 78.74 MHz ( period = 12.700 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.600 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.500 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; traffic:M8|ryg_ctl:M13|mode[0]                                                        ; clk        ; clk      ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 86.96 MHz ( period = 11.500 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 93.46 MHz ( period = 10.700 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 93.46 MHz ( period = 10.700 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; traffic:M8|ryg_ctl:M13|enable                                                         ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; clk        ; clk      ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; traffic:M8|ryg_ctl:M13|mode[1]                                                        ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; traffic:M8|light_cnt_dn_20:M14|cnt[6]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[3]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[1]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[2]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[4]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; traffic:M8|light_cnt_dn_20:M14|cnt[0]                                                 ; traffic:M8|light_cnt_dn_20:M14|cnt[5]                                                 ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[21] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                       ;                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                  ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lab1016_green:M16|idx_gen:M13|idx[4]  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_yellow:M20|idx_gen:M19|idx[3] ; lab1016_yellow:M20|row_gen:M17|idx_cnt[3] ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_yellow:M20|idx_gen:M19|idx[4] ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_red:M9|idx_gen:M10|idx[6]     ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_red:M9|idx_gen:M10|idx[4]     ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_red:M9|idx_gen:M10|idx[5]     ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; clk        ; clk      ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_green:M16|idx_gen:M13|idx[5]  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_yellow:M20|idx_gen:M19|idx[5] ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_yellow:M20|idx_gen:M19|idx[6] ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; clk        ; clk      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; lab1016_green:M16|idx_gen:M13|idx[6]  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; clk        ; clk      ; None                       ; None                       ; 3.300 ns                 ;
+------------------------------------------+---------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+-----------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                  ; To Clock ;
+-------+--------------+------------+-----------+-------------------------------------+----------+
; N/A   ; None         ; 1.600 ns   ; day_night ; traffic:M8|ryg_ctl:M13|mode[0]      ; clk      ;
; N/A   ; None         ; 1.600 ns   ; day_night ; traffic:M8|ryg_ctl:M13|mode[1]      ; clk      ;
; N/A   ; None         ; 0.200 ns   ; day_night ; traffic:M8|ryg_ctl:M13|enable       ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[0] ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[1] ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[2] ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[3] ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[4] ; clk      ;
; N/A   ; None         ; -0.400 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[5] ; clk      ;
+-------+--------------+------------+-----------+-------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                      ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 31.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 31.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 31.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 31.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 30.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 30.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 30.300 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 30.300 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 30.300 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 30.300 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 30.200 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 30.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 30.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 30.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 30.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 29.800 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 29.800 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 29.800 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 29.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 29.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 29.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.400 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[4]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 29.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 28.800 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 28.700 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.700 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 28.700 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.600 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 28.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 28.200 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 27.500 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 27.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 27.400 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 27.400 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[5]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 27.300 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 27.200 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 27.200 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 27.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 27.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 27.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 27.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 27.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.900 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 26.800 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[4]     ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 26.800 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 26.700 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 26.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 26.500 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 26.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 26.400 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[6]  ; column_green[6] ; clk        ;
; N/A                                     ; None                                                ; 26.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 26.300 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 26.300 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 26.300 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 26.300 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 26.300 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 26.100 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[3] ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 26.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 26.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 26.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 26.000 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 26.000 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[0]  ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 25.900 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 25.800 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[1]  ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 25.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 25.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 25.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 25.700 ns  ; traffic:M8|ryg_ctl:M13|light_led[0]       ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 25.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 25.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 25.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 25.600 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 25.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[3] ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[3] ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[3] ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[3]     ; clk        ;
; N/A                                     ; None                                                ; 25.200 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 25.200 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 25.100 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 25.100 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.100 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[5] ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[4]     ; clk        ;
; N/A                                     ; None                                                ; 25.000 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 24.900 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[4]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[6]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 24.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[5]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 24.600 ns  ; lab1016_green:M16|row_gen:M14|row[5]      ; row[5]          ; clk        ;
; N/A                                     ; None                                                ; 24.600 ns  ; lab1016_green:M16|row_gen:M14|row[4]      ; row[4]          ; clk        ;
; N/A                                     ; None                                                ; 24.600 ns  ; lab1016_green:M16|row_gen:M14|row[3]      ; row[3]          ; clk        ;
; N/A                                     ; None                                                ; 24.500 ns  ; lab1016_green:M16|row_gen:M14|row[7]      ; row[7]          ; clk        ;
; N/A                                     ; None                                                ; 24.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[6]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[5]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[2]     ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[6]     ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|idx_cnt[5]     ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 24.300 ns  ; lab1016_red:M9|row_gen:M11|row[6]         ; row[6]          ; clk        ;
; N/A                                     ; None                                                ; 24.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 24.100 ns  ; lab1016_green:M16|row_gen:M14|idx_cnt[2]  ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 24.100 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.900 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[7] ; clk        ;
; N/A                                     ; None                                                ; 23.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.800 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[3]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.700 ns  ; traffic:M8|ryg_ctl:M13|light_led[1]       ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 23.700 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.700 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.700 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[1]     ; clk        ;
; N/A                                     ; None                                                ; 23.600 ns  ; lab1016_green:M16|row_gen:M14|row[6]      ; row[6]          ; clk        ;
; N/A                                     ; None                                                ; 23.500 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[5] ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 23.500 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[6] ; column_green[4] ; clk        ;
; N/A                                     ; None                                                ; 23.500 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[2]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.400 ns  ; seg7_select:M7|seg7_sel[0]                ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.400 ns  ; seg7_select:M7|seg7_sel[1]                ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[0]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.400 ns  ; traffic:M8|light_cnt_dn_20:M14|cnt[1]     ; seg7_out[0]     ; clk        ;
; N/A                                     ; None                                                ; 23.300 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[4]   ; clk        ;
; N/A                                     ; None                                                ; 23.200 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[3] ; clk        ;
; N/A                                     ; None                                                ; 23.200 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[2] ; clk        ;
; N/A                                     ; None                                                ; 23.200 ns  ; lab1016_yellow:M20|row_gen:M17|idx_cnt[4] ; column_green[1] ; clk        ;
; N/A                                     ; None                                                ; 23.100 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.100 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[1]   ; clk        ;
; N/A                                     ; None                                                ; 23.000 ns  ; lab1016_green:M16|row_gen:M14|row[2]      ; row[2]          ; clk        ;
; N/A                                     ; None                                                ; 23.000 ns  ; lab1016_green:M16|row_gen:M14|row[1]      ; row[1]          ; clk        ;
; N/A                                     ; None                                                ; 23.000 ns  ; lab1016_green:M16|row_gen:M14|row[0]      ; row[0]          ; clk        ;
; N/A                                     ; None                                                ; 22.800 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[5]          ; clk        ;
; N/A                                     ; None                                                ; 22.800 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[4]          ; clk        ;
; N/A                                     ; None                                                ; 22.800 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[3]          ; clk        ;
; N/A                                     ; None                                                ; 22.700 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[7]          ; clk        ;
; N/A                                     ; None                                                ; 22.700 ns  ; lab1016_red:M9|row_gen:M11|row[5]         ; row[5]          ; clk        ;
; N/A                                     ; None                                                ; 22.700 ns  ; lab1016_red:M9|row_gen:M11|row[4]         ; row[4]          ; clk        ;
; N/A                                     ; None                                                ; 22.700 ns  ; lab1016_red:M9|row_gen:M11|row[3]         ; row[3]          ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[3]   ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[2]       ; column_red[2]   ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; lab1016_red:M9|row_gen:M11|row[7]         ; row[7]          ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[6]          ; clk        ;
; N/A                                     ; None                                                ; 22.600 ns  ; lab1016_red:M9|row_gen:M11|row[2]         ; row[2]          ; clk        ;
; N/A                                     ; None                                                ; 21.200 ns  ; traffic:M8|ryg_ctl:M13|light_led[3]       ; row[2]          ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                           ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------+-----------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 22.700 ns       ; day_night ; seg7_out[3] ;
; N/A   ; None              ; 22.300 ns       ; day_night ; seg7_out[4] ;
; N/A   ; None              ; 21.700 ns       ; day_night ; seg7_out[6] ;
; N/A   ; None              ; 21.700 ns       ; day_night ; seg7_out[5] ;
; N/A   ; None              ; 21.700 ns       ; day_night ; seg7_out[2] ;
; N/A   ; None              ; 21.000 ns       ; day_night ; seg7_out[1] ;
; N/A   ; None              ; 20.700 ns       ; day_night ; seg7_out[0] ;
+-------+-------------------+-----------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+-----------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                  ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------------------+----------+
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[0] ; clk      ;
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[1] ; clk      ;
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[2] ; clk      ;
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[3] ; clk      ;
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[4] ; clk      ;
; N/A           ; None        ; 3.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|light_led[5] ; clk      ;
; N/A           ; None        ; 2.900 ns  ; day_night ; traffic:M8|ryg_ctl:M13|enable       ; clk      ;
; N/A           ; None        ; 1.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|mode[0]      ; clk      ;
; N/A           ; None        ; 1.500 ns  ; day_night ; traffic:M8|ryg_ctl:M13|mode[1]      ; clk      ;
+---------------+-------------+-----------+-----------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Aug 11 22:07:23 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 18 -c 18
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22]" as buffer
    Info: Detected ripple clock "freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4]" as buffer
    Info: Detected ripple clock "freq_div:M3|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]" as buffer
    Info: Detected ripple clock "freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]" as buffer
Info: Clock "clk" has Internal fmax of 72.99 MHz between source register "traffic:M8|ryg_ctl:M13|mode[1]" and destination register "traffic:M8|ryg_ctl:M13|mode[0]" (period= 13.7 ns)
    Info: + Longest register to register delay is 11.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A19; Fanout = 10; REG Node = 'traffic:M8|ryg_ctl:M13|mode[1]'
        Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC1_A20; Fanout = 1; COMB Node = 'traffic:M8|ryg_ctl:M13|Mux8~0'
        Info: 3: + IC(1.500 ns) + CELL(2.200 ns) = 7.500 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'traffic:M8|ryg_ctl:M13|Mux8~1'
        Info: 4: + IC(0.200 ns) + CELL(2.300 ns) = 10.000 ns; Loc. = LC6_A19; Fanout = 1; COMB Node = 'traffic:M8|ryg_ctl:M13|Mux8~2'
        Info: 5: + IC(0.200 ns) + CELL(1.400 ns) = 11.600 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8|ryg_ctl:M13|mode[0]'
        Info: Total cell delay = 8.100 ns ( 69.83 % )
        Info: Total interconnect delay = 3.500 ns ( 30.17 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.300 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]'
            Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8|ryg_ctl:M13|mode[0]'
            Info: Total cell delay = 2.100 ns ( 33.33 % )
            Info: Total interconnect delay = 4.200 ns ( 66.67 % )
        Info: - Longest clock path from clock "clk" to source register is 6.300 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]'
            Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC1_A19; Fanout = 10; REG Node = 'traffic:M8|ryg_ctl:M13|mode[1]'
            Info: Total cell delay = 2.100 ns ( 33.33 % )
            Info: Total interconnect delay = 4.200 ns ( 66.67 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Micro setup delay of destination is 1.400 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lab1016_green:M16|idx_gen:M13|idx[4]" and destination pin or register "lab1016_green:M16|row_gen:M14|idx_cnt[4]" for clock "clk" (Hold time is 3.6 ns)
    Info: + Largest clock skew is 4.200 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D24; Fanout = 30; REG Node = 'freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4]'
            Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC6_D3; Fanout = 3; REG Node = 'lab1016_green:M16|row_gen:M14|idx_cnt[4]'
            Info: Total cell delay = 2.100 ns ( 20.19 % )
            Info: Total interconnect delay = 8.300 ns ( 79.81 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.200 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_D11; Fanout = 11; REG Node = 'freq_div:M4|lpm_counter:divider_rtl_3|alt_counter_f10ke:wysi_counter|counter_cell[22]'
            Info: 3: + IC(1.900 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC7_D3; Fanout = 4; REG Node = 'lab1016_green:M16|idx_gen:M13|idx[4]'
            Info: Total cell delay = 2.100 ns ( 33.87 % )
            Info: Total interconnect delay = 4.100 ns ( 66.13 % )
    Info: - Micro clock to output delay of source is 0.700 ns
    Info: - Shortest register to register delay is 1.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D3; Fanout = 4; REG Node = 'lab1016_green:M16|idx_gen:M13|idx[4]'
        Info: 2: + IC(0.200 ns) + CELL(1.400 ns) = 1.600 ns; Loc. = LC6_D3; Fanout = 3; REG Node = 'lab1016_green:M16|row_gen:M14|idx_cnt[4]'
        Info: Total cell delay = 1.400 ns ( 87.50 % )
        Info: Total interconnect delay = 0.200 ns ( 12.50 % )
    Info: + Micro hold delay of destination is 1.700 ns
Info: tsu for register "traffic:M8|ryg_ctl:M13|mode[0]" (data pin = "day_night", clock pin = "clk") is 1.600 ns
    Info: + Longest pin to register delay is 6.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'
        Info: 2: + IC(3.100 ns) + CELL(2.000 ns) = 6.500 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8|ryg_ctl:M13|mode[0]'
        Info: Total cell delay = 3.400 ns ( 52.31 % )
        Info: Total interconnect delay = 3.100 ns ( 47.69 % )
    Info: + Micro setup delay of destination is 1.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.300 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]'
        Info: 3: + IC(2.000 ns) + CELL(0.000 ns) = 6.300 ns; Loc. = LC8_A19; Fanout = 8; REG Node = 'traffic:M8|ryg_ctl:M13|mode[0]'
        Info: Total cell delay = 2.100 ns ( 33.33 % )
        Info: Total interconnect delay = 4.200 ns ( 66.67 % )
Info: tco from clock "clk" to destination pin "column_green[5]" through register "lab1016_green:M16|row_gen:M14|idx_cnt[2]" is 31.600 ns
    Info: + Longest clock path from clock "clk" to source register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_D24; Fanout = 30; REG Node = 'freq_div:M5|lpm_counter:divider_rtl_2|alt_counter_f10ke:wysi_counter|counter_cell[4]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC6_D20; Fanout = 15; REG Node = 'lab1016_green:M16|row_gen:M14|idx_cnt[2]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Longest register to pin delay is 20.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D20; Fanout = 15; REG Node = 'lab1016_green:M16|row_gen:M14|idx_cnt[2]'
        Info: 2: + IC(2.700 ns) + CELL(2.200 ns) = 4.900 ns; Loc. = LC6_D12; Fanout = 1; COMB Node = 'lab1016_green:M16|rom_char_green:M15|WideOr1~0'
        Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 7.300 ns; Loc. = LC1_D12; Fanout = 2; COMB Node = 'column_green~19'
        Info: 4: + IC(1.900 ns) + CELL(2.200 ns) = 11.400 ns; Loc. = LC1_D2; Fanout = 1; COMB Node = 'column_green~25'
        Info: 5: + IC(2.800 ns) + CELL(6.300 ns) = 20.500 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'column_green[5]'
        Info: Total cell delay = 12.900 ns ( 62.93 % )
        Info: Total interconnect delay = 7.600 ns ( 37.07 % )
Info: Longest tpd from source pin "day_night" to destination pin "seg7_out[3]" is 22.700 ns
    Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'
    Info: 2: + IC(3.100 ns) + CELL(1.300 ns) = 5.800 ns; Loc. = LC5_A21; Fanout = 1; COMB Node = 'count_out[2]~41'
    Info: 3: + IC(0.000 ns) + CELL(2.300 ns) = 8.100 ns; Loc. = LC6_A21; Fanout = 7; COMB Node = 'count_out[2]~29'
    Info: 4: + IC(2.600 ns) + CELL(2.200 ns) = 12.900 ns; Loc. = LC6_A9; Fanout = 1; COMB Node = 'bcd_to_seg7:M6|WideOr3~0'
    Info: 5: + IC(3.500 ns) + CELL(6.300 ns) = 22.700 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'seg7_out[3]'
    Info: Total cell delay = 13.500 ns ( 59.47 % )
    Info: Total interconnect delay = 9.200 ns ( 40.53 % )
Info: th for register "traffic:M8|ryg_ctl:M13|light_led[0]" (data pin = "day_night", clock pin = "clk") is 3.500 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.300 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 57; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_A32; Fanout = 17; REG Node = 'freq_div:M2|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]'
        Info: 3: + IC(3.000 ns) + CELL(0.000 ns) = 7.300 ns; Loc. = LC8_A6; Fanout = 6; REG Node = 'traffic:M8|ryg_ctl:M13|light_led[0]'
        Info: Total cell delay = 2.100 ns ( 28.77 % )
        Info: Total interconnect delay = 5.200 ns ( 71.23 % )
    Info: + Micro hold delay of destination is 1.700 ns
    Info: - Shortest pin to register delay is 5.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_54; Fanout = 16; PIN Node = 'day_night'
        Info: 2: + IC(2.700 ns) + CELL(1.400 ns) = 5.500 ns; Loc. = LC8_A6; Fanout = 6; REG Node = 'traffic:M8|ryg_ctl:M13|light_led[0]'
        Info: Total cell delay = 2.800 ns ( 50.91 % )
        Info: Total interconnect delay = 2.700 ns ( 49.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Tue Aug 11 22:07:24 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


