0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/Counter/Counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/Counter/Counter.srcs/sim_1/new/TB_Counter.v,1690302253,verilog,,,,TB_Counter,,,,,,,,
D:/FPGA_DATA/lab_practise/Counter/Counter.srcs/sources_1/new/Counter.v,1690299855,verilog,,D:/FPGA_DATA/lab_practise/Counter/Counter.srcs/sim_1/new/TB_Counter.v,,Counter,,,,,,,,
