<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p187" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_187{left:652px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.75px;}
#t2_187{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_187{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_187{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_187{left:160px;bottom:878px;letter-spacing:0.1px;}
#t6_187{left:160px;bottom:850px;letter-spacing:-0.13px;}
#t7_187{left:160px;bottom:807px;letter-spacing:0.15px;}
#t8_187{left:160px;bottom:780px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_187{left:160px;bottom:737px;letter-spacing:0.14px;}
#ta_187{left:160px;bottom:711px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tb_187{left:160px;bottom:696px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tc_187{left:184px;bottom:681px;letter-spacing:-0.24px;word-spacing:0.03px;}
#td_187{left:184px;bottom:652px;letter-spacing:-0.24px;word-spacing:0.01px;}
#te_187{left:208px;bottom:637px;letter-spacing:-0.24px;}
#tf_187{left:231px;bottom:622px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#tg_187{left:231px;bottom:607px;letter-spacing:-0.25px;word-spacing:0.04px;}
#th_187{left:184px;bottom:578px;letter-spacing:-0.25px;word-spacing:0.04px;}
#ti_187{left:208px;bottom:563px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tj_187{left:208px;bottom:548px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tk_187{left:231px;bottom:534px;letter-spacing:-0.23px;word-spacing:-0.06px;}
#tl_187{left:231px;bottom:519px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tm_187{left:208px;bottom:504px;letter-spacing:-0.25px;}
#tn_187{left:231px;bottom:489px;letter-spacing:-0.23px;word-spacing:-0.06px;}
#to_187{left:208px;bottom:475px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tp_187{left:184px;bottom:460px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#tq_187{left:160px;bottom:417px;letter-spacing:0.15px;}
#tr_187{left:160px;bottom:397px;letter-spacing:-0.14px;word-spacing:0.08px;}
#ts_187{left:247px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#tt_187{left:349px;bottom:378px;letter-spacing:-0.25px;}
#tu_187{left:375px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#tv_187{left:452px;bottom:378px;letter-spacing:-0.25px;}
#tw_187{left:517px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#tx_187{left:247px;bottom:360px;letter-spacing:-0.13px;}
#ty_187{left:343px;bottom:361px;letter-spacing:-0.25px;}
#tz_187{left:370px;bottom:360px;letter-spacing:-0.06px;}
#t10_187{left:383px;bottom:362px;letter-spacing:-0.01px;}
#t11_187{left:473px;bottom:360px;}
#t12_187{left:160px;bottom:340px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t13_187{left:247px;bottom:340px;letter-spacing:-0.1px;word-spacing:-0.9px;}
#t14_187{left:618px;bottom:340px;letter-spacing:-0.12px;word-spacing:-0.85px;}
#t15_187{left:247px;bottom:324px;letter-spacing:-0.11px;}
#t16_187{left:315px;bottom:324px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t17_187{left:160px;bottom:304px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t18_187{left:247px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_187{left:247px;bottom:267px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_187{left:247px;bottom:250px;letter-spacing:-0.11px;}
#t1b_187{left:338px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#t1c_187{left:515px;bottom:250px;letter-spacing:-0.1px;word-spacing:-1.04px;}
#t1d_187{left:661px;bottom:250px;letter-spacing:-0.11px;}
#t1e_187{left:677px;bottom:250px;letter-spacing:-0.1px;word-spacing:-1.14px;}
#t1f_187{left:247px;bottom:234px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1g_187{left:247px;bottom:214px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1h_187{left:160px;bottom:194px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1i_187{left:247px;bottom:174px;letter-spacing:-0.1px;word-spacing:-0.43px;}
#t1j_187{left:568px;bottom:175px;letter-spacing:-0.01px;}
#t1k_187{left:659px;bottom:174px;letter-spacing:-0.1px;word-spacing:-0.43px;}
#t1l_187{left:247px;bottom:157px;letter-spacing:-0.12px;}
#t1m_187{left:160px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1n_187{left:247px;bottom:137px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t1o_187{left:247px;bottom:120px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1p_187{left:486px;bottom:120px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1q_187{left:640px;bottom:120px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_187{left:247px;bottom:104px;letter-spacing:-0.1px;}

.s1_187{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_187{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_187{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_187{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_187{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_187{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s7_187{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_187{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_187{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts187" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg187Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg187" style="-webkit-user-select: none;"><object width="825" height="990" data="187/187.svg" type="image/svg+xml" id="pdf187" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_187" class="t s1_187">ARM Instructions </span>
<span id="t2_187" class="t s2_187">ARM DDI 0100I </span><span id="t3_187" class="t s1_187">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_187" class="t s2_187">A4-37 </span>
<span id="t5_187" class="t s3_187">Architecture version </span>
<span id="t6_187" class="t s4_187">All. </span>
<span id="t7_187" class="t s3_187">Exceptions </span>
<span id="t8_187" class="t s4_187">Data Abort. </span>
<span id="t9_187" class="t s3_187">Operation </span>
<span id="ta_187" class="t v0_187 s5_187">MemoryAccess(B-bit, E-bit) </span>
<span id="tb_187" class="t v0_187 s5_187">if ConditionPassed(cond) then </span>
<span id="tc_187" class="t v0_187 s5_187">address = start_address </span>
<span id="td_187" class="t v0_187 s5_187">for i = 0 to 14 </span>
<span id="te_187" class="t v0_187 s5_187">if register_list[i] == 1 then </span>
<span id="tf_187" class="t v0_187 s5_187">Ri = Memory[address,4] </span>
<span id="tg_187" class="t v0_187 s5_187">address = address + 4 </span>
<span id="th_187" class="t v0_187 s5_187">if register_list[15] == 1 then </span>
<span id="ti_187" class="t v0_187 s5_187">value = Memory[address,4] </span>
<span id="tj_187" class="t v0_187 s5_187">if (architecture version 5 or above) then </span>
<span id="tk_187" class="t v0_187 s5_187">pc = value AND 0xFFFFFFFE </span>
<span id="tl_187" class="t v0_187 s5_187">T Bit = value[0] </span>
<span id="tm_187" class="t v0_187 s5_187">else </span>
<span id="tn_187" class="t v0_187 s5_187">pc = value AND 0xFFFFFFFC </span>
<span id="to_187" class="t v0_187 s5_187">address = address + 4 </span>
<span id="tp_187" class="t v0_187 s5_187">assert end_address == address - 4 </span>
<span id="tq_187" class="t s3_187">Notes </span>
<span id="tr_187" class="t s6_187">Operand restrictions </span>
<span id="ts_187" class="t s4_187">If the base register </span><span id="tt_187" class="t v0_187 s5_187">&lt;Rn&gt; </span><span id="tu_187" class="t s4_187">is specified in </span><span id="tv_187" class="t v0_187 s5_187">&lt;registers&gt;</span><span id="tw_187" class="t s4_187">, and base register write-back is specified, </span>
<span id="tx_187" class="t s4_187">the final value of </span><span id="ty_187" class="t v0_187 s5_187">&lt;Rn&gt; </span><span id="tz_187" class="t s4_187">is </span><span id="t10_187" class="t s7_187">UNPREDICTABLE</span><span id="t11_187" class="t s4_187">. </span>
<span id="t12_187" class="t s6_187">Data Abort </span><span id="t13_187" class="t s4_187">For details of the effects of the instruction if a Data Abort occurs, see </span><span id="t14_187" class="t s8_187">Effects of data-aborted </span>
<span id="t15_187" class="t s8_187">instructions </span><span id="t16_187" class="t s4_187">on page A2-21. </span>
<span id="t17_187" class="t s6_187">Non word-aligned addresses </span>
<span id="t18_187" class="t s4_187">For CP15_reg1_Ubit == 0, the Load Multiple instructions ignore the least significant two </span>
<span id="t19_187" class="t s4_187">bits of the address. If an implementation includes a System Control coprocessor </span>
<span id="t1a_187" class="t s4_187">(see Chapter B3 </span><span id="t1b_187" class="t s8_187">The System Control Coprocessor</span><span id="t1c_187" class="t s4_187">), an address with bits[1:0] </span><span id="t1d_187" class="t s4_187">!= </span><span id="t1e_187" class="t s4_187">0b00 causes </span>
<span id="t1f_187" class="t s4_187">an alignment exception if alignment checking is enabled. </span>
<span id="t1g_187" class="t s4_187">For CP15_reg1_Ubit == 1, all non-word aligned accesses cause an alignment fault. </span>
<span id="t1h_187" class="t s6_187">ARM/Thumb state transfers (ARM architecture version 5 and above) </span>
<span id="t1i_187" class="t s4_187">If bits[1:0] of a value loaded for R15 are 0b10, the result is </span><span id="t1j_187" class="t s7_187">UNPREDICTABLE</span><span id="t1k_187" class="t s4_187">, as branches to </span>
<span id="t1l_187" class="t s4_187">non word-aligned addresses are impossible in ARM state. </span>
<span id="t1m_187" class="t s6_187">Time order </span><span id="t1n_187" class="t s4_187">The time order of the accesses to individual words of memory generated by this instruction </span>
<span id="t1o_187" class="t s4_187">is only defined in some circumstances. See </span><span id="t1p_187" class="t s8_187">Memory access restrictions </span><span id="t1q_187" class="t s4_187">on page B2-13for </span>
<span id="t1r_187" class="t s4_187">details. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
