Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr  7 03:13:01 2024
| Host         : DESKTOP-54L5IRB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file click_display_timing_summary_routed.rpt -pb click_display_timing_summary_routed.pb -rpx click_display_timing_summary_routed.rpx -warn_on_violation
| Design       : click_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: main/clk_divider_0p5/clk_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pclk2/cdr2/addr_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.826   -43894.113                   7560                10171        0.055        0.000                      0                10171        4.500        0.000                       0                  4291  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.826   -43894.113                   7560                10171        0.055        0.000                      0                10171        4.500        0.000                       0                  4291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         7560  Failing Endpoints,  Worst Slack      -19.826ns,  Total Violation   -43894.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.826ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/is_chess_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.793ns  (logic 16.211ns (54.411%)  route 13.582ns (45.589%))
  Logic Levels:           34  (CARRY4=20 DSP48E1=2 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X14Y26         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  vga/h_count_reg_reg[4]/Q
                         net (fo=91, routed)          0.837     6.428    vga/h_count_next_reg[9]_0[4]
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.826 r  vga/is_chess2_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.826    vga/is_chess2_i_91_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.160 f  vga/is_chess2_i_59/O[1]
                         net (fo=42, routed)          0.772     7.931    vga_n_95
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.234 r  is_chess2_i_237/O
                         net (fo=2, routed)           0.627     8.861    vga/h_count_reg_reg[9]_15[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.411 r  vga/is_chess2_i_306/CO[3]
                         net (fo=1, routed)           0.000     9.411    vga/is_chess2_i_306_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  vga/is_chess2_i_204/CO[3]
                         net (fo=44, routed)          1.136    10.664    vga/is_chess2_i_204_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.244 r  vga/is_chess2_i_232/CO[3]
                         net (fo=6, routed)           1.030    12.275    vga/is_chess2_i_232_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.905 r  vga/is_chess2_i_362/O[1]
                         net (fo=3, routed)           0.571    13.476    vga_n_147
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.306    13.782 r  is_chess2_i_480/O
                         net (fo=1, routed)           0.000    13.782    vga/h_count_reg_reg[9]_39[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.332 r  vga/is_chess2_i_461/CO[3]
                         net (fo=1, routed)           0.000    14.332    vga/is_chess2_i_461_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  vga/is_chess2_i_413/O[0]
                         net (fo=4, routed)           0.853    15.407    vga/is_chess2_i_413_n_7
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.299    15.706 r  vga/is_chess2_i_405/O
                         net (fo=2, routed)           0.709    16.415    vga/is_chess2_i_405_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.539 r  vga/is_chess2_i_409/O
                         net (fo=1, routed)           0.000    16.539    vga/is_chess2_i_409_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.915 r  vga/is_chess2_i_341/CO[3]
                         net (fo=1, routed)           0.000    16.915    vga/is_chess2_i_341_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.032 r  vga/is_chess2_i_256/CO[3]
                         net (fo=1, routed)           0.000    17.032    vga/is_chess2_i_256_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.149 r  vga/is_chess2_i_173/CO[3]
                         net (fo=1, routed)           0.000    17.149    vga/is_chess2_i_173_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.472 r  vga/is_chess2_i_100/O[1]
                         net (fo=3, routed)           0.547    18.019    ca/h_count_reg_reg[9]_5[1]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.306    18.325 r  ca/is_chess2_i_172/O
                         net (fo=1, routed)           0.000    18.325    ca/is_chess2_i_172_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.838 r  ca/is_chess2_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.838    ca/is_chess2_i_96_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.057 r  ca/is_chess2_i_60/O[0]
                         net (fo=3, routed)           0.731    19.788    ca/is_chess2_i_60_n_7
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.295    20.083 r  ca/is_chess2_i_89/O
                         net (fo=1, routed)           0.000    20.083    ca/is_chess2_i_89_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.633 r  ca/is_chess2_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.633    ca/is_chess2_i_54_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.790 r  ca/is_chess2_i_33/CO[1]
                         net (fo=5, routed)           0.644    21.434    ca/is_chess2_i_33_n_2
    SLICE_X15Y34         LUT5 (Prop_lut5_I1_O)        0.329    21.763 r  ca/is_chess2_i_25/O
                         net (fo=47, routed)          0.802    22.566    vga/B[2]
    SLICE_X14Y35         LUT6 (Prop_lut6_I2_O)        0.124    22.690 r  vga/is_chess2_i_37/O
                         net (fo=1, routed)           0.465    23.155    vga/is_chess2_i_37_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.551 r  vga/is_chess2_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.551    vga/is_chess2_i_29_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.805 r  vga/is_chess2_i_24/CO[0]
                         net (fo=10, routed)          0.383    24.188    vga/is_chess2_i_24_n_3
    SLICE_X12Y38         LUT6 (Prop_lut6_I5_O)        0.367    24.555 r  vga/is_chess2_i_9/O
                         net (fo=1, routed)           0.501    25.056    vga/is_chess2_i_9_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.454 r  vga/is_chess2_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.454    vga/is_chess2_i_2_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.788 r  vga/is_chess2_i_1/O[1]
                         net (fo=2, routed)           0.601    26.389    ca/A[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    30.604 r  ca/is_chess2/PCOUT[47]
                         net (fo=1, routed)           0.002    30.606    ca/is_chess2_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    32.124 f  ca/is_chess1/P[15]
                         net (fo=1, routed)           1.298    33.422    ca/is_chess1_n_90
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.124    33.546 r  ca/is_chess0_inferred__0/is_chess_i_5/O
                         net (fo=1, routed)           0.636    34.182    ca/is_chess0_inferred__0/is_chess_i_5_n_0
    SLICE_X11Y35         LUT4 (Prop_lut4_I2_O)        0.124    34.306 r  ca/is_chess0_inferred__0/is_chess_i_2/O
                         net (fo=1, routed)           0.436    34.742    ca/is_chess0_inferred__0/is_chess_i_2_n_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I2_O)        0.124    34.866 r  ca/is_chess_i_1__0/O
                         net (fo=1, routed)           0.000    34.866    ca/is_chess_i_1__0_n_0
    SLICE_X11Y34         FDRE                                         r  ca/is_chess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.445    14.786    ca/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  ca/is_chess_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.029    15.040    ca/is_chess_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -34.866    
  -------------------------------------------------------------------
                         slack                                -19.826    

Slack (VIOLATED) :        -19.591ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ra/is_chess_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.560ns  (logic 16.313ns (55.185%)  route 13.247ns (44.815%))
  Logic Levels:           33  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X13Y24         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 f  vga/h_count_reg_reg[3]/Q
                         net (fo=85, routed)          0.501     6.027    vga/h_count_next_reg[9]_0[3]
    SLICE_X14Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.151 r  vga/is_chess2_i_167/O
                         net (fo=1, routed)           0.000     6.151    vga/is_chess2_i_167_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.684 r  vga/is_chess2_i_91__0/CO[3]
                         net (fo=1, routed)           0.000     6.684    vga/is_chess2_i_91__0_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.007 f  vga/is_chess2_i_59__0/O[1]
                         net (fo=42, routed)          0.677     7.684    vga_n_220
    SLICE_X14Y28         LUT3 (Prop_lut3_I0_O)        0.306     7.990 r  is_chess2_i_237__0/O
                         net (fo=2, routed)           0.913     8.903    vga/h_count_reg_reg[9]_65[0]
    SLICE_X14Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.453 r  vga/is_chess2_i_306__0/CO[3]
                         net (fo=1, routed)           0.000     9.453    vga/is_chess2_i_306__0_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  vga/is_chess2_i_204__0/CO[3]
                         net (fo=44, routed)          1.276    10.846    vga/is_chess2_i_204__0_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.426 r  vga/is_chess2_i_232__0/CO[3]
                         net (fo=6, routed)           0.842    12.268    vga/is_chess2_i_232__0_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.866 r  vga/is_chess2_i_362__0/O[1]
                         net (fo=3, routed)           0.737    13.604    vga_n_268
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.303    13.907 r  is_chess2_i_480__0/O
                         net (fo=1, routed)           0.000    13.907    vga/h_count_reg_reg[9]_89[0]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.457 r  vga/is_chess2_i_461__0/CO[3]
                         net (fo=1, routed)           0.000    14.457    vga/is_chess2_i_461__0_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.791 r  vga/is_chess2_i_413__0/O[1]
                         net (fo=4, routed)           0.737    15.528    vga/is_chess2_i_413__0_n_6
    SLICE_X31Y28         LUT5 (Prop_lut5_I2_O)        0.303    15.831 r  vga/is_chess2_i_345__0/O
                         net (fo=2, routed)           0.632    16.463    vga/is_chess2_i_345__0_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    17.019 r  vga/is_chess2_i_256__0/O[2]
                         net (fo=3, routed)           0.751    17.770    ra/h_count_reg_reg[9]_1[2]
    SLICE_X30Y28         LUT2 (Prop_lut2_I0_O)        0.302    18.072 r  ra/is_chess2_i_339__0/O
                         net (fo=1, routed)           0.000    18.072    ra/is_chess2_i_339__0_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.605 r  ra/is_chess2_i_251__0/CO[3]
                         net (fo=1, routed)           0.000    18.605    ra/is_chess2_i_251__0_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.722 r  ra/is_chess2_i_168__0/CO[3]
                         net (fo=1, routed)           0.000    18.722    ra/is_chess2_i_168__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.839 r  ra/is_chess2_i_96__0/CO[3]
                         net (fo=1, routed)           0.000    18.839    ra/is_chess2_i_96__0_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.162 r  ra/is_chess2_i_60__0/O[1]
                         net (fo=3, routed)           0.824    19.987    ra/is_chess2_i_60__0_n_6
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.306    20.293 r  ra/is_chess2_i_87__0/O
                         net (fo=1, routed)           0.000    20.293    ra/is_chess2_i_87__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.669 r  ra/is_chess2_i_54__0/CO[3]
                         net (fo=1, routed)           0.000    20.669    ra/is_chess2_i_54__0_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.826 r  ra/is_chess2_i_33__0/CO[1]
                         net (fo=7, routed)           0.518    21.344    ra/is_chess2_i_33__0_n_2
    SLICE_X33Y33         LUT5 (Prop_lut5_I1_O)        0.332    21.676 r  ra/is_chess2_i_28__0/O
                         net (fo=30, routed)          0.710    22.386    vga/B_2[2]
    SLICE_X29Y33         LUT6 (Prop_lut6_I3_O)        0.124    22.510 r  vga/is_chess2_i_38__0/O
                         net (fo=1, routed)           0.331    22.841    vga/is_chess2_i_38__0_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    23.239 r  vga/is_chess2_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    23.239    vga/is_chess2_i_29__0_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.510 r  vga/is_chess2_i_24__0/CO[0]
                         net (fo=10, routed)          0.718    24.228    vga/is_chess2_i_24__0_n_3
    SLICE_X15Y30         LUT6 (Prop_lut6_I5_O)        0.373    24.601 r  vga/is_chess2_i_10__0/O
                         net (fo=1, routed)           0.330    24.931    vga/is_chess2_i_10__0_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.451 r  vga/is_chess2_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    25.451    vga/is_chess2_i_2__0_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.774 r  vga/is_chess2_i_1__0/O[1]
                         net (fo=2, routed)           0.615    26.389    ra/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    30.607 r  ra/is_chess2/PCOUT[47]
                         net (fo=1, routed)           0.002    30.609    ra/is_chess2_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    32.127 f  ra/is_chess1/P[9]
                         net (fo=1, routed)           1.015    33.143    ra/is_chess1_n_96
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.124    33.267 r  ra/is_chess0_inferred__0/is_chess_i_3/O
                         net (fo=1, routed)           0.639    33.905    ra/is_chess0_inferred__0/is_chess_i_3_n_0
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.124    34.029 r  ra/is_chess0_inferred__0/is_chess_i_2/O
                         net (fo=1, routed)           0.477    34.507    ra/is_chess0_inferred__0/is_chess_i_2_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.124    34.631 r  ra/is_chess_i_1/O
                         net (fo=1, routed)           0.000    34.631    ra/is_chess_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  ra/is_chess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.442    14.783    ra/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  ra/is_chess_reg/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.032    15.040    ra/is_chess_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                -19.591    

Slack (VIOLATED) :        -13.797ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/rgb_chess_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.767ns  (logic 9.240ns (38.878%)  route 14.527ns (61.122%))
  Logic Levels:           29  (CARRY4=16 LUT2=2 LUT3=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.551     5.072    vga/clk_IBUF_BUFG
    SLICE_X14Y26         FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  vga/h_count_reg_reg[4]/Q
                         net (fo=91, routed)          0.837     6.428    vga/h_count_next_reg[9]_0[4]
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.826 r  vga/is_chess2_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.826    vga/is_chess2_i_91_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.160 f  vga/is_chess2_i_59/O[1]
                         net (fo=42, routed)          0.772     7.931    vga_n_95
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.234 r  is_chess2_i_237/O
                         net (fo=2, routed)           0.627     8.861    vga/h_count_reg_reg[9]_15[0]
    SLICE_X12Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.411 r  vga/is_chess2_i_306/CO[3]
                         net (fo=1, routed)           0.000     9.411    vga/is_chess2_i_306_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  vga/is_chess2_i_204/CO[3]
                         net (fo=44, routed)          1.136    10.664    vga/is_chess2_i_204_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.244 r  vga/is_chess2_i_232/CO[3]
                         net (fo=6, routed)           1.030    12.275    vga/is_chess2_i_232_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.905 r  vga/is_chess2_i_362/O[1]
                         net (fo=3, routed)           0.571    13.476    vga_n_147
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.306    13.782 r  is_chess2_i_480/O
                         net (fo=1, routed)           0.000    13.782    vga/h_count_reg_reg[9]_39[0]
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.332 r  vga/is_chess2_i_461/CO[3]
                         net (fo=1, routed)           0.000    14.332    vga/is_chess2_i_461_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.554 r  vga/is_chess2_i_413/O[0]
                         net (fo=4, routed)           0.853    15.407    vga/is_chess2_i_413_n_7
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.299    15.706 r  vga/is_chess2_i_405/O
                         net (fo=2, routed)           0.709    16.415    vga/is_chess2_i_405_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.539 r  vga/is_chess2_i_409/O
                         net (fo=1, routed)           0.000    16.539    vga/is_chess2_i_409_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.915 r  vga/is_chess2_i_341/CO[3]
                         net (fo=1, routed)           0.000    16.915    vga/is_chess2_i_341_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.032 r  vga/is_chess2_i_256/CO[3]
                         net (fo=1, routed)           0.000    17.032    vga/is_chess2_i_256_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.149 r  vga/is_chess2_i_173/CO[3]
                         net (fo=1, routed)           0.000    17.149    vga/is_chess2_i_173_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.472 r  vga/is_chess2_i_100/O[1]
                         net (fo=3, routed)           0.547    18.019    ca/h_count_reg_reg[9]_5[1]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.306    18.325 r  ca/is_chess2_i_172/O
                         net (fo=1, routed)           0.000    18.325    ca/is_chess2_i_172_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.838 r  ca/is_chess2_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.838    ca/is_chess2_i_96_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.057 r  ca/is_chess2_i_60/O[0]
                         net (fo=3, routed)           0.731    19.788    ca/is_chess2_i_60_n_7
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.295    20.083 r  ca/is_chess2_i_89/O
                         net (fo=1, routed)           0.000    20.083    ca/is_chess2_i_89_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.633 r  ca/is_chess2_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.633    ca/is_chess2_i_54_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.790 r  ca/is_chess2_i_33/CO[1]
                         net (fo=5, routed)           0.655    21.445    ca/is_chess2_i_33_n_2
    SLICE_X14Y34         LUT5 (Prop_lut5_I1_O)        0.329    21.774 r  ca/is_chess2_i_26/O
                         net (fo=111, routed)         2.471    24.246    ca/B[0]
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.124    24.370 f  ca/rgb_chess[11]_i_161/O
                         net (fo=1, routed)           0.607    24.977    ca/rgb_chess[11]_i_161_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I0_O)        0.124    25.101 f  ca/rgb_chess[11]_i_81/O
                         net (fo=1, routed)           1.092    26.193    ca/rgb_chess[11]_i_81_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    26.317 f  ca/rgb_chess[11]_i_31/O
                         net (fo=1, routed)           0.000    26.317    ca/rgb_chess[11]_i_31_n_0
    SLICE_X43Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    26.529 f  ca/rgb_chess_reg[11]_i_14/O
                         net (fo=1, routed)           1.266    27.795    ca/rgb_chess_reg[11]_i_14_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I3_O)        0.299    28.094 f  ca/rgb_chess[11]_i_4/O
                         net (fo=2, routed)           0.621    28.715    ca/rgb_chess[11]_i_4_n_0
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.124    28.839 r  ca/rgb_chess[11]_i_1/O
                         net (fo=1, routed)           0.000    28.839    ca/rgb_chess[11]_i_1_n_0
    SLICE_X11Y34         FDRE                                         r  ca/rgb_chess_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.445    14.786    ca/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  ca/rgb_chess_reg[11]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.031    15.042    ca/rgb_chess_reg[11]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -28.839    
  -------------------------------------------------------------------
                         slack                                -13.797    

Slack (VIOLATED) :        -13.792ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.658ns  (logic 8.391ns (35.468%)  route 15.267ns (64.532%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.181    27.886    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I4_O)        0.124    28.010 r  ca/position_overall[13][9]_i_3/O
                         net (fo=1, routed)           0.680    28.690    ca/position_overall[13][9]_i_3_n_0
    SLICE_X54Y45         LUT5 (Prop_lut5_I3_O)        0.124    28.814 r  ca/position_overall[13][9]_i_1__0/O
                         net (fo=1, routed)           0.000    28.814    ca/position_overall[13][9]_i_1__0_n_0
    SLICE_X54Y45         FDRE                                         r  ca/position_overall_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.452    14.793    ca/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  ca/position_overall_reg[13][9]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X54Y45         FDRE (Setup_fdre_C_D)        0.077    15.023    ca/position_overall_reg[13][9]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -28.814    
  -------------------------------------------------------------------
                         slack                                -13.792    

Slack (VIOLATED) :        -13.784ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[10][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.668ns  (logic 8.391ns (35.453%)  route 15.277ns (64.547%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.250    27.955    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124    28.079 f  ca/position_overall[10][14]_i_2/O
                         net (fo=1, routed)           0.622    28.700    ca/position_overall[10][14]_i_2_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I1_O)        0.124    28.824 r  ca/position_overall[10][14]_i_1__0/O
                         net (fo=1, routed)           0.000    28.824    ca/position_overall[10][14]_i_1__0_n_0
    SLICE_X58Y41         FDRE                                         r  ca/position_overall_reg[10][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.517    14.858    ca/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  ca/position_overall_reg[10][14]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.029    15.040    ca/position_overall_reg[10][14]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -28.824    
  -------------------------------------------------------------------
                         slack                                -13.784    

Slack (VIOLATED) :        -13.771ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.635ns  (logic 8.391ns (35.503%)  route 15.244ns (64.497%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.321    28.026    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X53Y36         LUT6 (Prop_lut6_I0_O)        0.124    28.150 r  ca/position_overall[14][14]_i_2__0/O
                         net (fo=1, routed)           0.517    28.667    ca/position_overall[14][14]_i_2__0_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I2_O)        0.124    28.791 r  ca/position_overall[14][14]_i_1__0/O
                         net (fo=1, routed)           0.000    28.791    ca/position_overall[14][14]_i_1__0_n_0
    SLICE_X52Y36         FDRE                                         r  ca/position_overall_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.447    14.788    ca/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  ca/position_overall_reg[14][14]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X52Y36         FDRE (Setup_fdre_C_D)        0.079    15.020    ca/position_overall_reg[14][14]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -28.791    
  -------------------------------------------------------------------
                         slack                                -13.771    

Slack (VIOLATED) :        -13.770ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.586ns  (logic 8.391ns (35.575%)  route 15.195ns (64.425%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.387    28.092    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I4_O)        0.124    28.216 r  ca/position_overall[13][10]_i_3/O
                         net (fo=1, routed)           0.403    28.619    ca/position_overall[13][10]_i_3_n_0
    SLICE_X55Y40         LUT5 (Prop_lut5_I3_O)        0.124    28.743 r  ca/position_overall[13][10]_i_1__0/O
                         net (fo=1, routed)           0.000    28.743    ca/position_overall[13][10]_i_1__0_n_0
    SLICE_X55Y40         FDRE                                         r  ca/position_overall_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.450    14.791    ca/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  ca/position_overall_reg[13][10]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)        0.029    14.973    ca/position_overall_reg[13][10]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -28.743    
  -------------------------------------------------------------------
                         slack                                -13.770    

Slack (VIOLATED) :        -13.766ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.636ns  (logic 8.391ns (35.501%)  route 15.245ns (64.499%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.272    27.977    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124    28.101 r  ca/position_overall[8][10]_i_2/O
                         net (fo=1, routed)           0.567    28.668    ca/position_overall[8][10]_i_2_n_0
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.124    28.792 r  ca/position_overall[8][10]_i_1__0/O
                         net (fo=1, routed)           0.000    28.792    ca/position_overall[8][10]_i_1__0_n_0
    SLICE_X54Y41         FDRE                                         r  ca/position_overall_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.451    14.792    ca/clk_IBUF_BUFG
    SLICE_X54Y41         FDRE                                         r  ca/position_overall_reg[8][10]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)        0.081    15.026    ca/position_overall_reg[8][10]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -28.792    
  -------------------------------------------------------------------
                         slack                                -13.766    

Slack (VIOLATED) :        -13.765ns  (required time - arrival time)
  Source:                 ca/cursor_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/color_reg_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.595ns  (logic 8.767ns (37.156%)  route 14.828ns (62.844%))
  Logic Levels:           30  (CARRY4=14 LUT2=3 LUT3=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.570     5.091    ca/clk_IBUF_BUFG
    SLICE_X13Y47         FDSE                                         r  ca/cursor_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  ca/cursor_x_reg[6]/Q
                         net (fo=46, routed)          0.896     6.444    ca/cursor_x[6]
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.124     6.568 r  ca/x_coordinate[3]_i_22/O
                         net (fo=14, routed)          0.941     7.509    ca/x_coordinate[3]_i_22_n_0
    SLICE_X13Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.633 r  ca/x_coordinate[3]_i_5/O
                         net (fo=90, routed)          0.787     8.420    ca/x_coordinate[3]_i_5_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.544 r  ca/x_coordinate[3]_i_193/O
                         net (fo=2, routed)           0.622     9.166    ca/x_coordinate[3]_i_193_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.551 r  ca/x_coordinate_reg[3]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.551    ca/x_coordinate_reg[3]_i_266_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.665 r  ca/x_coordinate_reg[3]_i_160/CO[3]
                         net (fo=44, routed)          1.273    10.938    ca/x_coordinate_reg[3]_i_160_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.518 r  ca/x_coordinate_reg[3]_i_187/CO[3]
                         net (fo=6, routed)           0.000    11.518    ca/x_coordinate_reg[3]_i_187_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.116 r  ca/x_coordinate_reg[3]_i_325/O[1]
                         net (fo=3, routed)           0.674    12.790    ca_n_1146
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.303    13.093 r  x_coordinate[3]_i_444/O
                         net (fo=1, routed)           0.000    13.093    ca/cursor_x_reg[9]_2[0]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.643 r  ca/x_coordinate_reg[3]_i_425/CO[3]
                         net (fo=1, routed)           0.001    13.644    ca/x_coordinate_reg[3]_i_425_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.758 r  ca/x_coordinate_reg[3]_i_376/CO[3]
                         net (fo=1, routed)           0.000    13.758    ca/x_coordinate_reg[3]_i_376_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.092 r  ca/x_coordinate_reg[3]_i_314/O[1]
                         net (fo=4, routed)           0.534    14.626    ca_n_845
    SLICE_X14Y50         LUT3 (Prop_lut3_I1_O)        0.303    14.929 r  x_coordinate[3]_i_377/O
                         net (fo=1, routed)           0.865    15.794    ca/cursor_x_reg[9]_10
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.124    15.918 r  ca/x_coordinate[3]_i_310/O
                         net (fo=1, routed)           0.000    15.918    ca/x_coordinate[3]_i_310_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.294 r  ca/x_coordinate_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.001    16.295    ca/x_coordinate_reg[3]_i_215_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.534 r  ca/x_coordinate_reg[3]_i_132/O[2]
                         net (fo=3, routed)           0.711    17.245    ca/x_coordinate_reg[3]_i_132_n_5
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.301    17.546 r  ca/x_coordinate[3]_i_213/O
                         net (fo=1, routed)           0.000    17.546    ca/x_coordinate[3]_i_213_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.079 r  ca/x_coordinate_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    18.079    ca/x_coordinate_reg[3]_i_127_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.196 r  ca/x_coordinate_reg[3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.196    ca/x_coordinate_reg[3]_i_54_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.415 r  ca/x_coordinate_reg[3]_i_23/O[0]
                         net (fo=3, routed)           0.740    19.155    ca/x_coordinate_reg[3]_i_23_n_7
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.295    19.450 r  ca/x_coordinate[3]_i_52/O
                         net (fo=1, routed)           0.000    19.450    ca/x_coordinate[3]_i_52_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.000 r  ca/x_coordinate_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.000    ca/x_coordinate_reg[3]_i_17_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.157 r  ca/x_coordinate_reg[3]_i_4/CO[1]
                         net (fo=5, routed)           0.982    21.139    ca/x_coordinate_reg[3]_i_4_n_2
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.329    21.468 r  ca/x_coordinate[1]_i_2/O
                         net (fo=48, routed)          2.046    23.514    ca/x_coordinate[1]_i_2_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I2_O)        0.124    23.638 f  ca/color_i_65/O
                         net (fo=1, routed)           0.000    23.638    ca/color_i_65_n_0
    SLICE_X60Y43         MUXF7 (Prop_muxf7_I0_O)      0.209    23.847 f  ca/color_reg_i_29/O
                         net (fo=1, routed)           1.019    24.866    ca/color_reg_i_29_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.297    25.163 f  ca/color_i_15/O
                         net (fo=1, routed)           0.000    25.163    ca/color_i_15_n_0
    SLICE_X52Y48         MUXF7 (Prop_muxf7_I1_O)      0.247    25.410 f  ca/color_reg_i_10/O
                         net (fo=1, routed)           0.000    25.410    ca/color_reg_i_10_n_0
    SLICE_X52Y48         MUXF8 (Prop_muxf8_I0_O)      0.098    25.508 f  ca/color_reg_i_5/O
                         net (fo=8, routed)           1.027    26.535    ca/color_reg_i_5_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.319    26.854 r  ca/position_white[14][7]_i_3/O
                         net (fo=115, routed)         1.140    27.994    main/cursor_y_reg[5]_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.118 r  main/color_rep__2_i_1/O
                         net (fo=1, routed)           0.568    28.687    ca/mode_reg[0]_rep__4_0
    SLICE_X42Y38         FDRE                                         r  ca/color_reg_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.444    14.785    ca/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  ca/color_reg_rep__2/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)       -0.016    14.922    ca/color_reg_rep__2
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                         -28.687    
  -------------------------------------------------------------------
                         slack                                -13.765    

Slack (VIOLATED) :        -13.750ns  (required time - arrival time)
  Source:                 ca/cursor_y_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/position_overall_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.617ns  (logic 8.391ns (35.530%)  route 15.226ns (64.470%))
  Logic Levels:           27  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.635     5.156    ca/clk_IBUF_BUFG
    SLICE_X5Y44          FDSE                                         r  ca/cursor_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456     5.612 r  ca/cursor_y_reg[3]/Q
                         net (fo=61, routed)          1.073     6.685    ca/cursor_y[3]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.809 r  ca/y_coordinate[3]_i_42/O
                         net (fo=16, routed)          0.732     7.542    ca/y_coordinate[3]_i_42_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.666 r  ca/y_coordinate[3]_i_160/O
                         net (fo=42, routed)          1.000     8.666    ca/y_coordinate[3]_i_160_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124     8.790 r  ca/y_coordinate[3]_i_167/O
                         net (fo=2, routed)           0.546     9.336    ca/y_coordinate[3]_i_167_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.862 r  ca/y_coordinate_reg[3]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.862    ca/y_coordinate_reg[3]_i_226_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  ca/y_coordinate_reg[3]_i_129/CO[3]
                         net (fo=44, routed)          1.131    11.107    ca/y_coordinate_reg[3]_i_129_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.687 r  ca/y_coordinate_reg[3]_i_158/CO[3]
                         net (fo=6, routed)           0.953    12.640    ca/y_coordinate_reg[3]_i_158_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    13.238 r  ca/y_coordinate_reg[3]_i_354/O[1]
                         net (fo=3, routed)           0.570    13.808    ca_n_1158
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.303    14.111 r  y_coordinate[3]_i_450/O
                         net (fo=1, routed)           0.000    14.111    ca/cursor_y_reg[8]_2[0]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.661 r  ca/y_coordinate_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    14.661    ca/y_coordinate_reg[3]_i_431_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.883 r  ca/y_coordinate_reg[3]_i_398/O[0]
                         net (fo=4, routed)           1.084    15.967    ca/y_coordinate_reg[3]_i_398_n_7
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.299    16.266 r  ca/y_coordinate[3]_i_338/O
                         net (fo=2, routed)           0.603    16.869    ca/y_coordinate[3]_i_338_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.993 r  ca/y_coordinate[3]_i_342/O
                         net (fo=1, routed)           0.000    16.993    ca/y_coordinate[3]_i_342_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.506 r  ca/y_coordinate_reg[3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    17.506    ca/y_coordinate_reg[3]_i_265_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.829 r  ca/y_coordinate_reg[3]_i_188/O[1]
                         net (fo=3, routed)           0.715    18.545    ca/y_coordinate_reg[3]_i_188_n_6
    SLICE_X3Y42          LUT2 (Prop_lut2_I0_O)        0.306    18.851 r  ca/y_coordinate[3]_i_264/O
                         net (fo=1, routed)           0.000    18.851    ca/y_coordinate[3]_i_264_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.383 r  ca/y_coordinate_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    19.383    ca/y_coordinate_reg[3]_i_183_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.622 r  ca/y_coordinate_reg[3]_i_106/O[2]
                         net (fo=3, routed)           0.746    20.368    ca/y_coordinate_reg[3]_i_106_n_5
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302    20.670 r  ca/y_coordinate[3]_i_105/O
                         net (fo=1, routed)           0.000    20.670    ca/y_coordinate[3]_i_105_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.183 r  ca/y_coordinate_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    21.183    ca/y_coordinate_reg[3]_i_37_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.340 r  ca/y_coordinate_reg[3]_i_14/CO[1]
                         net (fo=4, routed)           0.840    22.180    ca/y_coordinate_reg[3]_i_14_n_2
    SLICE_X10Y45         LUT5 (Prop_lut5_I1_O)        0.332    22.512 r  ca/y_coordinate[0]_i_2/O
                         net (fo=19, routed)          2.482    24.995    ca/y_coordinate[0]_i_2_n_0
    SLICE_X52Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  ca/color_i_18/O
                         net (fo=1, routed)           0.000    25.119    ca/color_i_18_n_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    25.360 f  ca/color_reg_i_12/O
                         net (fo=1, routed)           0.000    25.360    ca/color_reg_i_12_n_0
    SLICE_X52Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    25.458 f  ca/color_reg_i_6/O
                         net (fo=8, routed)           0.928    26.386    ca/color_reg_i_6_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.319    26.705 r  ca/position_overall[14][14]_i_4__0/O
                         net (fo=105, routed)         1.207    27.912    ca/position_overall[14][14]_i_4__0_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.124    28.036 f  ca/position_overall[11][9]_i_2/O
                         net (fo=1, routed)           0.613    28.649    ca/position_overall[11][9]_i_2_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I1_O)        0.124    28.773 r  ca/position_overall[11][9]_i_1__0/O
                         net (fo=1, routed)           0.000    28.773    ca/position_overall[11][9]_i_1__0_n_0
    SLICE_X54Y43         FDRE                                         r  ca/position_overall_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        1.452    14.793    ca/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  ca/position_overall_reg[11][9]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X54Y43         FDRE (Setup_fdre_C_D)        0.077    15.023    ca/position_overall_reg[11][9]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -28.773    
  -------------------------------------------------------------------
                         slack                                -13.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pclk2/char_addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk2/cdr2/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.500%)  route 0.245ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.561     1.444    pclk2/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  pclk2/char_addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pclk2/char_addr2_reg[2]/Q
                         net (fo=2, routed)           0.245     1.830    pclk2/cdr2/ADDRBWRADDR[2]
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.827     1.954    pclk2/cdr2/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.070     1.775    pclk2/cdr2/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.617%)  route 0.221ns (49.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ca/unit_mouse/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ca/unit_mouse/y_sign_reg/Q
                         net (fo=12, routed)          0.221     1.827    ca/unit_mouse/y_sign_reg_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I2_O)        0.099     1.926 r  ca/unit_mouse/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000     1.926    ca/unit_mouse/y_pos[9]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[9]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.842    ca/unit_mouse/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.281%)  route 0.224ns (49.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.594     1.477    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  ca/unit_mouse/y_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  ca/unit_mouse/y_sign_reg/Q
                         net (fo=12, routed)          0.224     1.830    ca/unit_mouse/y_sign_reg_n_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.929 r  ca/unit_mouse/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     1.929    ca/unit_mouse/y_pos[11]_i_1_n_0
    SLICE_X3Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.867     1.994    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  ca/unit_mouse/y_pos_reg[11]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.842    ca/unit_mouse/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pclk/char_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.296%)  route 0.264ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.559     1.442    pclk/clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  pclk/char_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  pclk/char_addr_reg[0]/Q
                         net (fo=2, routed)           0.264     1.870    pclk/cdr/ADDRARDADDR[4]
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.828     1.955    pclk/cdr/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[4]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.075     1.781    pclk/cdr/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pclk2/char_addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk2/cdr2/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.940%)  route 0.300ns (68.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.561     1.444    pclk2/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  pclk2/char_addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pclk2/char_addr2_reg[0]/Q
                         net (fo=2, routed)           0.300     1.886    pclk2/cdr2/ADDRBWRADDR[0]
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.827     1.954    pclk2/cdr2/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.070     1.775    pclk2/cdr2/addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pclk2/char_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk2/cdr2/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.051%)  route 0.299ns (67.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.560     1.443    pclk2/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  pclk2/char_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pclk2/char_addr2_reg[1]/Q
                         net (fo=2, routed)           0.299     1.883    pclk2/cdr2/ADDRBWRADDR[1]
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.827     1.954    pclk2/cdr2/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  pclk2/cdr2/addr_reg_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.066     1.771    pclk2/cdr2/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ca/y_coordinate_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/position_black_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.666%)  route 0.283ns (60.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.560     1.443    ca/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  ca/y_coordinate_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  ca/y_coordinate_reg[1]_rep__0/Q
                         net (fo=114, routed)         0.283     1.867    ca/y_coordinate_reg[1]_rep__0_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.912 r  ca/position_black[11][1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    main/position_black_reg[11][1]_2
    SLICE_X33Y59         FDRE                                         r  main/position_black_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.828     1.956    main/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  main/position_black_reg[11][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.091     1.798    main/position_black_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pclk/char_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.388%)  route 0.259ns (63.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.559     1.442    pclk/clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  pclk/char_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  pclk/char_addr_reg[3]/Q
                         net (fo=2, routed)           0.259     1.849    pclk/cdr/ADDRARDADDR[7]
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.828     1.955    pclk/cdr/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.019     1.725    pclk/cdr/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pclk/char_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.363%)  route 0.300ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.559     1.442    pclk/clk_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  pclk/char_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  pclk/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.300     1.906    pclk/cdr/ADDRARDADDR[5]
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.828     1.955    pclk/cdr/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  pclk/cdr/addr_reg_reg[5]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.066     1.772    pclk/cdr/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pclk2/row_addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.300%)  route 0.446ns (77.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.561     1.444    pclk2/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  pclk2/row_addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  pclk2/row_addr2_reg[0]/Q
                         net (fo=1, routed)           0.446     2.018    pclk/cdr/ADDRBWRADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=4290, routed)        0.876     2.004    pclk/cdr/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
                         clock pessimism             -0.249     1.755    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     1.884    pclk/cdr/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    coa/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    coa/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    sg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    sg/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    pa/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    pclk/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    pclk/cdr/addr_reg_reg_rep/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    wwt/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    wwt/rom/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y79   main/position_white_reg[11][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y80   main/position_white_reg[11][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y81   main/position_white_reg[11][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y78   main/position_white_reg[11][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y80   main/position_white_reg[11][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y79   main/position_white_reg[12][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y79   main/position_white_reg[12][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37   ca/click_restart_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    ca/clicked_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y38    ca/clicked_stable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y51   ca/click_in_board_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y37   ca/click_quit_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y73   main/position_white_reg[11][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y75   main/position_white_reg[11][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y72   main/position_white_reg[11][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y78   main/position_white_reg[11][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y73   main/position_white_reg[12][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y76   main/position_white_reg[12][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y82   main/position_white_reg[12][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y82   main/position_white_reg[12][14]/C



