# TCL File Generated by Component Editor 10.1sp1
# Fri Jun 03 15:32:17 EDT 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | chu_avalon_ps2 "chu_avalon_ps2" v1.0
# | p chu 2011.06.03.15:32:17
# | PS2 receiver and transmitter
# | 
# | K:/code/vlog_chu_ip_v101/chu_avalon_ps2/chu_avalon_ps2.v
# | 
# |    ./chu_avalon_ps2.v syn, sim
# |    ./ps2_rx.v syn, sim
# |    ./ps2_tx.v syn, sim
# |    ./ps2_tx_rx_buf.v syn, sim
# |    ./K:/code/vlog_chu_ip_v101/chu_avalon_fifo/a_ram_2p_simple.v syn, sim
# |    ./K:/code/vlog_chu_ip_v101/chu_avalon_fifo/fifo_ctrl.v syn, sim
# |    ./K:/code/vlog_chu_ip_v101/chu_avalon_fifo/fifo_top.v syn, sim
# |    ./K:/code/vlog_chu_ip_v101/chu_avalon_fifo/reg_file.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 10.1
# | 
package require -exact sopc 10.1
# | 
# +-----------------------------------

# +-----------------------------------
# | module chu_avalon_ps2
# | 
set_module_property DESCRIPTION "PS2 receiver and transmitter"
set_module_property NAME chu_avalon_ps2
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP chu_vlog_ip
set_module_property AUTHOR "p chu"
set_module_property DISPLAY_NAME chu_avalon_ps2
set_module_property TOP_LEVEL_HDL_FILE chu_avalon_ps2.v
set_module_property TOP_LEVEL_HDL_MODULE chu_avalon_ps2
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE false
set_module_property ANALYZE_HDL TRUE
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file chu_avalon_ps2.v {SYNTHESIS SIMULATION}
add_file ps2_rx.v {SYNTHESIS SIMULATION}
add_file ps2_tx.v {SYNTHESIS SIMULATION}
add_file ps2_tx_rx_buf.v {SYNTHESIS SIMULATION}
add_file K:/code/vlog_chu_ip_v101/chu_avalon_fifo/a_ram_2p_simple.v {SYNTHESIS SIMULATION}
add_file K:/code/vlog_chu_ip_v101/chu_avalon_fifo/fifo_ctrl.v {SYNTHESIS SIMULATION}
add_file K:/code/vlog_chu_ip_v101/chu_avalon_fifo/fifo_top.v {SYNTHESIS SIMULATION}
add_file K:/code/vlog_chu_ip_v101/chu_avalon_fifo/reg_file.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter W_SIZE INTEGER 2
set_parameter_property W_SIZE DEFAULT_VALUE 2
set_parameter_property W_SIZE DISPLAY_NAME W_SIZE
set_parameter_property W_SIZE TYPE INTEGER
set_parameter_property W_SIZE UNITS None
set_parameter_property W_SIZE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property W_SIZE AFFECTS_GENERATION false
set_parameter_property W_SIZE HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset
# | 
add_interface clock_reset clock end
set_interface_property clock_reset clockRate 0

set_interface_property clock_reset ENABLED true

add_interface_port clock_reset clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_reset_reset
# | 
add_interface clock_reset_reset reset end
set_interface_property clock_reset_reset associatedClock clock_reset
set_interface_property clock_reset_reset synchronousEdges DEASSERT

set_interface_property clock_reset_reset ENABLED true

add_interface_port clock_reset_reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point cpu_ps2
# | 
add_interface cpu_ps2 avalon end
set_interface_property cpu_ps2 addressAlignment DYNAMIC
set_interface_property cpu_ps2 addressUnits WORDS
set_interface_property cpu_ps2 associatedClock clock_reset
set_interface_property cpu_ps2 associatedReset clock_reset_reset
set_interface_property cpu_ps2 burstOnBurstBoundariesOnly false
set_interface_property cpu_ps2 explicitAddressSpan 0
set_interface_property cpu_ps2 holdTime 0
set_interface_property cpu_ps2 isMemoryDevice false
set_interface_property cpu_ps2 isNonVolatileStorage false
set_interface_property cpu_ps2 linewrapBursts false
set_interface_property cpu_ps2 maximumPendingReadTransactions 0
set_interface_property cpu_ps2 printableDevice false
set_interface_property cpu_ps2 readLatency 0
set_interface_property cpu_ps2 readWaitStates 0
set_interface_property cpu_ps2 readWaitTime 0
set_interface_property cpu_ps2 setupTime 0
set_interface_property cpu_ps2 timingUnits Cycles
set_interface_property cpu_ps2 writeWaitTime 0

set_interface_property cpu_ps2 ENABLED true

add_interface_port cpu_ps2 ps2_address address Input 2
add_interface_port cpu_ps2 ps2_chipselect chipselect Input 1
add_interface_port cpu_ps2 ps2_writedata writedata Input 32
add_interface_port cpu_ps2 ps2_readdata readdata Output 32
add_interface_port cpu_ps2 ps2_write write Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point ps2_phy
# | 
add_interface ps2_phy conduit end

set_interface_property ps2_phy ENABLED true

add_interface_port ps2_phy ps2d export Bidir 1
add_interface_port ps2_phy ps2c export Bidir 1
# | 
# +-----------------------------------
