<?xml version="1.0" encoding="utf-8"?>
<search>
  
  
  
  <entry>
    <title>Technique Notes -- RF LNA</title>
    <link href="/2023/07/28/Technique%20notes-LNA/"/>
    <url>/2023/07/28/Technique%20notes-LNA/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Technique Notes for Low Noise Amplifier</b></font></div><p>Date renew: 2023/07/28</p>]]></content>
    
    
    <categories>
      
      <category>Long Term Schedual Note</category>
      
      <category>RF Amplifier</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Technique Notes</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Technique Notes -- RF Power Amplifier</title>
    <link href="/2023/07/28/Technique%20notes-PA/"/>
    <url>/2023/07/28/Technique%20notes-PA/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Technique Notes for RF Power Amplifier</b></font></div><p>Date renew: 2023/07/28</p>]]></content>
    
    
    <categories>
      
      <category>Long Term Schedual Note</category>
      
      <category>RF Amplifier</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Technique Notes</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Technique Notes -- Algorithm</title>
    <link href="/2023/07/28/Technique%20notes-algorithm/"/>
    <url>/2023/07/28/Technique%20notes-algorithm/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Technique Notes for Algorithm</b></font></div><p>Date renew: 2023/07/28</p>]]></content>
    
    
    <categories>
      
      <category>Long Term Schedual Note</category>
      
      <category>RF Amplifier</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Technique Notes</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>RF p-GaN HEMT with 0.9-dB Noise Figure and 12.8-dB Associated Gain for LNA Applications</title>
    <link href="/2023/07/12/EDL_paper/"/>
    <url>/2023/07/12/EDL_paper/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>RF p-GaN HEMT with 0.9-dB Noise Figure and 12.8-dB Associated Gain for LNA Applications</b></font></div><p><img src="https://s2.loli.net/2023/07/15/M1yNoviZt6fnaml.png"></p><p><img src="https://s2.loli.net/2023/07/15/osfyl3eUKcDdaBS.png"></p><p><img src="https://s2.loli.net/2023/07/15/XNP6lTyU259LMqz.png"></p><p><img src="https://s2.loli.net/2023/07/15/AEXiWMbOItPUTGS.png"></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Radio Frequency Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Academic Publication</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>LNA NF auto test solution</title>
    <link href="/2022/09/30/LNA-Noise-Solution/"/>
    <url>/2022/09/30/LNA-Noise-Solution/</url>
    
    <content type="html"><![CDATA[<p>Low noise amplifier is a typical electron device/circuit who usually operate at the first stage in the receiver architectures. According to the cascade noise formula, if the first stage could offer a large signal power/voltage gain, its intrinsic noise can dominate the over all noise figure of the whole receiving chain. Hence, an amplifier with low noise is quite critical to ensure the large dynamic range of a RF receiver. </p><p>RF noise can arise from a variety of sources, including thermal noise, shot noise, flicker noise, and other noise sources. The thermal noise arises due to the random motion of electrons, which is directly related to the temperature of the system. Shot noise is caused by the discrete nature of current flow in a conductor, while flicker noise is a low-frequency noise caused by the random trapping and de-trapping of charges in the device’s oxide layer. All of these sources of noise can contribute to the overall RF noise in the LNA, reducing the signal-to-noise ratio and ultimately leading to a degraded performance (large NF).</p><p>The Y-factor method is a widely used technique for measuring the noise figure (NF) of a device, which is a measure of the degradation of the signal-to-noise ratio caused by the device. The Y-factor method is based on the principle of measuring the power spectral density of the noise output from the Device Under Test (DUT) at two different conditions, typically the output noise power density with “hot” noise source $N^{\mathrm{ON}}$ and the output noise power density with “cold” noise source $N^{\mathrm{OFF}}$. The ratio of the two power density is the namely Y-factor, which could be written as:</p><p>$$Y = \frac{N^{\mathrm{ON}}}{N^{\mathrm{OFF}}}$$</p><p>In addition, the “hot” output $N^{\mathrm{ON}}$ can be expressed in two terms, which constituting the noise power of the DUT and the noise power of the noise source working in “hot” condition, namely:</p><p>$$N^{\mathrm{ON}}=GKT_s^{ON}B+GKT_eB$$</p><p>where the G is the intrinsic gain of the DUT, $T_s^{ON}$ the equivalent noise temperature of the “hot” state noise source, $T_e$ the equivalent noise temperature of the DUT, and <strong>B</strong> the bandwidth. In this method, we could also derive the expression of the off state output noise power as:</p><p>$$N^{\mathrm{OFF}}=GKT_s^{OFF}B+GKT_eB$$</p><p>Then,  the Y factor can be transformed to :</p><p>$$Y=\frac{T_s^{ON}+T_e}{T_s^{OFF}+T_e}$$</p><p>Moreover, the equivalent noise temperature of DUT can be derived as:</p><p>$$T_e=\frac{T_s^{ON}-Y*T_s^{OFF}}{Y-1}$$</p><p>then, we could have the noise figure of DUT:</p><p>$$NF_{DUT}=1+\frac{T_e}{T_0}$$</p><p>where $T_0$ is the room temperature. The Y-factor method is a simple and effective way of measuring the NF, but it requires accurate temperature control and calibration, as well as a stable, low-noise reference source. The Y-factor method can also be affected by non-ideal behavior of the DUT, such as nonlinearity and spurious noise. To account for these effects, additional measurements and analysis may be necessary.</p><p>In this technique blog, I would like to introduce a solution set which could perform accurate NF measurement on the integrated LNA chips (DFT Chips) or a single FET. The software solution was uploaded on the <a href="https://github.com/tickyboy/GaNology_remote">Github</a> (an auto-test solution based on python/NI Visa/PYQT5). </p><p>This measurement system is based on the Focus microwave impedance tuner, R&amp;S ZNA43 vector network analyzer, R&amp;S smart noise source, R&amp;S spectrum analyzer (K30 kit: Noise Mode), .etc. </p><p><img src="https://s2.loli.net/2023/03/02/7QJoYHbE2mGp1Zh.png" alt="The measurement setup"></p><p><img src="https://s2.loli.net/2023/03/02/UFgJKvtxWMOGNAo.png" alt="In this solution, VNA and Tuner should be calibrated respectively, the software would save the calibration data and automatically recall these file when measurement is performing."></p><p><img src="https://s2.loli.net/2023/03/02/dUcSxjYrPLvOwRQ.png" alt="The complete measurement setup. When measurement performed, the software would recall the tuner calibration data to tell tuner which impedance should to move. After the movement complete, input and output power loss information would be available in Spectrum analyzer using the VNA measurement data. Then NF measurement would be performed and so is the next impedance point."></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Radio Frequency Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>Noise matching</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Demonstration and modeling of frequency tripler based on GaN Schottky diode pair</title>
    <link href="/2022/05/01/Microelectronics_paper/"/>
    <url>/2022/05/01/Microelectronics_paper/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Demonstration and modeling of frequency tripler based on GaN Schottky diode pair</b></font></div><p><img src="https://s2.loli.net/2023/03/05/HaPcTNObzrIYqx4.png"></p><p><img src="https://s2.loli.net/2023/03/05/6LAigJZMYPFVeo9.png"></p><p><img src="https://s2.loli.net/2023/03/05/crbfJvR3Cjm5npK.png"></p><p><img src="https://s2.loli.net/2023/03/05/Ia1h2PGADYBTxpU.png"></p><p><img src="https://s2.loli.net/2023/03/05/zcq2AuBUyPSFmef.png"></p><p><img src="https://s2.loli.net/2023/03/05/BQqfycGOZMnHmYL.png"></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Radio Frequency Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Academic Publication</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Huawei HIC Doherty PA Design</title>
    <link href="/2022/04/16/Huawei_PA/"/>
    <url>/2022/04/16/Huawei_PA/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Huawei HIC Doherty PA Design</b></font></div><p><img src="https://s2.loli.net/2023/03/02/EhJmWGDz28yXFrc.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/qeCSjhAFdJlzKTg.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/viP5k8cFb9feLXH.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/JSmv8DfAYNG1xlU.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/oCi2S7anfFdNJgI.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/DfWXctuT14KbgGz.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/QYUAytNRp7XM6Jb.jpg"></p><p><img src="https://s2.loli.net/2023/03/02/6t89GOocMvJX7n1.jpg"></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Radio Frequency Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Output Phase and Amplitude Analysis of GaN-Based HEMT at Cryogenic Temperatures</title>
    <link href="/2021/11/01/MWCL_paper/"/>
    <url>/2021/11/01/MWCL_paper/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="6"><b>Output Phase and Amplitude Analysis of GaN-Based HEMT at Cryogenic Temperatures</b></font></div><p><img src="https://s2.loli.net/2023/07/28/XrWzFOgbCnYL2U6.jpg"></p><p><img src="https://s2.loli.net/2023/07/28/Mk34aLfbW5FTgAn.jpg"></p><p><img src="https://s2.loli.net/2023/07/28/DYVidakS3P4Eo9R.jpg"></p><p><img src="https://s2.loli.net/2023/07/28/k2HvezBLDTSlnRt.jpg"></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Radio Frequency Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>RF Circuit</tag>
      
      <tag>ADS</tag>
      
      <tag>Academic Publication</tag>
      
      <tag>Technique Notes</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Outing on Qingming Festival</title>
    <link href="/2021/04/04/Life-qingming/"/>
    <url>/2021/04/04/Life-qingming/</url>
    
    <content type="html"><![CDATA[<p><img src="https://tvax1.sinaimg.cn/large/0076qFCngy1gp8ur9ttsvj335s2dcb2b.jpg" alt="ShiJi Park camping"></p><hr><p><img src="https://tva4.sinaimg.cn/large/0076qFCngy1gp8us7b33qj335s2dc1kz.jpg" alt="ShiJi Park camping"></p><hr><p><img src="https://tvax3.sinaimg.cn/large/0076qFCngy1gp8uv5g4mvj335s2dckjn.jpg" alt="ShiJi park Camping"></p><hr><p><img src="https://tvax3.sinaimg.cn/large/0076qFCngy1gp8utwu3jbj335s2dcnpd.jpg" alt="ShiJi lake"></p>]]></content>
    
    
    <categories>
      
      <category>Life</category>
      
    </categories>
    
    
    <tags>
      
      <tag>Life</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>CMOS Logic Transconductance and Gain</title>
    <link href="/2021/03/10/how/"/>
    <url>/2021/03/10/how/</url>
    
    <content type="html"><![CDATA[<div align="center"><font size="10"><b>Transconductance</b></font></div><p><em>This note is based on CMOS technology.  All the equations are based on n-channel MOS</em>.</p><h1 id="I-V-Characteristic-of-MOSFET"><a href="#I-V-Characteristic-of-MOSFET" class="headerlink" title="I-V Characteristic of MOSFET"></a>I-V Characteristic of MOSFET</h1><p>$~~$A Metal-Oxide-Semiconductor field effect transistor has 3 regions that it can works in.</p><ol><li><p><strong>Cut off region (Sub-threshold region):</strong> In Sub-threshold region, there are still some small currents between Drain and Source, whose saturated value has nothing to do with the Gate-Source voltage.</p><p>$$I_{DS}=\frac{W}{L}I_t\exp(\frac{V_{GS}-V_{TH}}{nV_{TH}})[1-\exp(-\frac{V_{DS}}{V_{TH}})]$$ </p><p><em>The $I_t$ relates to diffusion constant, concentration of electrons in P doped region, and anbient temperature.</em> </p></li><li><p><strong>Triode Region:</strong> In this region, $V_{DS} &lt; V_{GS}-V_{TH}$, which means that there is no pinch off in the channel of the device. The I-V equation comes as follow:</p><p> $$I_{ds}=\frac{1}{2}\mu_{n}C_{ox}(\frac{W}{L})[2(V_{GS}-V_{TH})V_{DS}-V_{DS}^2]$$</p></li><li><p><strong>Saturation region:</strong> Due to the pinch off in the channel, the current can not increase infinitely as the Gate voltage increases. Once $V_{DS} = V_{GS}-V_{TH}$, the channel will pinch off. In another word, there will appear a small depletion region nearby the Drain.</p><p> $$I_{ds}=\frac{1}{2}\mu_{n}C_{ox}(\frac{W}{L})(V_{GS}-V_{TH})^2$$</p><p>$~~$Nevertheless, if we take some small size factors into account, the saturation current will change to:</p><p> $$I_{ds}=\frac{1}{2}\mu_{n}C_{ox}(\frac{W}{L_{eff}})(V_{GS}-V_{TH})^2(1+\lambda V_{DS})$$</p></li></ol><h1 id="Transconductance-of-different-types-MOS-amplifier-circuits"><a href="#Transconductance-of-different-types-MOS-amplifier-circuits" class="headerlink" title="Transconductance of different types MOS amplifier circuits"></a>Transconductance of different types MOS amplifier circuits</h1><p>$~~$In DC (Directional Current) analysis, transconductance has been defined as $g_m=\frac{\partial I_{DS}}{\partial V_{GS}}$, and in most of time, we analysis a FET in its saturation region. Thus for n-MOS, the transconductance can be derived as:</p><p>$$g_m=\mu_{n}C_{ox}(\frac{W}{L})(V_{GS}-V_{TH})(1+\lambda V_{DS})$$</p><p>or in form of (ignore the channel length modulation of the device):</p><p>$$g_m=\mu_{n}C_{ox}(\frac{W}{L})(V_{GS}-V_{TH})=\sqrt{2\mu_{n}C_{ox}(\frac{W}{L})I_{DS}}$$</p><p>$~~$When we analysis small signal model of a MOS transconductance at a certain bias $V_{GS0}$, we can finally derive the relation: $i_d=g_mv_i$. </p><p>$~~$This is where the difference between  large signal gain and small signal gain comes from.</p><h3 id="MOS-small-signal-models"><a href="#MOS-small-signal-models" class="headerlink" title="MOS small signal models"></a>MOS small signal models</h3><p>$~~$Different non-ideal factors such as body effect and channel length modulation make small signal models look different. In some circumstances, we do not need to consider all the non-ideal factors, and we just change the small signal to a simpler one. Here comes the models consider different factors:</p><p><img src="https://tvax4.sinaimg.cn/large/0076qFCnly1gpeo0ai1ddj30ym0kk76e.jpg" alt="Ideal model without any output resistance"></p><p><img src="https://tva4.sinaimg.cn/large/0076qFCnly1gpeo5moq9ej31c40mvq6d.jpg" alt="Small signal model considers channel length modulation"></p><p><img src="https://tva4.sinaimg.cn/large/0076qFCnly1gpeo7o4kscj31ib0szn1k.jpg" alt="Small signal model considers the output resistance ro"></p><p><img src="https://tvax1.sinaimg.cn/large/0076qFCnly1gpeococbbpj31fy0nd0x0.jpg" alt="Small signal model considers the output resistance and body effect"></p><p>2021.3</p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Analog Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>Analog</tag>
      
    </tags>
    
  </entry>
  
  
  
  <entry>
    <title>Digital Integrated Circuit Final Exam Design</title>
    <link href="/2020/05/01/Digital-Integrated-Circuit-Final-Exam-Design/"/>
    <url>/2020/05/01/Digital-Integrated-Circuit-Final-Exam-Design/</url>
    
    <content type="html"><![CDATA[<p><img src="https://pic3.58cdn.com.cn/nowater/webim/big/n_v219edbdad17cc436d954fe12e977c026c.jpg"></p><p><img src="https://pic1.58cdn.com.cn/nowater/webim/big/n_v27d3deba9f3474b628c249100168dc91f.jpg"></p><p><img src="https://pic2.58cdn.com.cn/nowater/webim/big/n_v2b297d7778c08408aa324680e8b56f27b.jpg"><br><img src="https://pic8.58cdn.com.cn/nowater/webim/big/n_v275db71071de0445a91259bcafc4426e4.jpg"><br><img src="https://pic7.58cdn.com.cn/nowater/webim/big/n_v241500cdb28d44fdca6dcf9312bd2d7ea.jpg"><br><img src="https://pic8.58cdn.com.cn/nowater/webim/big/n_v22ce8f679994e405aa3710639e76729b9.jpg"><br><img src="https://pic2.58cdn.com.cn/nowater/webim/big/n_v22f32506d3dc24b11b9ec6a78bef2cada.jpg"><br><img src="https://pic3.58cdn.com.cn/nowater/webim/big/n_v2af8409aa2bf34267bb2e8da140881dd8.jpg"></p>]]></content>
    
    
    <categories>
      
      <category>Courses</category>
      
      <category>Digital Integrated Circuit</category>
      
    </categories>
    
    
    <tags>
      
      <tag>Digital Integrated Circuit</tag>
      
    </tags>
    
  </entry>
  
  
  
  
</search>
