

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-6b244a5d3be7811f16c312905c1c7fee137ac7a4_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column dela6668f29dbbb8908c8913e8f02f3e2141  /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank
Extracting PTX file and ptxas options    1: pagerank.1.sm_75.ptx -arch=sm_75
y
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank
Running md5sum using "md5sum /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank "
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/pagerank/pagerank
Extracting specific PTX file named pagerank.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9inibufferPiPfS0_ii : hostFun 0x0x557e83801dc0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pagerank.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank1PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank2PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9inibufferPiPfS0_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pagerank.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pagerank.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z9inibufferPiPfS0_ii' : regs=15, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z9pagerank2PiS_S_PfS0_ii' : regs=18, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z9pagerank1PiS_S_PfS0_ii' : regs=25, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank2PiS_S_PfS0_ii : hostFun 0x0x557e83801ac0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank1PiS_S_PfS0_ii : hostFun 0x0x557e83801c40, fat_cubin_handle = 1
Opening file: ../datasets/coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ac48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ac40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ac38..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8244ac34..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8244ac30..

GPGPU-Sim PTX: cudaLaunch for 0x0x557e83801dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9inibufferPiPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x408 (pagerank.1.sm_75.ptx:219) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (pagerank.1.sm_75.ptx:233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9inibufferPiPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9inibufferPiPfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9inibufferPiPfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z9inibufferPiPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12547
gpu_sim_insn = 5684243
gpu_ipc =     453.0360
gpu_tot_sim_cycle = 12547
gpu_tot_sim_insn = 5684243
gpu_tot_ipc =     453.0360
gpu_tot_issued_cta = 1169
gpu_occupancy = 89.3707% 
gpu_tot_occupancy = 89.3707% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.9590
partiton_level_parallism_total  =       5.9590
partiton_level_parallism_util =      12.0652
partiton_level_parallism_util_total  =      12.0652
L2_BW  =     260.2906 GB/Sec
L2_BW_total  =     260.2906 GB/Sec
gpu_total_sim_rate=315791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2624, Miss = 2624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2899
	L1D_cache_core[1]: Access = 2688, Miss = 2688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2903
	L1D_cache_core[2]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2809
	L1D_cache_core[3]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2893
	L1D_cache_core[4]: Access = 2688, Miss = 2688, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2667
	L1D_cache_core[5]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2766
	L1D_cache_core[6]: Access = 2112, Miss = 2112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2660
	L1D_cache_core[7]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2916
	L1D_cache_core[8]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2867
	L1D_cache_core[9]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2763
	L1D_cache_core[10]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2715
	L1D_cache_core[11]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2814
	L1D_cache_core[12]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2767
	L1D_cache_core[13]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2787
	L1D_cache_core[14]: Access = 2624, Miss = 2624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648
	L1D_cache_core[15]: Access = 2752, Miss = 2752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2819
	L1D_cache_core[16]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2712
	L1D_cache_core[17]: Access = 2624, Miss = 2624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3128
	L1D_cache_core[18]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2789
	L1D_cache_core[19]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[20]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2748
	L1D_cache_core[21]: Access = 2496, Miss = 2496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2504
	L1D_cache_core[22]: Access = 2752, Miss = 2752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2896
	L1D_cache_core[23]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2695
	L1D_cache_core[24]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2880
	L1D_cache_core[25]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2723
	L1D_cache_core[26]: Access = 2496, Miss = 2496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2854
	L1D_cache_core[27]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2640
	L1D_cache_core[28]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2700
	L1D_cache_core[29]: Access = 2512, Miss = 2512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639
	L1D_total_cache_accesses = 74768
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 83297
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83297
ctas_completed 1169, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
200, 200, 200, 200, 200, 200, 200, 200, 220, 220, 220, 220, 220, 220, 220, 220, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 5983360
gpgpu_n_tot_w_icount = 186980
gpgpu_n_stall_shd_mem = 16534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 897792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16534
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159526	W0_Idle:482906	W0_Scoreboard:67040	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:0	W32:186970
single_issue_nums: WS0:46750	WS1:46750	WS2:46740	WS3:46740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
maxmflatency = 804 
max_icnt2mem_latency = 601 
maxmrqlatency = 0 
max_icnt2sh_latency = 257 
averagemflatency = 383 
avg_icnt2mem_latency = 142 
avg_icnt2sh_latency = 45 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4073 	63515 	7180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17284 	27495 	21009 	7805 	1175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15237 	10355 	8525 	8515 	10223 	14672 	7238 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        773       783       781       784       511       531       568       531       568       488       595       509       762       675       780       759
dram[1]:        772       781       780       772       545       536       593       555       634       499       728       548       668       675       747       769
dram[2]:        769       779       780       771       533       541       538       537       520       518       560       510       681       745       721       777
dram[3]:        780       781       769       774       571       560       581       565       576       525       656       648       760       745       778       779
dram[4]:        788       802       797       802       524       529       534       543       497       583       503       634       771       657       794       766
dram[5]:        800       793       796       797       545       551       556       571       578       486       691       564       654       669       757       773
dram[6]:        786       801       792       800       539       534       556       542       529       497       580       511       694       756       719       804
dram[7]:        804       804       799       798       538       535       544       542       524       554       498       511       769       754       796       799
dram[8]:        771       777       776       780       529       523       631       530       603       576       538       502       755       683       776       772
dram[9]:        769       777       775       769       594       562       577       536       566       553       569       504       688       684       766       773
dram[10]:        767       776       776       768       559       541       545       534       570       550       535       539       684       742       700       774
dram[11]:        780       779       767       771       541       536       538       546       512       545       514       580       758       742       777       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32174 n_nop=32174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32174i bk1: 0a 32174i bk2: 0a 32174i bk3: 0a 32174i bk4: 0a 32174i bk5: 0a 32174i bk6: 0a 32174i bk7: 0a 32174i bk8: 0a 32174i bk9: 0a 32174i bk10: 0a 32174i bk11: 0a 32174i bk12: 0a 32174i bk13: 0a 32174i bk14: 0a 32174i bk15: 0a 32174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32174 
n_nop = 32174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 74768
L2_total_cache_misses = 74768
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=74768
icnt_total_pkts_simt_to_mem=74768
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 74768
Req_Network_cycles = 12547
Req_Network_injected_packets_per_cycle =       5.9590 
Req_Network_conflicts_per_cycle =       3.9567
Req_Network_conflicts_per_cycle_util =       8.0111
Req_Bank_Level_Parallism =      12.0652
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.8973
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2483

Reply_Network_injected_packets_num = 74768
Reply_Network_cycles = 12547
Reply_Network_injected_packets_per_cycle =        5.9590
Reply_Network_conflicts_per_cycle =        5.4385
Reply_Network_conflicts_per_cycle_util =      10.7578
Reply_Bank_Level_Parallism =      11.7875
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      10.7523
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1986
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 315791 (inst/sec)
gpgpu_simulation_rate = 697 (cycle/sec)
gpgpu_silicon_slowdown = 1958393x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ad30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ad38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ad40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ad48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd8244ad50..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8244ad00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd8244ad04..

GPGPU-Sim PTX: cudaLaunch for 0x0x557e83801c40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank1PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (pagerank.1.sm_75.ptx:44) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_75.ptx:144) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (pagerank.1.sm_75.ptx:52) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pagerank.1.sm_75.ptx:57) setp.le.s32%p3, %r28, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (pagerank.1.sm_75.ptx:58) @%p3 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_75.ptx:144) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (pagerank.1.sm_75.ptx:66) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (pagerank.1.sm_75.ptx:107) setp.lt.u32%p7, %r5, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (pagerank.1.sm_75.ptx:69) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (pagerank.1.sm_75.ptx:96) mul.wide.s32 %rd24, %r2, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x110 (pagerank.1.sm_75.ptx:72) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (pagerank.1.sm_75.ptx:85) mul.wide.s32 %rd20, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (pagerank.1.sm_75.ptx:108) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_75.ptx:144) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e8 (pagerank.1.sm_75.ptx:141) @%p8 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_75.ptx:144) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank1PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 243505
gpu_sim_insn = 24252248
gpu_ipc =      99.5965
gpu_tot_sim_cycle = 256052
gpu_tot_sim_insn = 29936491
gpu_tot_ipc =     116.9157
gpu_tot_issued_cta = 2338
gpu_occupancy = 65.3749% 
gpu_tot_occupancy = 66.1089% 
max_total_param_size = 0
gpu_stall_dramfull = 51370
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.2167
partiton_level_parallism_total  =       8.1061
partiton_level_parallism_util =       8.5038
partiton_level_parallism_util_total  =       8.5952
L2_BW  =     358.9059 GB/Sec
L2_BW_total  =     354.0736 GB/Sec
gpu_total_sim_rate=82926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 71777, Miss = 11737, Miss_rate = 0.164, Pending_hits = 1366, Reservation_fails = 3653
	L1D_cache_core[1]: Access = 81064, Miss = 13083, Miss_rate = 0.161, Pending_hits = 1521, Reservation_fails = 3887
	L1D_cache_core[2]: Access = 86717, Miss = 13574, Miss_rate = 0.157, Pending_hits = 1611, Reservation_fails = 4051
	L1D_cache_core[3]: Access = 85025, Miss = 13205, Miss_rate = 0.155, Pending_hits = 1559, Reservation_fails = 3762
	L1D_cache_core[4]: Access = 90057, Miss = 14189, Miss_rate = 0.158, Pending_hits = 1694, Reservation_fails = 3462
	L1D_cache_core[5]: Access = 83157, Miss = 13095, Miss_rate = 0.157, Pending_hits = 1572, Reservation_fails = 3777
	L1D_cache_core[6]: Access = 79306, Miss = 12384, Miss_rate = 0.156, Pending_hits = 1573, Reservation_fails = 3533
	L1D_cache_core[7]: Access = 80435, Miss = 12783, Miss_rate = 0.159, Pending_hits = 1484, Reservation_fails = 3724
	L1D_cache_core[8]: Access = 87554, Miss = 13514, Miss_rate = 0.154, Pending_hits = 1561, Reservation_fails = 3936
	L1D_cache_core[9]: Access = 87957, Miss = 13477, Miss_rate = 0.153, Pending_hits = 1564, Reservation_fails = 3765
	L1D_cache_core[10]: Access = 83927, Miss = 13296, Miss_rate = 0.158, Pending_hits = 1646, Reservation_fails = 3661
	L1D_cache_core[11]: Access = 90650, Miss = 15932, Miss_rate = 0.176, Pending_hits = 1481, Reservation_fails = 3648
	L1D_cache_core[12]: Access = 82803, Miss = 13221, Miss_rate = 0.160, Pending_hits = 1606, Reservation_fails = 3582
	L1D_cache_core[13]: Access = 84789, Miss = 13239, Miss_rate = 0.156, Pending_hits = 1643, Reservation_fails = 3662
	L1D_cache_core[14]: Access = 84358, Miss = 13439, Miss_rate = 0.159, Pending_hits = 1613, Reservation_fails = 3361
	L1D_cache_core[15]: Access = 88209, Miss = 13853, Miss_rate = 0.157, Pending_hits = 1571, Reservation_fails = 3414
	L1D_cache_core[16]: Access = 83662, Miss = 13040, Miss_rate = 0.156, Pending_hits = 1405, Reservation_fails = 3430
	L1D_cache_core[17]: Access = 87323, Miss = 13808, Miss_rate = 0.158, Pending_hits = 1651, Reservation_fails = 4064
	L1D_cache_core[18]: Access = 79227, Miss = 12617, Miss_rate = 0.159, Pending_hits = 1541, Reservation_fails = 3486
	L1D_cache_core[19]: Access = 86338, Miss = 13272, Miss_rate = 0.154, Pending_hits = 1489, Reservation_fails = 3387
	L1D_cache_core[20]: Access = 80414, Miss = 12718, Miss_rate = 0.158, Pending_hits = 1527, Reservation_fails = 3553
	L1D_cache_core[21]: Access = 80383, Miss = 12878, Miss_rate = 0.160, Pending_hits = 1577, Reservation_fails = 3260
	L1D_cache_core[22]: Access = 84927, Miss = 13449, Miss_rate = 0.158, Pending_hits = 1524, Reservation_fails = 3676
	L1D_cache_core[23]: Access = 82308, Miss = 12894, Miss_rate = 0.157, Pending_hits = 1579, Reservation_fails = 3389
	L1D_cache_core[24]: Access = 82294, Miss = 13043, Miss_rate = 0.158, Pending_hits = 1601, Reservation_fails = 3598
	L1D_cache_core[25]: Access = 79879, Miss = 12728, Miss_rate = 0.159, Pending_hits = 1573, Reservation_fails = 3555
	L1D_cache_core[26]: Access = 86398, Miss = 13657, Miss_rate = 0.158, Pending_hits = 1694, Reservation_fails = 3887
	L1D_cache_core[27]: Access = 87880, Miss = 13833, Miss_rate = 0.157, Pending_hits = 1642, Reservation_fails = 3582
	L1D_cache_core[28]: Access = 87151, Miss = 13575, Miss_rate = 0.156, Pending_hits = 1644, Reservation_fails = 3321
	L1D_cache_core[29]: Access = 80830, Miss = 12738, Miss_rate = 0.158, Pending_hits = 1448, Reservation_fails = 3444
	L1D_total_cache_accesses = 2516799
	L1D_total_cache_misses = 398271
	L1D_total_cache_miss_rate = 0.1582
	L1D_total_cache_pending_hits = 46960
	L1D_total_cache_reservation_fails = 108510
	L1D_cache_data_port_util = 0.283
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2071568
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 83799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 46960
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 83297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2442031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25213
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 83297
ctas_completed 2338, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1632, 1940, 3368, 2248, 2696, 2976, 2304, 1744, 2828, 2800, 2408, 2324, 2576, 1820, 2548, 2072, 3237, 2343, 2024, 2733, 2892, 1949, 2229, 2091, 3517, 1977, 2175, 1949, 2483, 2332, 2033, 2593, 
gpgpu_n_tot_thrd_icount = 78177088
gpgpu_n_tot_w_icount = 2443034
gpgpu_n_stall_shd_mem = 1940356
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2000810
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6464189
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2693376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 415650
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1524706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:413861	W0_Idle:2554640	W0_Scoreboard:23890833	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23756	W28:18095	W29:15805	W30:12304	W31:6504	W32:512555
single_issue_nums: WS0:608153	WS1:611465	WS2:608735	WS3:614681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2588024 {8:323503,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12940120 {40:323503,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
maxmflatency = 2636 
max_icnt2mem_latency = 1141 
maxmrqlatency = 1237 
max_icnt2sh_latency = 257 
averagemflatency = 261 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 10 
mrq_lat_table:243802 	6598 	5720 	10860 	37500 	12185 	12160 	15438 	10657 	1759 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1538861 	482324 	40137 	14022 	234 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	812489 	372940 	240508 	130019 	368769 	84521 	45457 	16355 	4493 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	935478 	465268 	304556 	203500 	118265 	40722 	7786 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	411 	63 	16 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        63        64        63        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        61        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        63        64        64        64        61        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        61        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        63        55        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        58        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     13585     11458      9082     11353     10548     10547     10157      9220     10620     10522     10762     11012     12473     11447     10968     11096 
dram[1]:      9645     11500      9961     11377     10685     10006     10003      9198     11769     12256     10177      9634     10684      9534      9679     11094 
dram[2]:      9220     11437     10904     10572     10552      9886     10015     12581     10388     10520     12706     12186     10805      9595      6192     11996 
dram[3]:     10689     11613     10911     11897     10494     10570     13097     14136     10351     10262      9673      9899      9687      9608     11049     10218 
dram[4]:     10299     10743     11277     10878     11667     10561     11566     10098     11406     10377     11150      9426     11053     10115     10939     12631 
dram[5]:     11523     11517     10970     11440     10520     10577      9953     11300     10679     10284      9593      9632     10277      9583     10191     11988 
dram[6]:     11481     11483     11476     10954     11902     10699     13205     10342     10275      9858      9258     10499     10877     11382     11116     12647 
dram[7]:     10969     12988     10954      9831      9977     10656      9272     10161      9629     10233     11833     10086     11404      9492     11103     11046 
dram[8]:     10791      9678     10931     10845      9887     10595     11519      9538     11320     10750     11040      9703     11378     11800     11058     10491 
dram[9]:      9689      9700     11166     12029     10799     14140     10002     13604     10746     10234     11039     11926      9518      9518     12596     12058 
dram[10]:     12615     10143     10925     11451     10572     10557     10027      7499     10745     10152     10673     11056     12954     11302     10174     10935 
dram[11]:     10791      9818     11020     10002     10420     10414     10001     10291     10160     10720      9688     10693     10992     11291     10926     10526 
average row accesses per activate:
dram[0]:  3.425331  3.544922  2.985531  3.351351  3.110930  3.263605  3.052288  3.163543  2.725146  3.192440  3.338182  3.240484  3.151220  3.101142  3.447876  3.361423 
dram[1]:  3.450191  3.302026  3.287478  3.253546  3.073365  3.133987  3.315044  3.310284  3.052892  3.097316  3.014610  3.227273  3.044445  3.070968  3.524558  3.657426 
dram[2]:  3.169912  3.270221  3.068852  3.128378  3.107492  3.030111  3.074503  3.200346  2.947115  2.996721  3.225524  3.142140  3.059677  2.964286  3.342541  3.258528 
dram[3]:  3.445076  3.115183  3.134206  3.196918  3.152459  3.078905  3.146712  3.416364  3.034314  3.009724  3.338739  3.094435  3.072115  3.066023  3.723270  3.566075 
dram[4]:  3.075342  3.353271  3.255575  3.295255  3.230640  3.376991  3.117940  3.517891  2.955056  3.021207  2.916667  2.977813  3.219762  3.054927  3.329710  3.517510 
dram[5]:  3.322222  3.243772  3.154762  3.003165  3.180743  3.123153  3.075125  3.366120  3.044408  2.853211  2.985390  3.003221  3.060163  3.091205  3.500000  3.518518 
dram[6]:  3.429119  3.578093  2.905279  3.072013  3.181364  3.188963  3.376600  3.312839  3.196181  2.903577  3.079077  3.448148  2.903030  2.985600  3.439394  3.374291 
dram[7]:  3.352941  3.507752  3.148333  3.227891  3.241611  3.332743  3.404412  3.142617  2.959872  3.076795  3.428309  3.231035  3.390991  3.180135  3.462857  3.571709 
dram[8]:  3.123478  3.534791  3.194872  3.095710  2.981191  3.117647  3.173109  3.270506  3.140678  3.192440  3.112795  3.265018  3.094463  3.059843  3.670659  3.750000 
dram[9]:  3.330869  3.333966  3.226804  3.042345  3.178982  3.396768  3.118928  3.131012  3.107563  3.089226  3.338739  3.421442  3.048701  2.799708  3.786017  3.444653 
dram[10]:  3.431818  3.279630  3.047308  3.185374  3.224662  3.194305  3.358929  3.145729  2.990476  3.029703  3.123746  3.162671  3.080196  3.077544  3.463602  3.500963 
dram[11]:  3.265455  3.486434  3.153199  2.884438  3.018927  3.192953  3.298214  3.176271  2.917702  2.908948  3.096610  3.339383  2.877086  3.156357  3.416045  3.318761 
average row locality = 356691/111637 = 3.195096
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1736      1740      1780      1781      1820      1830      1789      1780      1786      1781      1764      1793      1845      1812      1712      1721 
dram[1]:      1725      1720      1785      1761      1836      1829      1793      1788      1772      1772      1780      1772      1828      1817      1720      1765 
dram[2]:      1718      1707      1792      1776      1821      1824      1780      1777      1766      1757      1771      1798      1809      1821      1737      1737 
dram[3]:      1744      1712      1826      1787      1833      1824      1787      1798      1781      1780      1777      1763      1825      1815      1706      1733 
dram[4]:      1722      1721      1813      1793      1830      1821      1796      1789      1768      1776      1807      1798      1805      1804      1756      1731 
dram[5]:      1721      1745      1777      1812      1801      1816      1767      1772      1774      1788      1765      1787      1800      1812      1700      1727 
dram[6]:      1716      1697      1790      1796      1823      1820      1772      1760      1768      1788      1791      1784      1824      1785      1737      1712 
dram[7]:      1745      1736      1805      1813      1840      1801      1776      1793      1770      1769      1787      1794      1798      1804      1741      1739 
dram[8]:      1722      1708      1789      1795      1816      1821      1805      1794      1778      1781      1774      1773      1812      1848      1756      1762 
dram[9]:      1728      1691      1796      1788      1843      1808      1784      1805      1774      1763      1777      1776      1793      1824      1715      1754 
dram[10]:      1737      1701      1788      1792      1821      1820      1799      1797      1802      1763      1789      1772      1798      1817      1729      1737 
dram[11]:      1722      1726      1792      1792      1826      1817      1772      1794      1798      1777      1756      1767      1809      1759      1748      1741 
total dram reads = 341394
bank skew: 1848/1691 = 1.09
chip skew: 28534/28363 = 1.01
number of total write accesses:
dram[0]:       304       300       308       316       348       356       316       308       312       308       288       320       372       356       296       296 
dram[1]:       304       292       316       293       364       356       320       316       300       296       308       296       360       348       296       328 
dram[2]:       292       288       320       304       348       352       308       304       292       284       296       324       352       352       312       312 
dram[3]:       300       292       356       320       360       352       316       324       304       308       304       288       368       355       280       300 
dram[4]:       296       292       340       328       356       348       324       316       292       304       329       324       340       348       328       308 
dram[5]:       292       309       312       344       328       344       297       304       308       312       294       312       328       344       284       312 
dram[6]:       296       268       324       324       356       348       300       288       292       316       312       312       368       324       315       291 
dram[7]:       316       296       336       340       368       328       304       320       296       296       312       320       336       340       308       316 
dram[8]:       296       280       320       324       344       348       331       320       299       308       297       300       352       380       332       332 
dram[9]:       296       264       328       320       371       336       312       332       300       288       304       300       340       364       288       328 
dram[10]:       300       280       320       324       352       348       328       324       328       290       316       300       336       352       316       319 
dram[11]:       296       292       323       320       352       344       300       320       324       304       283       292       348       311       332       324 
total dram writes = 61159
bank skew: 380/264 = 1.44
chip skew: 5173/5024 = 1.03
average mf latency per bank:
dram[0]:       1709      1732      1410      1330      1350      1241      1148      1206      1137      1136      1202      1109      1043      1112      2077      1931
dram[1]:       1690      1612      1490      1534      1270      1279      1175      1199      1139      1179      1095      1130      1086      1062      1923      1811
dram[2]:       1708      1707      1452      1424      1294      1249      1159      1189      1141      1207      1108      1057      1106      1088      1926      1923
dram[3]:       1537      1641      1402      1515      1244      1315      1207      1244      1154      1176      1066      1106      1046      1079      1921      1941
dram[4]:       1620      1642      1434      1422      1260      1303      1250      1235      1182      1095      1076      1021      1165      1114      1904      1908
dram[5]:       1744      1563      1357      1356      1216      1219      1190      1212      1097      1121      1115      1026      1075      1025      1785      1770
dram[6]:       1728      1699      1416      1398      1208      1335      1138      1199      1199      1168      1111      1049       988      1049      1687      1906
dram[7]:       1843      1762      1416      1373      1322      1326      1197      1210      1144      1158      1094      1078      1106      1174      2130      1996
dram[8]:       1887      1920      1476      1493      1262      1261      1199      1214      1255      1122      1116      1100      1078      1053      1903      2099
dram[9]:       1755      1584      1386      1370      1250      1303      1222      1194      1158      1158      1116      1113      1060      1024      2147      1926
dram[10]:       1608      1605      1376      1410      1375      1314      1158      1242      1151      1182      1064      1073      1085      1024      1905      1851
dram[11]:       1503      1600      1436      1406      1248      1312      1197      1157      1098      1122      1083      1150      1053      1069      1725      1675
maximum mf latency per bank:
dram[0]:       1899      2005      2248      2102      2032      2136      1883      2079      1845      2059      1901      1969      2100      1888      2063      2302
dram[1]:       1686      1789      1815      1995      1766      1938      1750      1850      1743      1947      1678      1937      1885      2070      1943      2079
dram[2]:       1650      1660      2069      1611      1781      1644      1556      1405      1494      1485      1789      1572      1750      1784      2019      1946
dram[3]:       1881      1966      1829      1750      1943      2168      1701      2146      2037      2028      1739      1898      1887      1878      1998      2510
dram[4]:       1971      1417      2456      1547      2140      1621      2031      1695      2079      1535      2124      1468      2185      1546      2321      2148
dram[5]:       1587      1462      1637      1957      1547      1772      1849      1409      1654      1643      1326      1581      2318      1744      1705      1656
dram[6]:       1953      1840      1762      1254      1957      1325      1491      1245      1695      1255      1692      1402      1777      1346      1890      1915
dram[7]:       2200      1995      2042      2250      2197      2028      2168      1922      2259      1807      2332      1929      2167      2607      2636      1927
dram[8]:       2123      1853      2312      1809      2218      1674      2161      1838      2059      1831      1904      1861      2044      2120      1916      2350
dram[9]:       1774      1891      1566      1973      1742      2224      1501      2106      1487      2055      1587      1900      1514      2191      1869      2145
dram[10]:       1667      1677      1669      1470      1846      1424      1684      1649      1695      1509      1609      1669      1743      1684      2159      2227
dram[11]:       1722      1921      1396      1682      1661      1735      1596      1817      1583      1887      1600      1722      1733      1726      1907      2001
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605593 n_act=9298 n_pre=9282 n_ref_event=0 n_req=29746 n_rd=28470 n_rd_L2_A=0 n_write=0 n_wr_bk=5104 bw_util=0.2045
n_activity=456227 dram_eff=0.2944
bk0: 1736a 598181i bk1: 1740a 598459i bk2: 1780a 591766i bk3: 1781a 594311i bk4: 1820a 591013i bk5: 1830a 591280i bk6: 1789a 592941i bk7: 1780a 593617i bk8: 1786a 590499i bk9: 1781a 594022i bk10: 1764a 597686i bk11: 1793a 594990i bk12: 1845a 589558i bk13: 1812a 589495i bk14: 1712a 597468i bk15: 1721a 600178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687622
Row_Buffer_Locality_read = 0.705163
Row_Buffer_Locality_write = 0.296238
Bank_Level_Parallism = 3.391603
Bank_Level_Parallism_Col = 2.708364
Bank_Level_Parallism_Ready = 1.597116
write_to_read_ratio_blp_rw_average = 0.103851
GrpLevelPara = 1.732429 

BW Util details:
bwutil = 0.204522 
total_CMD = 656633 
util_bw = 134296 
Wasted_Col = 124518 
Wasted_Row = 69218 
Idle = 328601 

BW Util Bottlenecks: 
RCDc_limit = 134106 
RCDWRc_limit = 4419 
WTRc_limit = 39073 
RTWc_limit = 28161 
CCDLc_limit = 22996 
rwq = 0 
CCDLc_limit_alone = 18250 
WTRc_limit_alone = 36114 
RTWc_limit_alone = 26374 

Commands details: 
total_CMD = 656633 
n_nop = 605593 
Read = 28470 
Write = 0 
L2_Alloc = 0 
L2_WB = 5104 
n_act = 9298 
n_pre = 9282 
n_ref = 0 
n_req = 29746 
total_req = 33574 

Dual Bus Interface Util: 
issued_total_row = 18580 
issued_total_col = 33574 
Row_Bus_Util =  0.028296 
CoL_Bus_Util = 0.051131 
Either_Row_CoL_Bus_Util = 0.077730 
Issued_on_Two_Bus_Simul_Util = 0.001697 
issued_two_Eff = 0.021826 
queue_avg = 3.493011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605829 n_act=9223 n_pre=9207 n_ref_event=0 n_req=29737 n_rd=28463 n_rd_L2_A=0 n_write=0 n_wr_bk=5093 bw_util=0.2044
n_activity=451838 dram_eff=0.2971
bk0: 1725a 599515i bk1: 1720a 599451i bk2: 1785a 594245i bk3: 1761a 596094i bk4: 1836a 589926i bk5: 1829a 589616i bk6: 1793a 594064i bk7: 1788a 596646i bk8: 1772a 595477i bk9: 1772a 593873i bk10: 1780a 595290i bk11: 1772a 596383i bk12: 1828a 589721i bk13: 1817a 591615i bk14: 1720a 599333i bk15: 1765a 599300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690049
Row_Buffer_Locality_read = 0.707585
Row_Buffer_Locality_write = 0.298273
Bank_Level_Parallism = 3.384042
Bank_Level_Parallism_Col = 2.691624
Bank_Level_Parallism_Ready = 1.587178
write_to_read_ratio_blp_rw_average = 0.102190
GrpLevelPara = 1.738873 

BW Util details:
bwutil = 0.204413 
total_CMD = 656633 
util_bw = 134224 
Wasted_Col = 122069 
Wasted_Row = 67796 
Idle = 332544 

BW Util Bottlenecks: 
RCDc_limit = 131926 
RCDWRc_limit = 4420 
WTRc_limit = 39410 
RTWc_limit = 26022 
CCDLc_limit = 22204 
rwq = 0 
CCDLc_limit_alone = 17952 
WTRc_limit_alone = 36644 
RTWc_limit_alone = 24536 

Commands details: 
total_CMD = 656633 
n_nop = 605829 
Read = 28463 
Write = 0 
L2_Alloc = 0 
L2_WB = 5093 
n_act = 9223 
n_pre = 9207 
n_ref = 0 
n_req = 29737 
total_req = 33556 

Dual Bus Interface Util: 
issued_total_row = 18430 
issued_total_col = 33556 
Row_Bus_Util =  0.028067 
CoL_Bus_Util = 0.051103 
Either_Row_CoL_Bus_Util = 0.077370 
Issued_on_Two_Bus_Simul_Util = 0.001800 
issued_two_Eff = 0.023266 
queue_avg = 3.343470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605322 n_act=9513 n_pre=9497 n_ref_event=0 n_req=29651 n_rd=28391 n_rd_L2_A=0 n_write=0 n_wr_bk=5040 bw_util=0.2037
n_activity=453053 dram_eff=0.2952
bk0: 1718a 601099i bk1: 1707a 602024i bk2: 1792a 593953i bk3: 1776a 595071i bk4: 1821a 590193i bk5: 1824a 590250i bk6: 1780a 596039i bk7: 1777a 596983i bk8: 1766a 597040i bk9: 1757a 599864i bk10: 1771a 598032i bk11: 1798a 595034i bk12: 1809a 591967i bk13: 1821a 590093i bk14: 1737a 598774i bk15: 1737a 599510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679370
Row_Buffer_Locality_read = 0.697439
Row_Buffer_Locality_write = 0.272222
Bank_Level_Parallism = 3.274639
Bank_Level_Parallism_Col = 2.582426
Bank_Level_Parallism_Ready = 1.532427
write_to_read_ratio_blp_rw_average = 0.102553
GrpLevelPara = 1.717629 

BW Util details:
bwutil = 0.203651 
total_CMD = 656633 
util_bw = 133724 
Wasted_Col = 125870 
Wasted_Row = 68692 
Idle = 328347 

BW Util Bottlenecks: 
RCDc_limit = 136338 
RCDWRc_limit = 4945 
WTRc_limit = 41082 
RTWc_limit = 26580 
CCDLc_limit = 23114 
rwq = 0 
CCDLc_limit_alone = 18717 
WTRc_limit_alone = 38243 
RTWc_limit_alone = 25022 

Commands details: 
total_CMD = 656633 
n_nop = 605322 
Read = 28391 
Write = 0 
L2_Alloc = 0 
L2_WB = 5040 
n_act = 9513 
n_pre = 9497 
n_ref = 0 
n_req = 29651 
total_req = 33431 

Dual Bus Interface Util: 
issued_total_row = 19010 
issued_total_col = 33431 
Row_Bus_Util =  0.028951 
CoL_Bus_Util = 0.050913 
Either_Row_CoL_Bus_Util = 0.078143 
Issued_on_Two_Bus_Simul_Util = 0.001721 
issued_two_Eff = 0.022023 
queue_avg = 3.062255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06226
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605568 n_act=9282 n_pre=9266 n_ref_event=0 n_req=29773 n_rd=28491 n_rd_L2_A=0 n_write=0 n_wr_bk=5127 bw_util=0.2048
n_activity=455867 dram_eff=0.295
bk0: 1744a 598373i bk1: 1712a 597549i bk2: 1826a 591348i bk3: 1787a 595957i bk4: 1833a 589498i bk5: 1824a 589358i bk6: 1787a 593115i bk7: 1798a 595433i bk8: 1781a 594733i bk9: 1780a 594305i bk10: 1777a 597701i bk11: 1763a 596795i bk12: 1825a 587738i bk13: 1815a 587390i bk14: 1706a 601568i bk15: 1733a 601463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688443
Row_Buffer_Locality_read = 0.706012
Row_Buffer_Locality_write = 0.297972
Bank_Level_Parallism = 3.361558
Bank_Level_Parallism_Col = 2.729516
Bank_Level_Parallism_Ready = 1.645613
write_to_read_ratio_blp_rw_average = 0.105104
GrpLevelPara = 1.742963 

BW Util details:
bwutil = 0.204790 
total_CMD = 656633 
util_bw = 134472 
Wasted_Col = 124204 
Wasted_Row = 69163 
Idle = 328794 

BW Util Bottlenecks: 
RCDc_limit = 133453 
RCDWRc_limit = 4257 
WTRc_limit = 37193 
RTWc_limit = 27126 
CCDLc_limit = 21391 
rwq = 0 
CCDLc_limit_alone = 17279 
WTRc_limit_alone = 34715 
RTWc_limit_alone = 25492 

Commands details: 
total_CMD = 656633 
n_nop = 605568 
Read = 28491 
Write = 0 
L2_Alloc = 0 
L2_WB = 5127 
n_act = 9282 
n_pre = 9266 
n_ref = 0 
n_req = 29773 
total_req = 33618 

Dual Bus Interface Util: 
issued_total_row = 18548 
issued_total_col = 33618 
Row_Bus_Util =  0.028247 
CoL_Bus_Util = 0.051198 
Either_Row_CoL_Bus_Util = 0.077768 
Issued_on_Two_Bus_Simul_Util = 0.001677 
issued_two_Eff = 0.021561 
queue_avg = 3.483907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605354 n_act=9356 n_pre=9340 n_ref_event=0 n_req=29824 n_rd=28530 n_rd_L2_A=0 n_write=0 n_wr_bk=5173 bw_util=0.2053
n_activity=458801 dram_eff=0.2938
bk0: 1722a 595775i bk1: 1721a 596315i bk2: 1813a 591437i bk3: 1793a 590729i bk4: 1830a 589631i bk5: 1821a 590682i bk6: 1796a 591162i bk7: 1789a 595270i bk8: 1768a 594135i bk9: 1776a 595132i bk10: 1807a 589430i bk11: 1798a 591581i bk12: 1805a 591135i bk13: 1804a 589381i bk14: 1756a 595100i bk15: 1731a 597750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686494
Row_Buffer_Locality_read = 0.703750
Row_Buffer_Locality_write = 0.306028
Bank_Level_Parallism = 3.433354
Bank_Level_Parallism_Col = 2.756764
Bank_Level_Parallism_Ready = 1.603443
write_to_read_ratio_blp_rw_average = 0.101163
GrpLevelPara = 1.743335 

BW Util details:
bwutil = 0.205308 
total_CMD = 656633 
util_bw = 134812 
Wasted_Col = 124424 
Wasted_Row = 71017 
Idle = 326380 

BW Util Bottlenecks: 
RCDc_limit = 134139 
RCDWRc_limit = 4155 
WTRc_limit = 39318 
RTWc_limit = 27686 
CCDLc_limit = 22651 
rwq = 0 
CCDLc_limit_alone = 17835 
WTRc_limit_alone = 36219 
RTWc_limit_alone = 25969 

Commands details: 
total_CMD = 656633 
n_nop = 605354 
Read = 28530 
Write = 0 
L2_Alloc = 0 
L2_WB = 5173 
n_act = 9356 
n_pre = 9340 
n_ref = 0 
n_req = 29824 
total_req = 33703 

Dual Bus Interface Util: 
issued_total_row = 18696 
issued_total_col = 33703 
Row_Bus_Util =  0.028473 
CoL_Bus_Util = 0.051327 
Either_Row_CoL_Bus_Util = 0.078094 
Issued_on_Two_Bus_Simul_Util = 0.001706 
issued_two_Eff = 0.021841 
queue_avg = 3.781034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605527 n_act=9424 n_pre=9408 n_ref_event=0 n_req=29622 n_rd=28364 n_rd_L2_A=0 n_write=0 n_wr_bk=5024 bw_util=0.2034
n_activity=454475 dram_eff=0.2939
bk0: 1721a 600656i bk1: 1745a 597582i bk2: 1777a 595821i bk3: 1812a 591447i bk4: 1801a 593086i bk5: 1816a 592567i bk6: 1767a 594966i bk7: 1772a 599150i bk8: 1774a 595741i bk9: 1788a 593355i bk10: 1765a 598131i bk11: 1787a 597720i bk12: 1800a 590891i bk13: 1812a 591332i bk14: 1700a 602454i bk15: 1727a 600899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682061
Row_Buffer_Locality_read = 0.701770
Row_Buffer_Locality_write = 0.237679
Bank_Level_Parallism = 3.294456
Bank_Level_Parallism_Col = 2.548605
Bank_Level_Parallism_Ready = 1.541496
write_to_read_ratio_blp_rw_average = 0.103665
GrpLevelPara = 1.710615 

BW Util details:
bwutil = 0.203389 
total_CMD = 656633 
util_bw = 133552 
Wasted_Col = 126263 
Wasted_Row = 67537 
Idle = 329281 

BW Util Bottlenecks: 
RCDc_limit = 136420 
RCDWRc_limit = 5163 
WTRc_limit = 41901 
RTWc_limit = 25439 
CCDLc_limit = 22134 
rwq = 0 
CCDLc_limit_alone = 18170 
WTRc_limit_alone = 39262 
RTWc_limit_alone = 24114 

Commands details: 
total_CMD = 656633 
n_nop = 605527 
Read = 28364 
Write = 0 
L2_Alloc = 0 
L2_WB = 5024 
n_act = 9424 
n_pre = 9408 
n_ref = 0 
n_req = 29622 
total_req = 33388 

Dual Bus Interface Util: 
issued_total_row = 18832 
issued_total_col = 33388 
Row_Bus_Util =  0.028680 
CoL_Bus_Util = 0.050847 
Either_Row_CoL_Bus_Util = 0.077830 
Issued_on_Two_Bus_Simul_Util = 0.001697 
issued_two_Eff = 0.021798 
queue_avg = 2.650232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605788 n_act=9283 n_pre=9267 n_ref_event=0 n_req=29622 n_rd=28363 n_rd_L2_A=0 n_write=0 n_wr_bk=5034 bw_util=0.2034
n_activity=451838 dram_eff=0.2957
bk0: 1716a 598697i bk1: 1697a 602160i bk2: 1790a 591009i bk3: 1796a 593139i bk4: 1823a 591214i bk5: 1820a 592424i bk6: 1772a 597308i bk7: 1760a 599131i bk8: 1768a 597505i bk9: 1788a 594894i bk10: 1791a 595667i bk11: 1784a 599178i bk12: 1824a 588283i bk13: 1785a 593676i bk14: 1737a 598641i bk15: 1712a 601533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686821
Row_Buffer_Locality_read = 0.705038
Row_Buffer_Locality_write = 0.276410
Bank_Level_Parallism = 3.314195
Bank_Level_Parallism_Col = 2.648451
Bank_Level_Parallism_Ready = 1.561162
write_to_read_ratio_blp_rw_average = 0.099618
GrpLevelPara = 1.739884 

BW Util details:
bwutil = 0.203444 
total_CMD = 656633 
util_bw = 133588 
Wasted_Col = 122985 
Wasted_Row = 68904 
Idle = 331156 

BW Util Bottlenecks: 
RCDc_limit = 133144 
RCDWRc_limit = 4511 
WTRc_limit = 42399 
RTWc_limit = 23867 
CCDLc_limit = 22755 
rwq = 0 
CCDLc_limit_alone = 17967 
WTRc_limit_alone = 38982 
RTWc_limit_alone = 22496 

Commands details: 
total_CMD = 656633 
n_nop = 605788 
Read = 28363 
Write = 0 
L2_Alloc = 0 
L2_WB = 5034 
n_act = 9283 
n_pre = 9267 
n_ref = 0 
n_req = 29622 
total_req = 33397 

Dual Bus Interface Util: 
issued_total_row = 18550 
issued_total_col = 33397 
Row_Bus_Util =  0.028250 
CoL_Bus_Util = 0.050861 
Either_Row_CoL_Bus_Util = 0.077433 
Issued_on_Two_Bus_Simul_Util = 0.001678 
issued_two_Eff = 0.021674 
queue_avg = 3.102739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.10274
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605938 n_act=9084 n_pre=9068 n_ref_event=0 n_req=29794 n_rd=28511 n_rd_L2_A=0 n_write=0 n_wr_bk=5132 bw_util=0.2049
n_activity=451741 dram_eff=0.2979
bk0: 1745a 596349i bk1: 1736a 599272i bk2: 1805a 590962i bk3: 1813a 590955i bk4: 1840a 589001i bk5: 1801a 593174i bk6: 1776a 595203i bk7: 1793a 593641i bk8: 1770a 595529i bk9: 1769a 595532i bk10: 1787a 596623i bk11: 1794a 594205i bk12: 1798a 595169i bk13: 1804a 590142i bk14: 1741a 599197i bk15: 1739a 598973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695308
Row_Buffer_Locality_read = 0.712567
Row_Buffer_Locality_write = 0.311769
Bank_Level_Parallism = 3.400729
Bank_Level_Parallism_Col = 2.796324
Bank_Level_Parallism_Ready = 1.652555
write_to_read_ratio_blp_rw_average = 0.102997
GrpLevelPara = 1.748310 

BW Util details:
bwutil = 0.204942 
total_CMD = 656633 
util_bw = 134572 
Wasted_Col = 121455 
Wasted_Row = 68389 
Idle = 332217 

BW Util Bottlenecks: 
RCDc_limit = 129762 
RCDWRc_limit = 4302 
WTRc_limit = 41120 
RTWc_limit = 25279 
CCDLc_limit = 22830 
rwq = 0 
CCDLc_limit_alone = 17821 
WTRc_limit_alone = 37759 
RTWc_limit_alone = 23631 

Commands details: 
total_CMD = 656633 
n_nop = 605938 
Read = 28511 
Write = 0 
L2_Alloc = 0 
L2_WB = 5132 
n_act = 9084 
n_pre = 9068 
n_ref = 0 
n_req = 29794 
total_req = 33643 

Dual Bus Interface Util: 
issued_total_row = 18152 
issued_total_col = 33643 
Row_Bus_Util =  0.027644 
CoL_Bus_Util = 0.051236 
Either_Row_CoL_Bus_Util = 0.077204 
Issued_on_Two_Bus_Simul_Util = 0.001675 
issued_two_Eff = 0.021698 
queue_avg = 3.796920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605521 n_act=9267 n_pre=9251 n_ref_event=0 n_req=29826 n_rd=28534 n_rd_L2_A=0 n_write=0 n_wr_bk=5163 bw_util=0.2053
n_activity=455292 dram_eff=0.296
bk0: 1722a 595544i bk1: 1708a 600552i bk2: 1789a 592925i bk3: 1795a 593918i bk4: 1816a 589650i bk5: 1821a 591352i bk6: 1805a 591828i bk7: 1794a 592526i bk8: 1778a 594845i bk9: 1781a 595677i bk10: 1774a 594939i bk11: 1773a 595782i bk12: 1812a 589660i bk13: 1848a 589847i bk14: 1756a 598665i bk15: 1762a 599018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689499
Row_Buffer_Locality_read = 0.705965
Row_Buffer_Locality_write = 0.325851
Bank_Level_Parallism = 3.384639
Bank_Level_Parallism_Col = 2.753074
Bank_Level_Parallism_Ready = 1.610708
write_to_read_ratio_blp_rw_average = 0.104504
GrpLevelPara = 1.746623 

BW Util details:
bwutil = 0.205271 
total_CMD = 656633 
util_bw = 134788 
Wasted_Col = 123243 
Wasted_Row = 69721 
Idle = 328881 

BW Util Bottlenecks: 
RCDc_limit = 133165 
RCDWRc_limit = 4190 
WTRc_limit = 39185 
RTWc_limit = 27709 
CCDLc_limit = 22511 
rwq = 0 
CCDLc_limit_alone = 17778 
WTRc_limit_alone = 36227 
RTWc_limit_alone = 25934 

Commands details: 
total_CMD = 656633 
n_nop = 605521 
Read = 28534 
Write = 0 
L2_Alloc = 0 
L2_WB = 5163 
n_act = 9267 
n_pre = 9251 
n_ref = 0 
n_req = 29826 
total_req = 33697 

Dual Bus Interface Util: 
issued_total_row = 18518 
issued_total_col = 33697 
Row_Bus_Util =  0.028201 
CoL_Bus_Util = 0.051318 
Either_Row_CoL_Bus_Util = 0.077840 
Issued_on_Two_Bus_Simul_Util = 0.001680 
issued_two_Eff = 0.021580 
queue_avg = 3.708039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605827 n_act=9226 n_pre=9210 n_ref_event=0 n_req=29687 n_rd=28419 n_rd_L2_A=0 n_write=0 n_wr_bk=5071 bw_util=0.204
n_activity=452137 dram_eff=0.2963
bk0: 1728a 597138i bk1: 1691a 598854i bk2: 1796a 592960i bk3: 1788a 593925i bk4: 1843a 590641i bk5: 1808a 592978i bk6: 1784a 595076i bk7: 1805a 593423i bk8: 1774a 597293i bk9: 1763a 597897i bk10: 1777a 598184i bk11: 1776a 599823i bk12: 1793a 592516i bk13: 1824a 589038i bk14: 1715a 602804i bk15: 1754a 597716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689426
Row_Buffer_Locality_read = 0.708153
Row_Buffer_Locality_write = 0.269716
Bank_Level_Parallism = 3.348845
Bank_Level_Parallism_Col = 2.654176
Bank_Level_Parallism_Ready = 1.564107
write_to_read_ratio_blp_rw_average = 0.102724
GrpLevelPara = 1.743350 

BW Util details:
bwutil = 0.204010 
total_CMD = 656633 
util_bw = 133960 
Wasted_Col = 122885 
Wasted_Row = 67498 
Idle = 332290 

BW Util Bottlenecks: 
RCDc_limit = 132106 
RCDWRc_limit = 4797 
WTRc_limit = 41143 
RTWc_limit = 26860 
CCDLc_limit = 22310 
rwq = 0 
CCDLc_limit_alone = 17874 
WTRc_limit_alone = 38368 
RTWc_limit_alone = 25199 

Commands details: 
total_CMD = 656633 
n_nop = 605827 
Read = 28419 
Write = 0 
L2_Alloc = 0 
L2_WB = 5071 
n_act = 9226 
n_pre = 9210 
n_ref = 0 
n_req = 29687 
total_req = 33490 

Dual Bus Interface Util: 
issued_total_row = 18436 
issued_total_col = 33490 
Row_Bus_Util =  0.028077 
CoL_Bus_Util = 0.051003 
Either_Row_CoL_Bus_Util = 0.077374 
Issued_on_Two_Bus_Simul_Util = 0.001706 
issued_two_Eff = 0.022045 
queue_avg = 3.181850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18185
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605631 n_act=9310 n_pre=9294 n_ref_event=0 n_req=29746 n_rd=28462 n_rd_L2_A=0 n_write=0 n_wr_bk=5133 bw_util=0.2047
n_activity=450273 dram_eff=0.2984
bk0: 1737a 595719i bk1: 1701a 596628i bk2: 1788a 590498i bk3: 1792a 592944i bk4: 1821a 591290i bk5: 1820a 588011i bk6: 1799a 593000i bk7: 1797a 591977i bk8: 1802a 591387i bk9: 1763a 595542i bk10: 1789a 593009i bk11: 1772a 594811i bk12: 1798a 590011i bk13: 1817a 591684i bk14: 1729a 600747i bk15: 1737a 598443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687218
Row_Buffer_Locality_read = 0.705362
Row_Buffer_Locality_write = 0.285047
Bank_Level_Parallism = 3.468034
Bank_Level_Parallism_Col = 2.730986
Bank_Level_Parallism_Ready = 1.610399
write_to_read_ratio_blp_rw_average = 0.103362
GrpLevelPara = 1.759873 

BW Util details:
bwutil = 0.204650 
total_CMD = 656633 
util_bw = 134380 
Wasted_Col = 122096 
Wasted_Row = 67335 
Idle = 332822 

BW Util Bottlenecks: 
RCDc_limit = 132772 
RCDWRc_limit = 4637 
WTRc_limit = 41757 
RTWc_limit = 26806 
CCDLc_limit = 22720 
rwq = 0 
CCDLc_limit_alone = 18225 
WTRc_limit_alone = 38830 
RTWc_limit_alone = 25238 

Commands details: 
total_CMD = 656633 
n_nop = 605631 
Read = 28462 
Write = 0 
L2_Alloc = 0 
L2_WB = 5133 
n_act = 9310 
n_pre = 9294 
n_ref = 0 
n_req = 29746 
total_req = 33595 

Dual Bus Interface Util: 
issued_total_row = 18604 
issued_total_col = 33595 
Row_Bus_Util =  0.028332 
CoL_Bus_Util = 0.051163 
Either_Row_CoL_Bus_Util = 0.077672 
Issued_on_Two_Bus_Simul_Util = 0.001823 
issued_two_Eff = 0.023470 
queue_avg = 3.344282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34428
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=656633 n_nop=605429 n_act=9443 n_pre=9427 n_ref_event=0 n_req=29663 n_rd=28396 n_rd_L2_A=0 n_write=0 n_wr_bk=5065 bw_util=0.2038
n_activity=455351 dram_eff=0.2939
bk0: 1722a 596883i bk1: 1726a 600004i bk2: 1792a 594269i bk3: 1792a 591467i bk4: 1826a 589521i bk5: 1817a 592978i bk6: 1772a 597177i bk7: 1794a 593987i bk8: 1798a 592592i bk9: 1777a 593212i bk10: 1756a 596659i bk11: 1767a 599923i bk12: 1809a 589825i bk13: 1759a 596205i bk14: 1748a 598695i bk15: 1741a 598584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681860
Row_Buffer_Locality_read = 0.699993
Row_Buffer_Locality_write = 0.275454
Bank_Level_Parallism = 3.317798
Bank_Level_Parallism_Col = 2.634065
Bank_Level_Parallism_Ready = 1.570634
write_to_read_ratio_blp_rw_average = 0.101393
GrpLevelPara = 1.736511 

BW Util details:
bwutil = 0.203834 
total_CMD = 656633 
util_bw = 133844 
Wasted_Col = 125812 
Wasted_Row = 69500 
Idle = 327477 

BW Util Bottlenecks: 
RCDc_limit = 136098 
RCDWRc_limit = 4719 
WTRc_limit = 41146 
RTWc_limit = 27187 
CCDLc_limit = 22279 
rwq = 0 
CCDLc_limit_alone = 18009 
WTRc_limit_alone = 38348 
RTWc_limit_alone = 25715 

Commands details: 
total_CMD = 656633 
n_nop = 605429 
Read = 28396 
Write = 0 
L2_Alloc = 0 
L2_WB = 5065 
n_act = 9443 
n_pre = 9427 
n_ref = 0 
n_req = 29663 
total_req = 33461 

Dual Bus Interface Util: 
issued_total_row = 18870 
issued_total_col = 33461 
Row_Bus_Util =  0.028738 
CoL_Bus_Util = 0.050958 
Either_Row_CoL_Bus_Util = 0.077980 
Issued_on_Two_Bus_Simul_Util = 0.001716 
issued_two_Eff = 0.022010 
queue_avg = 3.169847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86685, Miss = 17348, Miss_rate = 0.200, Pending_hits = 337, Reservation_fails = 2317
L2_cache_bank[1]: Access = 83971, Miss = 17354, Miss_rate = 0.207, Pending_hits = 105, Reservation_fails = 2839
L2_cache_bank[2]: Access = 86578, Miss = 17355, Miss_rate = 0.200, Pending_hits = 104, Reservation_fails = 2909
L2_cache_bank[3]: Access = 86529, Miss = 17340, Miss_rate = 0.200, Pending_hits = 90, Reservation_fails = 1299
L2_cache_bank[4]: Access = 86055, Miss = 17310, Miss_rate = 0.201, Pending_hits = 108, Reservation_fails = 2612
L2_cache_bank[5]: Access = 87792, Miss = 17313, Miss_rate = 0.197, Pending_hits = 85, Reservation_fails = 1098
L2_cache_bank[6]: Access = 84370, Miss = 17395, Miss_rate = 0.206, Pending_hits = 94, Reservation_fails = 2179
L2_cache_bank[7]: Access = 86498, Miss = 17328, Miss_rate = 0.200, Pending_hits = 90, Reservation_fails = 1613
L2_cache_bank[8]: Access = 85945, Miss = 17413, Miss_rate = 0.203, Pending_hits = 338, Reservation_fails = 2146
L2_cache_bank[9]: Access = 85973, Miss = 17349, Miss_rate = 0.202, Pending_hits = 111, Reservation_fails = 1866
L2_cache_bank[10]: Access = 85721, Miss = 17217, Miss_rate = 0.201, Pending_hits = 67, Reservation_fails = 368
L2_cache_bank[11]: Access = 84816, Miss = 17371, Miss_rate = 0.205, Pending_hits = 110, Reservation_fails = 544
L2_cache_bank[12]: Access = 84571, Miss = 17333, Miss_rate = 0.205, Pending_hits = 91, Reservation_fails = 1540
L2_cache_bank[13]: Access = 87277, Miss = 17254, Miss_rate = 0.198, Pending_hits = 96, Reservation_fails = 2011
L2_cache_bank[14]: Access = 86386, Miss = 17378, Miss_rate = 0.201, Pending_hits = 133, Reservation_fails = 4021
L2_cache_bank[15]: Access = 89142, Miss = 17365, Miss_rate = 0.195, Pending_hits = 109, Reservation_fails = 1396
L2_cache_bank[16]: Access = 88726, Miss = 17368, Miss_rate = 0.196, Pending_hits = 316, Reservation_fails = 2181
L2_cache_bank[17]: Access = 88613, Miss = 17398, Miss_rate = 0.196, Pending_hits = 118, Reservation_fails = 3551
L2_cache_bank[18]: Access = 89601, Miss = 17326, Miss_rate = 0.193, Pending_hits = 87, Reservation_fails = 1430
L2_cache_bank[19]: Access = 86585, Miss = 17325, Miss_rate = 0.200, Pending_hits = 74, Reservation_fails = 754
L2_cache_bank[20]: Access = 87706, Miss = 17379, Miss_rate = 0.198, Pending_hits = 113, Reservation_fails = 1127
L2_cache_bank[21]: Access = 86410, Miss = 17315, Miss_rate = 0.200, Pending_hits = 121, Reservation_fails = 2229
L2_cache_bank[22]: Access = 84918, Miss = 17339, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 2170
L2_cache_bank[23]: Access = 84710, Miss = 17289, Miss_rate = 0.204, Pending_hits = 109, Reservation_fails = 2371
L2_total_cache_accesses = 2075578
L2_total_cache_misses = 416162
L2_total_cache_miss_rate = 0.2005
L2_total_cache_pending_hits = 3099
L2_total_cache_reservation_fails = 46571
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1656317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3099
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 255643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3099
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2000810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 46571
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=2075578
icnt_total_pkts_simt_to_mem=2075578
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2075578
Req_Network_cycles = 256052
Req_Network_injected_packets_per_cycle =       8.1061 
Req_Network_conflicts_per_cycle =       2.7971
Req_Network_conflicts_per_cycle_util =       2.9649
Req_Bank_Level_Parallism =       8.5926
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8623
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.2341

Reply_Network_injected_packets_num = 2075578
Reply_Network_cycles = 256052
Reply_Network_injected_packets_per_cycle =        8.1061
Reply_Network_conflicts_per_cycle =        6.2834
Reply_Network_conflicts_per_cycle_util =       6.6527
Reply_Bank_Level_Parallism =       8.5824
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.8481
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2716
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 1 sec (361 sec)
gpgpu_simulation_rate = 82926 (inst/sec)
gpgpu_simulation_rate = 709 (cycle/sec)
gpgpu_silicon_slowdown = 1925246x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel time = 360042.576790 ms
kernel + memcpy time = 360448.816061 ms
GPGPU-Sim: *** exit detected ***
