TimeQuest Timing Analyzer report for Uni_Projektas
Fri Apr 21 17:53:54 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'ADC_DCLKA'
 14. Slow Model Hold: 'ADC_DCLKA'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Setup: 'ADC_DCLKA'
 34. Fast Model Hold: 'ADC_DCLKA'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Minimum Pulse Width: 'CLK'
 37. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 38. Fast Model Minimum Pulse Width: 'ADC_CLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Fri Apr 21 17:53:53 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 183.28 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
; 252.4 MHz  ; 252.4 MHz       ; ADC_DCLKA  ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 14.544 ; 0.000         ;
; ADC_DCLKA ; 16.038 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.499 ; 0.000         ;
; CLK       ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_DCLKA ; 8.758  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.350      ;
; 14.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.350      ;
; 14.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.350      ;
; 14.544 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.146     ; 5.350      ;
; 14.746 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.154      ;
; 14.746 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.154      ;
; 14.746 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.154      ;
; 14.746 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.154      ;
; 14.776 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.124      ;
; 14.776 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.124      ;
; 14.776 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.124      ;
; 14.776 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.124      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 20.000       ; 0.089      ; 5.239      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 20.000       ; 0.089      ; 5.239      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 20.000       ; 0.089      ; 5.239      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.089      ; 5.239      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; CLK          ; CLK         ; 20.000       ; 0.088      ; 5.238      ;
; 14.804 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                                                       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ; CLK          ; CLK         ; 20.000       ; 0.089      ; 5.239      ;
; 14.854 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.041      ;
; 14.854 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.041      ;
; 14.854 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.041      ;
; 14.854 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.041      ;
; 14.861 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.039      ;
; 14.861 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.039      ;
; 14.861 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.039      ;
; 14.861 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.039      ;
; 14.898 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.002      ;
; 14.898 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.002      ;
; 14.898 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.002      ;
; 14.898 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 5.002      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.980      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.980      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.980      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.980      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.979      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.979      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.979      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.979      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.978      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.978      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.978      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.978      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.981      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.980      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.980      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.980      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.980      ;
; 14.921 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.974      ;
; 14.921 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.974      ;
; 14.921 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.974      ;
; 14.921 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.974      ;
; 14.923 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.972      ;
; 14.923 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.972      ;
; 14.923 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.972      ;
; 14.923 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.972      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.925 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.145     ; 4.970      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.926 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.973      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.971      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.929 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.141     ; 4.970      ;
; 14.931 ; Setup_manager:this_setup_manager|config_command_counter[5]                                                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 20.000       ; 0.002      ; 5.111      ;
; 14.934 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.966      ;
; 14.934 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.140     ; 4.966      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADC_DCLKA'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.038 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.564      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.168 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.434      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.283 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.558      ; 4.315      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.349 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.562      ; 4.253      ;
; 16.485 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.194      ; 3.749      ;
; 16.485 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.194      ; 3.749      ;
; 16.485 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.194      ; 3.749      ;
; 16.847 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.193      ;
; 16.847 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.193      ;
; 16.847 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.193      ;
; 16.977 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.063      ;
; 16.977 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.063      ;
; 16.977 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.063      ;
; 16.980 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.180      ; 3.240      ;
; 16.980 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.180      ; 3.240      ;
; 16.980 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.180      ; 3.240      ;
; 17.044 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.004      ; 3.000      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.049 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.971      ; 3.962      ;
; 17.092 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.004     ; 2.944      ;
; 17.092 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.004     ; 2.944      ;
; 17.092 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.004     ; 2.944      ;
; 17.108 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.198      ; 3.130      ;
; 17.108 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.198      ; 3.130      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.133 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.742      ; 3.649      ;
; 17.158 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.882      ;
; 17.158 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.882      ;
; 17.158 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.882      ;
; 17.174 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.004      ; 2.870      ;
; 17.289 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.751      ;
; 17.355 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.004      ; 2.689      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.410 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.407      ;
; 17.428 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.184      ; 2.796      ;
; 17.536 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.504      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.540 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.777      ; 3.277      ;
; 17.566 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.474      ;
; 17.622 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.418      ;
; 17.652 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.388      ;
; 17.653 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 2.387      ;
; 17.655 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.773      ; 3.158      ;
; 17.655 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.773      ; 3.158      ;
; 17.655 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.773      ; 3.158      ;
; 17.655 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.773      ; 3.158      ;
; 17.655 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.773      ; 3.158      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADC_DCLKA'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.996 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.004     ; 1.298      ;
; 0.997 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.004     ; 1.299      ;
; 0.998 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.004     ; 1.300      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.029 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.756      ; 2.091      ;
; 1.049 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.004      ; 1.359      ;
; 1.184 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.490      ;
; 1.185 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.491      ;
; 1.185 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.492      ;
; 1.188 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.537      ;
; 1.236 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.542      ;
; 1.236 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.542      ;
; 1.238 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.545      ;
; 1.240 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.546      ;
; 1.241 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.547      ;
; 1.512 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.004      ; 1.822      ;
; 1.663 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.970      ;
; 1.716 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.022      ;
; 1.719 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.025      ;
; 1.720 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.026      ;
; 1.750 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.056      ;
; 1.774 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.080      ;
; 1.777 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.004      ; 2.087      ;
; 1.802 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.108      ;
; 1.806 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.112      ;
; 1.836 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.142      ;
; 1.860 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.166      ;
; 1.909 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.215      ;
; 1.946 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.252      ;
; 1.995 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.301      ;
; 1.996 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.302      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.013 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.096      ;
; 2.026 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.332      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.070 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.957      ; 3.333      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.079 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.773      ; 3.158      ;
; 2.081 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.387      ;
; 2.082 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.388      ;
; 2.112 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.418      ;
; 2.168 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.474      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.194 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.277      ;
; 2.198 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.504      ;
; 2.306 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.184      ; 2.796      ;
; 2.315 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.194      ; 2.815      ;
; 2.315 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.194      ; 2.815      ;
; 2.315 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.194      ; 2.815      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
; 2.324 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.777      ; 3.407      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM63                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM67                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM67                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM71                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.040      ;
; 0.737 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM71                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.044      ;
; 0.743 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.050      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.749 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.757 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.757 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM83                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.760 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.763 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.774 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.775 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.780 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 0.793 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.795 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.799 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.105      ;
; 0.801 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.801 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.801 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.801 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.107      ;
; 0.804 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM39                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.110      ;
; 0.805 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.111      ;
; 0.904 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.210      ;
; 0.910 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.217      ;
; 0.913 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.219      ;
; 0.915 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.221      ;
; 0.918 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.225      ;
; 0.923 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[1]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.229      ;
; 0.923 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM39                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.229      ;
; 0.924 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.945 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[2]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.251      ;
; 0.950 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[6]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.958 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM63                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.971 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.277      ;
; 0.973 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.381      ;
; 0.975 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.281      ;
; 0.981 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.287      ;
; 0.981 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.287      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[3]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[3]|clk                 ;
; 17.223 ; 20.000       ; 2.777          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 3.758 ; 3.758 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 3.685 ; 3.685 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 3.702 ; 3.702 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 3.730 ; 3.730 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 3.692 ; 3.692 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 3.758 ; 3.758 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 3.654 ; 3.654 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 3.244 ; 3.244 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 3.229 ; 3.229 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 3.205 ; 3.205 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 3.134 ; 3.134 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 5.395 ; 5.395 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.202 ; 4.202 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.200 ; 4.200 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.196 ; 4.196 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 5.030 ; 5.030 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.916 ; 4.916 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.913 ; 4.913 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 5.395 ; 5.395 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 5.230 ; 5.230 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -2.868 ; -2.868 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -3.419 ; -3.419 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -3.436 ; -3.436 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -3.464 ; -3.464 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -3.426 ; -3.426 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -3.492 ; -3.492 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -3.388 ; -3.388 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -2.978 ; -2.978 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -2.963 ; -2.963 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -2.939 ; -2.939 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -2.868 ; -2.868 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -3.930 ; -3.930 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.936 ; -3.936 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.934 ; -3.934 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.930 ; -3.930 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -4.764 ; -4.764 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -4.650 ; -4.650 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -4.647 ; -4.647 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -5.129 ; -5.129 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -4.964 ; -4.964 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.882  ; 7.882  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.943  ; 7.943  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.563  ; 8.563  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.406  ; 8.406  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.864  ; 8.864  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.817  ; 8.817  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.775  ; 8.775  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.774  ; 8.774  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.638  ; 8.638  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.387  ; 8.387  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.553  ; 8.553  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.864  ; 8.864  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.621  ; 9.621  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.713  ; 7.713  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.704  ; 7.704  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.710  ; 7.710  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.047  ; 8.047  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.098  ; 8.098  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.429  ; 8.429  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.808  ; 8.808  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.811  ; 8.811  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.621  ; 9.621  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.757  ; 8.757  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.016  ; 9.016  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.953  ; 7.953  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.043  ; 9.043  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.938  ; 7.938  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.901  ; 7.901  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.889  ; 7.889  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 8.031  ; 8.031  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.377  ; 8.377  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.819  ; 8.819  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 10.074 ; 10.074 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.882  ; 7.882  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.943  ; 7.943  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.563  ; 8.563  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.406  ; 8.406  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.387  ; 8.387  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.817  ; 8.817  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.775  ; 8.775  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.774  ; 8.774  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.638  ; 8.638  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.387  ; 8.387  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.553  ; 8.553  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.864  ; 8.864  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.704  ; 7.704  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.713  ; 7.713  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.704  ; 7.704  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.710  ; 7.710  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.047  ; 8.047  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.098  ; 8.098  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.429  ; 8.429  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.808  ; 8.808  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.811  ; 8.811  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.621  ; 9.621  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.757  ; 8.757  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.016  ; 9.016  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.953  ; 7.953  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.043  ; 9.043  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.938  ; 7.938  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.901  ; 7.901  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.889  ; 7.889  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 8.031  ; 8.031  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.377  ; 8.377  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.819  ; 8.819  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 10.074 ; 10.074 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.492 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.232 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.572 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.573 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.405 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.343 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.338 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.212 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.698 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.492 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.232 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.572 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.573 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.405 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.343 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.338 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.212 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.698 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.492     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.232     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.572     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.573     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.405     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.343     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.338     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.212     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.698     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 8.492     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.232     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.229     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.572     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.573     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 8.405     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.343     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.338     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.212     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 8.698     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 17.490 ; 0.000         ;
; ADC_DCLKA ; 18.569 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.215 ; 0.000         ;
; CLK       ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_DCLKA ; 9.000  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.490 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.476      ;
; 17.490 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.476      ;
; 17.490 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.476      ;
; 17.490 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.476      ;
; 17.538 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.431      ;
; 17.538 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.431      ;
; 17.538 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.431      ;
; 17.538 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.431      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.414      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.414      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.414      ;
; 17.555 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.414      ;
; 17.561 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.405      ;
; 17.561 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.405      ;
; 17.561 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.405      ;
; 17.561 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.405      ;
; 17.567 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.402      ;
; 17.567 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.402      ;
; 17.567 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.402      ;
; 17.567 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.402      ;
; 17.604 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.365      ;
; 17.604 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.365      ;
; 17.604 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.365      ;
; 17.604 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.365      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.621 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.347      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.347      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.347      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.347      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.346      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.346      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.346      ;
; 17.623 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.346      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.345      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.345      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.345      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.345      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.332      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.331      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.334      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.331      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.331      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.331      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.334      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.334      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.334      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.330      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.330      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.330      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.330      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.329      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.329      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.329      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.329      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.637 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.332      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.330      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.066     ; 2.327      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.330      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.330      ;
; 17.639 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.063     ; 2.330      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADC_DCLKA'                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.569 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.139     ; 1.324      ;
; 18.569 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.139     ; 1.324      ;
; 18.569 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.139     ; 1.324      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.701 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.539      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.713 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.527      ;
; 18.726 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.152     ; 1.154      ;
; 18.726 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.152     ; 1.154      ;
; 18.726 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.152     ; 1.154      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.732 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.119      ; 1.419      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.754 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.206      ; 1.484      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.765 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.208      ; 1.475      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.783 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.056      ; 1.305      ;
; 18.787 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.137     ; 1.108      ;
; 18.787 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.137     ; 1.108      ;
; 18.875 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.157      ;
; 18.875 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.157      ;
; 18.875 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.157      ;
; 18.887 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.145      ;
; 18.887 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.145      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.916 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.106      ; 1.222      ;
; 18.928 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 1.102      ;
; 18.928 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 1.102      ;
; 18.928 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 1.102      ;
; 18.939 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.093      ;
; 18.939 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.093      ;
; 18.939 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.093      ;
; 18.982 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.150     ; 0.900      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.003 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.069      ; 1.098      ;
; 19.082 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.002      ; 0.952      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.083 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.207      ;
; 19.094 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.002      ; 0.940      ;
; 19.095 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.195      ;
; 19.095 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.195      ;
; 19.095 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.195      ;
; 19.095 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.195      ;
; 19.095 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.258      ; 1.195      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADC_DCLKA'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.322 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.476      ;
; 0.330 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 0.480      ;
; 0.331 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 0.481      ;
; 0.331 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 0.481      ;
; 0.363 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.519      ;
; 0.374 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.447 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.601      ;
; 0.501 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.656      ;
; 0.517 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.670      ;
; 0.521 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.675      ;
; 0.539 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.691      ;
; 0.552 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.705      ;
; 0.558 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.710      ;
; 0.574 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.576 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.069      ; 0.797      ;
; 0.593 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.745      ;
; 0.612 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.764      ;
; 0.628 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.780      ;
; 0.647 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.799      ;
; 0.647 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.799      ;
; 0.668 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.820      ;
; 0.682 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.834      ;
; 0.703 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.855      ;
; 0.717 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.869      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.733 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.143      ;
; 0.734 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.888      ;
; 0.738 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.890      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.744 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.256      ; 1.152      ;
; 0.745 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.897      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.785 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.195      ;
; 0.786 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.940      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.797 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.258      ; 1.207      ;
; 0.798 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 0.952      ;
; 0.898 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.150     ; 0.900      ;
; 0.941 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.093      ;
; 0.964 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 1.222      ;
; 0.964 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 1.222      ;
; 0.964 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 1.222      ;
; 0.964 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 1.222      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                         ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                  ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                            ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM63                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM67                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM67                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM71                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM71                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM83                                                                                                                                          ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|Equal0~0_OTERM117                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.252 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.256 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.265 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.418      ;
; 0.266 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.418      ;
; 0.267 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.419      ;
; 0.269 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM39                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.269 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM23                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.285 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.486      ;
; 0.289 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM59                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.491      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.491      ;
; 0.290 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.491      ;
; 0.290 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM55                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM39                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.445      ;
; 0.295 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[1]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM27                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.447      ;
; 0.308 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[2]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.460      ;
; 0.309 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[6]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.461      ;
; 0.309 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM63                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.462      ;
; 0.316 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[3]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.468      ;
; 0.321 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.475      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[3]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[3]|clk                 ;
; 17.778 ; 20.000       ; 2.222          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 2.091 ; 2.091 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 2.013 ; 2.013 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 2.028 ; 2.028 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 2.050 ; 2.050 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 2.022 ; 2.022 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 2.091 ; 2.091 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 2.033 ; 2.033 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 1.901 ; 1.901 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 1.888 ; 1.888 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 1.857 ; 1.857 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 1.829 ; 1.829 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 2.407 ; 2.407 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 1.958 ; 1.958 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 1.958 ; 1.958 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 1.958 ; 1.958 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 2.229 ; 2.229 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 2.164 ; 2.164 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 2.167 ; 2.167 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.407 ; 2.407 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.315 ; 2.315 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -1.709 ; -1.709 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -1.893 ; -1.893 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -1.908 ; -1.908 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -1.930 ; -1.930 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -1.902 ; -1.902 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -1.971 ; -1.971 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -1.913 ; -1.913 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -1.781 ; -1.781 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -1.768 ; -1.768 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -1.737 ; -1.737 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -1.709 ; -1.709 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -2.109 ; -2.109 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -2.044 ; -2.044 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -2.047 ; -2.047 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -2.287 ; -2.287 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -2.195 ; -2.195 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.554 ; 3.554 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.034 ; 4.034 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.946 ; 3.946 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.922 ; 3.922 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.955 ; 3.955 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 4.034 ; 4.034 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.189 ; 4.189 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.612 ; 3.612 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.607 ; 3.607 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.609 ; 3.609 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.703 ; 3.703 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.947 ; 3.947 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.189 ; 4.189 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.964 ; 3.964 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.572 ; 3.572 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.692 ; 3.692 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.740 ; 3.740 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 4.390 ; 4.390 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.554 ; 3.554 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.946 ; 3.946 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.922 ; 3.922 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.955 ; 3.955 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 4.034 ; 4.034 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.612 ; 3.612 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.607 ; 3.607 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.609 ; 3.609 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.703 ; 3.703 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.947 ; 3.947 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.189 ; 4.189 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.964 ; 3.964 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.572 ; 3.572 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.692 ; 3.692 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.740 ; 3.740 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 4.390 ; 4.390 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.807 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.541 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.540 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.817 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.788 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.786 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.068 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.900 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.807 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.541 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.540 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.817 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.788 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.786 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.068 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.900 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.807     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.541     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.540     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.817     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.788     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.786     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.068     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.900     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.807     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.541     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.540     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.817     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.788     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.786     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.068     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.900     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.544 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; 16.038 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK             ; 14.544 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 3.758 ; 3.758 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 3.685 ; 3.685 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 3.702 ; 3.702 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 3.730 ; 3.730 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 3.692 ; 3.692 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 3.758 ; 3.758 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 3.654 ; 3.654 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 3.244 ; 3.244 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 3.229 ; 3.229 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 3.205 ; 3.205 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 3.134 ; 3.134 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 5.395 ; 5.395 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.202 ; 4.202 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.200 ; 4.200 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.196 ; 4.196 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 5.030 ; 5.030 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.916 ; 4.916 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.913 ; 4.913 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 5.395 ; 5.395 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 5.230 ; 5.230 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -1.709 ; -1.709 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -1.893 ; -1.893 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -1.908 ; -1.908 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -1.930 ; -1.930 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -1.902 ; -1.902 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -1.971 ; -1.971 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -1.913 ; -1.913 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -1.781 ; -1.781 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -1.768 ; -1.768 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -1.737 ; -1.737 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -1.709 ; -1.709 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -1.838 ; -1.838 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -2.109 ; -2.109 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -2.044 ; -2.044 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -2.047 ; -2.047 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -2.287 ; -2.287 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -2.195 ; -2.195 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 7.882  ; 7.882  ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 7.943  ; 7.943  ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 8.563  ; 8.563  ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.406  ; 8.406  ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.864  ; 8.864  ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.817  ; 8.817  ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.775  ; 8.775  ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.774  ; 8.774  ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.638  ; 8.638  ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.387  ; 8.387  ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.553  ; 8.553  ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.864  ; 8.864  ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.621  ; 9.621  ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.713  ; 7.713  ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.704  ; 7.704  ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.710  ; 7.710  ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 8.047  ; 8.047  ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.098  ; 8.098  ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.429  ; 8.429  ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.808  ; 8.808  ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.811  ; 8.811  ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.621  ; 9.621  ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.757  ; 8.757  ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.016  ; 9.016  ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.953  ; 7.953  ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.043  ; 9.043  ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.938  ; 7.938  ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.901  ; 7.901  ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.889  ; 7.889  ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 8.031  ; 8.031  ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.377  ; 8.377  ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.605  ; 8.605  ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.819  ; 8.819  ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 10.074 ; 10.074 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033  ; 6.033  ; Fall       ; CLK             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.554 ; 3.554 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.824 ; 3.824 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.946 ; 3.946 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.922 ; 3.922 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.920 ; 3.920 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.891 ; 3.891 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.955 ; 3.955 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 4.034 ; 4.034 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.612 ; 3.612 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.607 ; 3.607 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.609 ; 3.609 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.703 ; 3.703 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.727 ; 3.727 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.822 ; 3.822 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.947 ; 3.947 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.189 ; 4.189 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.964 ; 3.964 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.599 ; 3.599 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.940 ; 3.940 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.572 ; 3.572 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.563 ; 3.563 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.692 ; 3.692 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.740 ; 3.740 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.894 ; 3.894 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.949 ; 3.949 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 4.390 ; 4.390 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 127      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 53       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 34       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3494     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 127      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 53       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 34       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3494     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 21 17:53:53 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(4): UART_Controller_1|uart_clk_divider|clock_out could not be matched with a net
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name UART_CLK -period 8680.5 [get_nets {UART_Controller_1|uart_clk_divider|clock_out}]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.544
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.544         0.000 CLK 
    Info (332119):    16.038         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 ADC_DCLKA 
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):     8.758         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.490         0.000 CLK 
    Info (332119):    18.569         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 ADC_DCLKA 
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):     9.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4554 megabytes
    Info: Processing ended: Fri Apr 21 17:53:54 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


