# Input wires of scheme
inputs:
  s
  r
# Default inputs values, optional
default_inputs:
  s: false
  r: true
# Count of clocks, optional
clocks: 1
# Output wires of scheme
outputs:
  q:
  notq:
# Design of scheme, links of every logic element (and each over)
gates:
  # Just NAND them
  adder1:
    # a: a1
    a: adder2
    b: s
    r: q

  adder2:
    a: adder1
    b: r
    r: notq
