// Seed: 3895545562
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri0 id_2
    , id_16,
    output wor id_3
    , id_17,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wire id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output wand id_14
);
  wire id_18;
  wire id_19 = id_16;
  wire id_20;
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_17
  );
  wire id_23 = 1;
  assign id_8 = 1'h0;
endmodule
