// Seed: 751429504
module module_0 (
    output wand  id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire id_4;
  wor id_5, id_6, id_7, id_8, id_9, id_10 = (1) < 1, id_11, id_12;
  id_13(
      .id_0(1), .id_1(1), .id_2(id_4)
  ); id_14(
      .id_0(id_8), .id_1(id_4)
  );
  wire id_15;
  supply1 id_16 = id_6, id_17;
endmodule
module module_1 (
    output wand id_0
    , id_4,
    input tri id_1,
    input supply1 id_2
);
  wire id_5;
  specify
    if ((id_1)) (posedge id_6 => (id_7 +: 1)) = (1'h0 : 1  : 1, id_4);
    (id_8 => id_9) = 1;
    specparam id_10 = !id_1;
  endspecify module_0(
      id_0, id_2, id_0
  );
endmodule
