Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/01/az9/cpu_proj/ALU_tb_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/01/az9/cpu_proj/ALU_tb_beh.prj work.ALU_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/01/az9/cpu_proj/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/01/az9/cpu_proj/ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package math_real
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/09/01/az9/cpu_proj/ALU_tb_isim_beh.exe
Fuse Memory Usage: 38052 KB
Fuse CPU Usage: 467 ms
