#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Wed Oct  9 11:42:22 2013
# Process ID: 30062
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vivado.jou
#-----------------------------------------------------------
start_gui
source /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2_ex.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
save_project_as pcie /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie2/pcie -force
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
