Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:17:28 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postPlace.timing.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.650ns (40.751%)  route 2.399ns (59.249%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 6.911 - 3.000 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      1.535     4.317    clk_i_IBUF_BUFG
    SLICE_X6Y95                                                       r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.254     4.571 r  round_reg[1]/Q
                         net (fo=15, estimated)       0.277     4.848    sel0[2]
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.043     4.891 r  W12[31]_i_3/O
                         net (fo=12, estimated)       0.302     5.193    n_0_W12[31]_i_3
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.043     5.236 r  A[31]_i_29/O
                         net (fo=42, estimated)       0.380     5.616    n_0_A[31]_i_29
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.043     5.659 r  A[3]_i_17/O
                         net (fo=2, estimated)        0.358     6.017    SHA1_ft_BCD[0]
    SLICE_X8Y90          LUT3 (Prop_lut3_I2_O)        0.047     6.064 r  A[3]_i_6/O
                         net (fo=2, estimated)        0.441     6.505    n_0_A[3]_i_6
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.127     6.632 r  A[3]_i_9/O
                         net (fo=1, routed)           0.000     6.632    n_0_A[3]_i_9
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.878 r  A_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.878    n_0_A_reg[3]_i_2
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.928 r  A_reg[7]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.928    n_0_A_reg[7]_i_3
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.978 r  A_reg[11]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.978    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.028 r  A_reg[15]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.028    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.130 r  A_reg[19]_i_2/O[0]
                         net (fo=3, estimated)        0.279     7.409    n_7_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.119     7.528 r  A[19]_i_15/O
                         net (fo=1, routed)           0.000     7.528    n_0_A[19]_i_15
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.779 r  A_reg[19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.779    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.886 r  A_reg[23]_i_3/O[2]
                         net (fo=1, estimated)        0.362     8.248    data2[22]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.118     8.366 r  A[22]_i_1/O
                         net (fo=1, routed)           0.000     8.366    n_0_A[22]_i_1
    SLICE_X9Y99          FDRE                                         r  A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AL31                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.992     5.482    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.554 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, estimated)      1.357     6.911    clk_i_IBUF_BUFG
    SLICE_X9Y99                                                       r  A_reg[22]/C
                         clock pessimism              0.306     7.218    
                         clock uncertainty           -0.035     7.182    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.033     7.215    A_reg[22]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 -1.150    




