-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 22:58:20 EDT 2021                        

Solution Settings: hybrid.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /hybrid/core                      718   27279      27282            0  0        ? 
    Design Total:                     718   27279      27282            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                      
    BLOCK_1R1W_RBW(8,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW(9,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW_rwport(8,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport(9,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(3,0,32,32,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,32,32,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,32,20,32,5,0,0,12,32,1,1,1,0,0)       960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(6,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(7,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                       
    ccs_in(2,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(15,0,1,1,15)                                          15.000     0.000     15.000           14.000 1.200          1           1 
    mgc_add(2,0,2,1,3)                                             2.000     0.000      2.000            1.000 1.005          1           0 
    mgc_add(20,0,2,1,20)                                          20.000     0.000     20.000           19.000 1.275          1           1 
    mgc_add(32,0,32,0,32)                                         32.000     0.000     32.000           31.000 1.455         24           6 
    mgc_add(33,0,32,0,33)                                         33.000     0.000     33.000           32.000 1.470          8           2 
    mgc_add(5,0,2,1,6)                                             5.000     0.000      5.000            4.000 1.050          1           0 
    mgc_add(5,0,5,0,5)                                             5.000     0.000      5.000            4.000 1.050          1           1 
    mgc_add(5,0,5,0,6)                                             5.000     0.000      5.000            4.000 1.050          0           1 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0         230 
    mgc_and(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0          56 
    mgc_and(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0         117 
    mgc_and(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0           4 
    mgc_and(1,6)                                                   1.000     0.000      1.000            0.000 0.560          0           5 
    mgc_and(1,7)                                                   2.000     0.000      2.000            0.000 1.520          0           4 
    mgc_and(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           4 
    mgc_and(15,2)                                                 15.000     0.000     15.000            0.000 0.560          0           2 
    mgc_and(2,2)                                                   2.000     0.000      2.000            0.000 0.560          1           4 
    mgc_and(3,2)                                                   3.000     0.000      3.000            0.000 0.560          0           4 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_and(4,2)                                                   4.000     0.000      4.000            0.000 0.560          0           2 
    mgc_and(5,2)                                                   5.000     0.000      5.000            0.000 0.560          0           3 
    mgc_mul(20,1,32,0,32)                                       1214.000     2.000      0.000            0.000 5.540          1           1 
    mgc_mul(32,0,32,0,52)                                       2476.000     4.000     48.000            0.000 6.770          1           1 
    mgc_mux(1,1,2)                                                 1.000     0.000      1.000            0.000 0.090          0         337 
    mgc_mux(10,1,2)                                               10.000     0.000     10.000            0.000 0.090          0           1 
    mgc_mux(2,1,2)                                                 2.000     0.000      2.000            0.000 0.090          0           3 
    mgc_mux(20,1,2)                                               20.000     0.000     20.000            0.000 0.090          0           3 
    mgc_mux(3,1,2)                                                 3.000     0.000      3.000            0.000 0.090          0           1 
    mgc_mux(31,1,2)                                               31.000     0.000     31.000            0.000 0.090          0           1 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090         12          13 
    mgc_mux(5,1,2)                                                 5.000     0.000      5.000            0.000 0.090          0           6 
    mgc_mux(6,1,2)                                                 6.000     0.000      6.000            0.000 0.090          0           1 
    mgc_mux1hot(1,3)                                               1.446     0.000      1.446            0.000 0.560          0           2 
    mgc_mux1hot(1,4)                                               1.830     0.000      1.830            0.000 1.520          0           2 
    mgc_mux1hot(2,4)                                               3.661     0.000      3.661            0.000 1.520          0           4 
    mgc_mux1hot(2,5)                                               4.429     0.000      4.429            0.000 1.520          0           2 
    mgc_mux1hot(20,3)                                             28.927     0.000     28.927            0.000 0.560          0           1 
    mgc_mux1hot(3,9)                                              11.251     0.000     11.251            0.000 1.520          0           2 
    mgc_mux1hot(32,3)                                             46.282     0.000     46.282            0.000 0.560          0           4 
    mgc_mux1hot(32,4)                                             58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_mux1hot(32,6)                                             83.149     0.000     83.149            0.000 1.520          0           1 
    mgc_mux1hot(32,7)                                             95.437     0.000     95.437            0.000 1.520          0           2 
    mgc_mux1hot(32,9)                                            120.015     0.000    120.015            0.000 1.520          0           1 
    mgc_mux1hot(5,3)                                               7.232     0.000      7.232            0.000 0.560          0           6 
    mgc_nand(1,2)                                                  1.000     0.000      1.000            0.000 0.560          0          20 
    mgc_nand(1,3)                                                  1.000     0.000      1.000            0.000 0.560          0           8 
    mgc_nand(1,4)                                                  1.000     0.000      1.000            0.000 0.560          0          11 
    mgc_nand(1,5)                                                  1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          98 
    mgc_nor(1,24)                                                  5.000     0.000      5.000            0.000 1.520          0           1 
    mgc_nor(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0          25 
    mgc_nor(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0          22 
    mgc_nor(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0           9 
    mgc_nor(1,6)                                                   1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_nor(1,7)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0         564 
    mgc_not(32)                                                    0.000     0.000      0.000            0.000 0.000          0           7 
    mgc_or(1,10)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_or(1,12)                                                   3.000     0.000      3.000            0.000 1.520          0           4 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          74 
    mgc_or(1,24)                                                   5.000     0.000      5.000            0.000 1.520          0           1 
    mgc_or(1,25)                                                   5.000     0.000      5.000            0.000 1.520          0           1 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0          61 
    mgc_or(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0          41 
    mgc_or(1,48)                                                  10.000     0.000     10.000            0.000 2.880          0           1 
    mgc_or(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0          30 
    mgc_or(1,6)                                                    1.000     0.000      1.000            0.000 0.560          0          11 
    mgc_or(1,7)                                                    2.000     0.000      2.000            0.000 1.520          0           2 
    mgc_or(1,8)                                                    2.000     0.000      2.000            0.000 1.520          0           4 
    mgc_or(1,9)                                                    2.000     0.000      2.000            0.000 1.520          0           4 
    mgc_or(2,2)                                                    2.000     0.000      2.000            0.000 0.560          0           2 
    mgc_or(3,2)                                                    3.000     0.000      3.000            0.000 0.560          0           2 
    mgc_reg_pos(1,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           9 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           8 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          10 
    mgc_reg_pos(10,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_reg_pos(2,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(20,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(3,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(31,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0          20 
    mgc_reg_pos(5,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           6 
    mgc_reg_pos(5,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_shift_bl(1,1,3,3)                                          1.198     0.000      1.198            0.000 0.560          1           0 
    mgc_shift_bl(1,1,4,4)                                          2.580     0.000      2.580            0.000 0.560          1           1 
    mgc_xnor(1,2)                                                  1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_xor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          7           7 
                                                                                                                                            
    TOTAL AREA (After Assignment):                             12471.192     6.000   3069.000          291.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:  10918.8          79851.6         12485.2        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:          10918.8 (100%)   79837.6 (100%)  12471.2 (100%) 
      MUX:               384.0   (4%)    2909.8   (4%)   1661.6  (13%) 
      FUNC:             4772.8  (44%)   70344.8  (88%)   3995.6  (32%) 
      LOGIC:               2.0   (0%)     823.0   (1%)   1054.0   (8%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:              5760.0  (53%)    5760.0   (7%)   5760.0  (46%) 
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                                                                      Size(bits) Gated Register CG Opt Done Variables                                                                     
    ----------------------------------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------------------
    butterFly#10:f1.sva                                                                   32         Y           Y      butterFly#10:f1.sva                                                           
                                                                                                                        butterFly#11:f1.sva                                                           
                                                                                                                        butterFly#12:f1.sva                                                           
                                                                                                                        butterFly#15:f1.sva                                                           
                                                                                                                        butterFly#16:f1.sva                                                           
                                                                                                                        butterFly#19:f1.sva                                                           
                                                                                                                        butterFly#1:f1.sva                                                            
                                                                                                                        butterFly#20:f1.sva                                                           
                                                                                                                        butterFly#23:f1.sva                                                           
                                                                                                                        butterFly#3:f1.sva                                                            
                                                                                                                        butterFly#4:f1.sva                                                            
                                                                                                                        butterFly#7:f1.sva                                                            
    butterFly#10:tw_h:asn.itm                                                             32         Y           Y      butterFly#10:tw_h:asn.itm                                                     
                                                                                                                        butterFly#12:tw_h:asn.itm                                                     
                                                                                                                        butterFly#16:tw_h:asn.itm                                                     
                                                                                                                        butterFly#1:tw_h:asn.itm                                                      
                                                                                                                        butterFly#20:tw_h:asn.itm                                                     
                                                                                                                        butterFly#4:tw_h:asn.itm                                                      
    butterFly#12:tw:asn.itm                                                               32         Y           Y      butterFly#12:tw:asn.itm                                                       
                                                                                                                        butterFly#20:tw:asn.itm                                                       
                                                                                                                        butterFly#4:tw:asn.itm                                                        
                                                                                                                        butterFly#10:tw:asn.itm                                                       
                                                                                                                        butterFly#14:tw:asn.itm                                                       
                                                                                                                        butterFly#16:tw:asn.itm                                                       
                                                                                                                        butterFly#1:tw:asn.itm                                                        
                                                                                                                        butterFly#8:tw:asn.itm                                                        
                                                                                                                        butterFly#18:tw:asn.itm                                                       
                                                                                                                        butterFly#22:tw:asn.itm                                                       
                                                                                                                        butterFly#3:tw:asn.itm                                                        
                                                                                                                        butterFly#6:tw:asn.itm                                                        
                                                                                                                        modulo_add#10:mux.itm                                                         
                                                                                                                        modulo_add#13:mux.itm                                                         
                                                                                                                        modulo_add#14:mux.itm                                                         
                                                                                                                        modulo_add#17:mux.itm                                                         
                                                                                                                        modulo_add#18:mux.itm                                                         
                                                                                                                        modulo_add#1:mux.itm                                                          
                                                                                                                        modulo_add#21:mux.itm                                                         
                                                                                                                        modulo_add#22:mux.itm                                                         
                                                                                                                        modulo_add#2:mux.itm                                                          
                                                                                                                        modulo_add#5:mux.itm                                                          
                                                                                                                        modulo_add#6:mux.itm                                                          
                                                                                                                        modulo_add#9:mux.itm                                                          
    butterFly#13:f1.sva                                                                   32         Y           Y      butterFly#13:f1.sva                                                           
                                                                                                                        butterFly#17:f1.sva                                                           
                                                                                                                        butterFly#21:f1.sva                                                           
                                                                                                                        butterFly#2:f1.sva                                                            
                                                                                                                        butterFly#5:f1.sva                                                            
                                                                                                                        butterFly#8:f1.sva                                                            
                                                                                                                        mult#11:z_:mul.itm                                                            
                                                                                                                        mult#17:z_:mul.itm                                                            
                                                                                                                        mult#21:z_:mul.itm                                                            
                                                                                                                        mult#25:z_:mul.itm                                                            
                                                                                                                        mult#3:z_:mul.itm                                                             
                                                                                                                        mult#7:z_:mul.itm                                                             
    butterFly#13:tw:asn.itm                                                               32         Y           Y      butterFly#13:tw:asn.itm                                                       
                                                                                                                        butterFly#21:tw:asn.itm                                                       
                                                                                                                        butterFly#5:tw:asn.itm                                                        
                                                                                                                        butterFly#11:tw:asn.itm                                                       
                                                                                                                        butterFly#15:tw:asn.itm                                                       
                                                                                                                        butterFly#17:tw:asn.itm                                                       
                                                                                                                        butterFly#9:tw:asn.itm                                                        
                                                                                                                        butterFly:tw:asn.itm                                                          
                                                                                                                        butterFly#19:tw:asn.itm                                                       
                                                                                                                        butterFly#23:tw:asn.itm                                                       
                                                                                                                        butterFly#2:tw:asn.itm                                                        
                                                                                                                        butterFly#7:tw:asn.itm                                                        
                                                                                                                        operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm          
    butterFly#13:tw_h:asn.itm                                                             32         Y           Y      butterFly#13:tw_h:asn.itm                                                     
                                                                                                                        butterFly#17:tw_h:asn.itm                                                     
                                                                                                                        butterFly#21:tw_h:asn.itm                                                     
                                                                                                                        butterFly#2:tw_h:asn.itm                                                      
                                                                                                                        butterFly#5:tw_h:asn.itm                                                      
                                                                                                                        butterFly#8:tw_h:asn.itm                                                      
    butterFly#14:f1.sva                                                                   32         Y           Y      butterFly#14:f1.sva                                                           
                                                                                                                        butterFly#18:f1.sva                                                           
                                                                                                                        butterFly#22:f1.sva                                                           
                                                                                                                        butterFly#6:f1.sva                                                            
                                                                                                                        butterFly#9:f1.sva                                                            
                                                                                                                        butterFly:f1.sva                                                              
    butterFly#14:tw_h:asn.itm                                                             32         Y           Y      butterFly#14:tw_h:asn.itm                                                     
                                                                                                                        butterFly#18:tw_h:asn.itm                                                     
                                                                                                                        butterFly#22:tw_h:asn.itm                                                     
                                                                                                                        butterFly#6:tw_h:asn.itm                                                      
                                                                                                                        butterFly#9:tw_h:asn.itm                                                      
                                                                                                                        butterFly:tw_h:asn.itm                                                        
    m.sva                                                                                 32         Y           Y      m.sva                                                                         
    mult#10:z:mul.itm                                                                     32         Y           Y      mult#10:z:mul.itm                                                             
                                                                                                                        mult#12:z:mul.itm                                                             
                                                                                                                        mult#13:z:mul.itm                                                             
                                                                                                                        mult#14:z:mul.itm                                                             
                                                                                                                        mult#18:z:mul.itm                                                             
                                                                                                                        mult#1:z:mul.itm                                                              
                                                                                                                        mult#22:z:mul.itm                                                             
                                                                                                                        mult#4:z:mul.itm                                                              
    mult#15:z:mul.itm                                                                     32         Y           Y      mult#15:z:mul.itm                                                             
                                                                                                                        mult#19:z:mul.itm                                                             
                                                                                                                        mult#23:z:mul.itm                                                             
                                                                                                                        mult#2:z:mul.itm                                                              
                                                                                                                        mult#5:z:mul.itm                                                              
                                                                                                                        mult#8:z:mul.itm                                                              
    mult#16:z:mul.itm                                                                     32         Y           Y      mult#16:z:mul.itm                                                             
                                                                                                                        mult#20:z:mul.itm                                                             
                                                                                                                        mult#24:z:mul.itm                                                             
                                                                                                                        mult#6:z:mul.itm                                                              
                                                                                                                        mult#9:z:mul.itm                                                              
                                                                                                                        mult:z:mul.itm                                                                
    mult:x#10.sva                                                                         32         Y           Y      mult:x#10.sva                                                                 
                                                                                                                        mult:x#11.sva                                                                 
                                                                                                                        mult:x#12.sva                                                                 
                                                                                                                        mult:x#14.sva                                                                 
                                                                                                                        mult:x#15.sva                                                                 
                                                                                                                        mult:x.sva                                                                    
                                                                                                                        mult:x#1.sva                                                                  
    mult:x#16.sva                                                                         32         Y           Y      mult:x#16.sva                                                                 
                                                                                                                        mult:x#17.sva                                                                 
                                                                                                                        mult:x#18.sva                                                                 
                                                                                                                        mult:x#19.sva                                                                 
                                                                                                                        mult:x#24.sva                                                                 
                                                                                                                        mult:x#25.sva                                                                 
                                                                                                                        mult:x#3.sva                                                                  
                                                                                                                        mult:x#4.sva                                                                  
                                                                                                                        mult:x#5.sva                                                                  
    mult:x#2.sva                                                                          32         Y           Y      mult:x#2.sva                                                                  
                                                                                                                        mult:x#20.sva                                                                 
                                                                                                                        mult:x#21.sva                                                                 
                                                                                                                        mult:x#22.sva                                                                 
                                                                                                                        mult:x#23.sva                                                                 
                                                                                                                        mult:x#6.sva                                                                  
                                                                                                                        mult:x#7.sva                                                                  
                                                                                                                        mult:x#8.sva                                                                  
                                                                                                                        mult:x#9.sva                                                                  
    operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm         32         Y           Y      operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#12:operator>><96,false>#12:slc(mult#12:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#13:operator>><96,false>#13:slc(mult#13:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm 
                                                                                                                        operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm    
                                                                                                                        operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm    
    twiddle:rsci.s_din.bfwt                                                               32         Y           Y      twiddle:rsci.s_din.bfwt                                                       
    twiddle_h:rsci.s_din.bfwt                                                             32         Y           Y      twiddle_h:rsci.s_din.bfwt                                                     
    x:rsci.s_din.bfwt                                                                     32         Y           Y      x:rsci.s_din.bfwt                                                             
    x:rsci.s_dout.core                                                                    32         Y                  x:rsci.s_dout.core                                                            
    reg(modulo_sub#10:mux).ftd#1                                                          31         Y           Y      reg(modulo_sub#10:mux).ftd#1                                                  
    S1_OUTER_LOOP:for:p.sva#1                                                             20         Y           Y      S1_OUTER_LOOP:for:p.sva#1                                                     
                                                                                                                        S34_OUTER_LOOP:for:k.sva#1                                                    
                                                                                                                        S6_OUTER_LOOP:for:p.sva#1                                                     
                                                                                                                        S1_OUTER_LOOP:for:p.sva(19:5)                                                 
                                                                                                                        S34_OUTER_LOOP:for:k.sva(19:5)                                                
                                                                                                                        S6_OUTER_LOOP:for:p.sva(19:5)                                                 
    S34_OUTER_LOOP:for:tf.sva                                                             20         Y                  S34_OUTER_LOOP:for:tf.sva                                                     
    S34_OUTER_LOOP:for:tf_h.sva                                                           20         Y           Y      S34_OUTER_LOOP:for:tf_h.sva                                                   
    tw:rsci.s_din.bfwt(19:0)                                                              20         Y           Y      tw:rsci.s_din.bfwt(19:0)                                                      
    tw_h:rsci.s_din.bfwt(19:0)                                                            20         Y           Y      tw_h:rsci.s_din.bfwt(19:0)                                                    
    reg(tw:rsci.s_raddr.core).cse                                                         10         Y                  reg(tw:rsci.s_raddr.core).cse                                                 
    revArr:rsci.s_din.bfwt(9:0)                                                           10         Y           Y      revArr:rsci.s_din.bfwt(9:0)                                                   
    S1_OUTER_LOOP:for:acc.cse.sva                                                          5         Y           Y      S1_OUTER_LOOP:for:acc.cse.sva                                                 
                                                                                                                        S2_COPY_LOOP:for:i(5:0).sva(4:0)                                              
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva(4:0)                                            
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva(4:0)                                            
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva(4:0)                                            
                                                                                                                        S34_OUTER_LOOP:for:a:acc#2.cse.sva                                            
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva(4:0)                                              
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva(4:0)                                            
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva(4:0)                                            
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva(4:0)                                            
                                                                                                                        S6_OUTER_LOOP:for:acc.cse.sva                                                 
    S2_COPY_LOOP:for:i(5:0).sva#1(4:0)                                                     5         Y           Y      S2_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S1_OUTER_LOOP:for:p.sva(4:0)                                                  
                                                                                                                        S34_OUTER_LOOP:for:k.sva(4:0)                                                 
                                                                                                                        S6_OUTER_LOOP:for:p.sva(4:0)                                                  
    revArr:rsci.s_raddr.core                                                               5         Y                  revArr:rsci.s_raddr.core                                                      
    x:rsci.s_raddr.core(4:0)                                                               5         Y                  x:rsci.s_raddr.core(4:0)                                                      
    x:rsci.s_raddr.core(9:5)                                                               5         Y                  x:rsci.s_raddr.core(9:5)                                                      
    x:rsci.s_waddr.core(4:0)                                                               5         Y                  x:rsci.s_waddr.core(4:0)                                                      
    x:rsci.s_waddr.core(9:5)                                                               5         Y                  x:rsci.s_waddr.core(9:5)                                                      
    reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2.reg                                                3         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2.reg                                       
    S2_INNER_LOOP1:r(4:2).sva(1:0)                                                         2         Y           Y      S2_INNER_LOOP1:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP1:r(4:2).sva(1:0)                                                
                                                                                                                        S2_INNER_LOOP2:r(4:2).sva(1:0)                                                
                                                                                                                        S2_INNER_LOOP3:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP2:r(4:2).sva(1:0)                                                
                                                                                                                        S5_INNER_LOOP3:r(4:2).sva(1:0)                                                
                                                                                                                        S2_OUTER_LOOP:c(2).sva                                                        
                                                                                                                        S5_OUTER_LOOP:c(2).sva                                                        
    S2_COPY_LOOP:for:i(5:0).sva#1(5)                                                       1         Y           Y      S2_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S2_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S2_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S5_COPY_LOOP:for:i(5:0).sva#1                                                 
                                                                                                                        S5_INNER_LOOP1:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP2:for:p(5:0).sva#1                                               
                                                                                                                        S5_INNER_LOOP3:for:p(5:0).sva#1                                               
                                                                                                                        S1_OUTER_LOOP:for:p.sva(4:0)                                                  
                                                                                                                        S34_OUTER_LOOP:for:k.sva(4:0)                                                 
                                                                                                                        S6_OUTER_LOOP:for:p.sva(4:0)                                                  
    S2_OUTER_LOOP:c(1).sva                                                                 1         Y           Y      S2_OUTER_LOOP:c(1).sva                                                        
                                                                                                                        S5_OUTER_LOOP:c(1).sva                                                        
                                                                                                                        operator<<20,true>#15:slc(operator<<20,true>#15:acc)(14).itm                  
                                                                                                                        operator<<20,true>#1:slc(operator<<20,true>#1:acc)(14).itm                    
                                                                                                                        operator<<20,true>#8:slc(operator<<20,true>#8:acc)(14).itm                    
    butterFly#12:tw:and.cse(3:2).sva(0)                                                    1         Y           Y      butterFly#12:tw:and.cse(3:2).sva                                              
                                                                                                                        butterFly:tw:and.cse(3:2).sva                                                 
                                                                                                                        butterFly#16:tw:and.cse(2).sva                                                
                                                                                                                        butterFly#4:tw:and.cse(2).sva                                                 
    butterFly#12:tw:and.cse(3:2).sva(1)                                                    1         Y           Y      butterFly#12:tw:and.cse(3:2).sva                                              
                                                                                                                        butterFly:tw:and.cse(3:2).sva                                                 
                                                                                                                        butterFly#16:tw:and.cse(2).sva                                                
                                                                                                                        butterFly#4:tw:and.cse(2).sva                                                 
    core.wten                                                                              1                            core.wten                                                                     
    reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1.reg                                                1         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1.reg                                       
    reg(S2_COPY_LOOP:p(5:0).sva(4:0)).reg                                                  1         Y           Y      reg(S2_COPY_LOOP:p(5:0).sva(4:0)).reg                                         
    reg(modulo_sub#10:mux).ftd                                                             1         Y           Y      reg(modulo_sub#10:mux).ftd                                                    
    reg(revArr:rsci.oswt).cse                                                              1         Y                  reg(revArr:rsci.oswt).cse                                                     
    reg(tw:rsci.oswt).cse                                                                  1         Y                  reg(tw:rsci.oswt).cse                                                         
    reg(twiddle:rsci.oswt).cse                                                             1         Y                  reg(twiddle:rsci.oswt).cse                                                    
    reg(twiddle:rsci.s_raddr.core(0)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(0)).cse                                         
    reg(twiddle:rsci.s_raddr.core(1)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(1)).cse                                         
    reg(twiddle:rsci.s_raddr.core(2)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(2)).cse                                         
    reg(twiddle:rsci.s_raddr.core(3)).cse                                                  1         Y                  reg(twiddle:rsci.s_raddr.core(3)).cse                                         
    reg(x:rsc.triosy:obj.iswt0).cse                                                        1         Y                  reg(x:rsc.triosy:obj.iswt0).cse                                               
    reg(x:rsci.oswt#1).cse                                                                 1         Y                  reg(x:rsci.oswt#1).cse                                                        
    reg(x:rsci.oswt).cse                                                                   1         Y                  reg(x:rsci.oswt).cse                                                          
    reg(xx:rsc.@.cgo).cse                                                                  1         Y                  reg(xx:rsc.@.cgo).cse                                                         
    reg(yy:rsc.@.cgo).cse                                                                  1         Y                  reg(yy:rsc.@.cgo).cse                                                         
    revArr:rsci.bcwt                                                                       1                            revArr:rsci.bcwt                                                              
    tw:rsci.bcwt                                                                           1                            tw:rsci.bcwt                                                                  
    tw_h:rsci.bcwt                                                                         1                            tw_h:rsci.bcwt                                                                
    twiddle:rsci.bcwt                                                                      1                            twiddle:rsci.bcwt                                                             
    twiddle_h:rsci.bcwt                                                                    1                            twiddle_h:rsci.bcwt                                                           
    x:rsci.bcwt                                                                            1                            x:rsci.bcwt                                                                   
    x:rsci.bcwt#1                                                                          1                            x:rsci.bcwt#1                                                                 
                                                                                                                                                                                                      
    Total:                                                                               858            850         751 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.88)                         
    
  Timing Report
    Critical Path
      Max Delay:  21.49019
      Slack:      31.139810000000004
      
      Path                                                                                                      Startpoint                            Endpoint           Delay   Slack   
      --------------------------------------------------------------------------------------------------------- ------------------------------------- ------------------ ------- -------
      1                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/xx:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#19                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#19.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#123                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#123.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#95                                                                                      mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#95.itm                                                                                                                                           0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#14                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#14.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h                                                                     mgc_mux1hot_32_7                                         1.5200  20.9902 
        hybrid:core/xx:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/xx:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:slc(d_d)(31-0)                                                           0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:asn(d)                                                                   0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/xx:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/xx:rsc.comp                                                                                      BLOCK_1R1W_RBW_8_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      2                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/yy:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#23                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#23.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#266                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#266.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#187                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#187.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#13                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#13.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h#1                                                                   mgc_mux1hot_32_6                                         1.5200  20.9902 
        hybrid:core/yy:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/yy:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:slc(d_d)(31-0)                                                          0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:asn(d)                                                                  0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/yy:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/yy:rsc.comp                                                                                      BLOCK_1R1W_RBW_9_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      3                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/xx:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#2                                                                                                                    0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#2.itm                                                                                                                0.0000  18.3502 
        hybrid:core/not#154                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#154.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#142                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#142.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#14                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#14.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h                                                                     mgc_mux1hot_32_7                                         1.5200  20.9902 
        hybrid:core/xx:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/xx:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:slc(d_d)(31-0)                                                           0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:asn(d)                                                                   0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/xx:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/xx:rsc.comp                                                                                      BLOCK_1R1W_RBW_8_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      4                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/yy:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#15                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#15.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#291                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#291.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#203                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#203.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#13                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#13.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h#1                                                                   mgc_mux1hot_32_6                                         1.5200  20.9902 
        hybrid:core/yy:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/yy:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:slc(d_d)(31-0)                                                          0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:asn(d)                                                                  0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/yy:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/yy:rsc.comp                                                                                      BLOCK_1R1W_RBW_9_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      5                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/yy:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#7                                                                                                                    0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#7.itm                                                                                                                0.0000  18.3502 
        hybrid:core/not#293                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#293.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#217                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#217.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#13                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#13.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h#1                                                                   mgc_mux1hot_32_6                                         1.5200  20.9902 
        hybrid:core/yy:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/yy:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:slc(d_d)(31-0)                                                          0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:asn(d)                                                                  0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/yy:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/yy:rsc.comp                                                                                      BLOCK_1R1W_RBW_9_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      6                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/xx:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#3                                                                                                                    0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#3.itm                                                                                                                0.0000  18.3502 
        hybrid:core/not#153                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#153.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#136                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#136.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#14                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#14.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h                                                                     mgc_mux1hot_32_7                                         1.5200  20.9902 
        hybrid:core/xx:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/xx:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:slc(d_d)(31-0)                                                           0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:asn(d)                                                                   0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/xx:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/xx:rsc.comp                                                                                      BLOCK_1R1W_RBW_8_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      7                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/xx:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#18                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#18.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#139                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#139.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#102                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#102.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#14                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#14.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h                                                                     mgc_mux1hot_32_7                                         1.5200  20.9902 
        hybrid:core/xx:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/xx:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:slc(d_d)(31-0)                                                           0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:asn(d)                                                                   0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/xx:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/xx:rsc.comp                                                                                      BLOCK_1R1W_RBW_8_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      8                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/yy:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#22                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#22.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#282                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#282.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#195                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#195.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#13                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#13.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h#1                                                                   mgc_mux1hot_32_6                                         1.5200  20.9902 
        hybrid:core/yy:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/yy:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:slc(d_d)(31-0)                                                          0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:asn(d)                                                                  0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/yy:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/yy:rsc.comp                                                                                      BLOCK_1R1W_RBW_9_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      9                                                                                                         hybrid:core/hybrid:core_core:fsm:inst hybrid/yy:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#6                                                                                                                    0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#6.itm                                                                                                                0.0000  18.3502 
        hybrid:core/not#294                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#294.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#223                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#223.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#13                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#13.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h#1                                                                   mgc_mux1hot_32_6                                         1.5200  20.9902 
        hybrid:core/yy:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/yy:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:slc(d_d)(31-0)                                                          0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/S1_OUTER_LOOP:for:asn(d)                                                                  0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(9,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/yy:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/yy:rsc.comp                                                                                      BLOCK_1R1W_RBW_9_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      10                                                                                                        hybrid:core/hybrid:core_core:fsm:inst hybrid/xx:rsc.comp 21.4902 31.1398 
                                                                                                                                                                                         
        Instance                                                                                                Component                                                Delta   Delay   
        --------                                                                                                ---------                                                -----   -----   
        hybrid:core/hybrid:core_core:fsm:inst                                                                   hybrid:core_core:fsm                                     0.0000  0.0000  
        hybrid:core/fsm_output                                                                                                                                           0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213                                                                                                                               0.0000  0.0000  
        hybrid:core/slc(fsm_output)(3)#213.itm                                                                                                                           0.0000  0.0000  
        hybrid:core/nor#164                                                                                     mgc_nor_1_2                                              0.5600  0.5600  
        hybrid:core/and.dcpl#90                                                                                                                                          0.0000  0.5600  
        hybrid:core/nor#236                                                                                     mgc_nor_1_2                                              0.5600  1.1200  
        hybrid:core/nor#236.itm                                                                                                                                          0.0000  1.1200  
        hybrid:core/mux#421                                                                                     mgc_mux_1_1_2                                            0.0900  1.2100  
        hybrid:core/mux#421.itm                                                                                                                                          0.0000  1.2100  
        hybrid:core/mux#422                                                                                     mgc_mux_1_1_2                                            0.0900  1.3000  
        hybrid:core/mux#422.itm                                                                                                                                          0.0000  1.3000  
        hybrid:core/mux#423                                                                                     mgc_mux_1_1_2                                            0.0900  1.3900  
        hybrid:core/mux#423.itm                                                                                                                                          0.0000  1.3900  
        hybrid:core/mux#424                                                                                     mgc_mux_1_1_2                                            0.0900  1.4800  
        hybrid:core/mux#424.itm                                                                                                                                          0.0000  1.4800  
        hybrid:core/nor#267                                                                                     mgc_nor_1_2                                              0.5600  2.0400  
        hybrid:core/and.dcpl#622                                                                                                                                         0.0000  2.0400  
        hybrid:core/mult#3:t:or#11                                                                              mgc_or_1_2                                               0.5600  2.6000  
        hybrid:core/mult#3:t:or#11.itm                                                                                                                                   0.0000  2.6000  
        hybrid:core/mult#3:t:mux1h#1                                                                            mgc_mux1hot_32_9                                         1.5200  4.1200  
        hybrid:core/mult#3:t:mux1h#1.itm                                                                                                                                 0.0000  4.1200  
        hybrid:core/mult#10:z:mul:rg                                                                            mgc_mul_32_0_32_0_52                                     6.7702  10.8902 
        hybrid:core/z.out#1                                                                                                                                              0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20                                                                                                                       0.0000  10.8902 
        hybrid:core/mult#3:t:slc(z.out#1)(31-0)#20.itm                                                                                                                   0.0000  10.8902 
        hybrid:core/mult#3:res:mux1h                                                                            mgc_mux1hot_32_4                                         1.5200  12.4102 
        hybrid:core/mult#3:res:mux1h.itm                                                                                                                                 0.0000  12.4102 
        hybrid:core/mult#11:res:acc:rg                                                                          mgc_addc_32_0_32_0_32                                    1.4550  13.8652 
        hybrid:core/z.out#9                                                                                                                                              0.0000  13.8652 
        hybrid:core/mult#3:if:conc                                                                                                                                       0.0000  13.8652 
        hybrid:core/mult#3:if:conc.itm                                                                                                                                   0.0000  13.8652 
        hybrid:core/mult#11:if:acc#1:rg                                                                         mgc_addc_33_0_32_0_33                                    1.4700  15.3352 
        hybrid:core/z.out#11                                                                                                                                             0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32)                                                                                                                          0.0000  15.3352 
        hybrid:core/mult#3:if:slc(z.out#11)(32).itm                                                                                                                      0.0000  15.3352 
        hybrid:core/mult#3:res:mux                                                                              mgc_mux_32_1_2                                           0.0900  15.4252 
        hybrid:core/mult#3:res:mux.cse                                                                                                                                   0.0000  15.4252 
        hybrid:core/butterFly#10:acc#1:rg                                                                       mgc_addc_32_0_32_0_32                                    1.4550  16.8802 
        hybrid:core/z.out#7                                                                                                                                              0.0000  16.8802 
        hybrid:core/butterFly#22:not                                                                            mgc_not_32                                               0.0000  16.8802 
        hybrid:core/butterFly#22:not.itm                                                                                                                                 0.0000  16.8802 
        hybrid:core/modulo_add#10:acc#1:rg                                                                      mgc_addc_33_0_32_0_33                                    1.4700  18.3502 
        hybrid:core/z.out#12                                                                                                                                             0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#10                                                                                                                   0.0000  18.3502 
        hybrid:core/modulo_add#22:slc(z.out#12)(32)#10.itm                                                                                                               0.0000  18.3502 
        hybrid:core/not#152                                                                                     mgc_not_1                                                0.0000  18.3502 
        hybrid:core/not#152.itm                                                                                                                                          0.0000  18.3502 
        hybrid:core/and#128                                                                                     mgc_and_1_4                                              0.5600  18.9102 
        hybrid:core/and#128.itm                                                                                                                                          0.0000  18.9102 
        hybrid:core/S1_OUTER_LOOP:for:or#14                                                                     mgc_or_1_6                                               0.5600  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:or#14.itm                                                                                                                          0.0000  19.4702 
        hybrid:core/S1_OUTER_LOOP:for:mux1h                                                                     mgc_mux1hot_32_7                                         1.5200  20.9902 
        hybrid:core/xx:rsci.d_d                                                                                                                                          0.0000  20.9902 
        hybrid/xx:rsci.d_d                                                                                                                                               0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d_d                                                                                       0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:slc(d_d)(31-0)                                                           0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/S2_COPY_LOOP:for:asn(d)                                                                   0.0000  20.9902 
        hybrid:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(8,10,32,1024,1024,32,1)gen/d                                                                                         0.0000  20.9902 
        hybrid/xx:rsc.d                                                                                                                                                  0.0000  20.9902 
        hybrid/xx:rsc.comp                                                                                      BLOCK_1R1W_RBW_8_10_32_1024_1024_32_1                    0.0000  21.4902 
                                                                                                                                                                                         
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 52.63
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                   Port                                                                            Slack (Delay) Messages 
      ------------------------------------------------------------------------------------------ ----------------------------------------------------------------------------- ------- ------- --------
      hybrid:core/reg(m)                                                                         m:rsci.idat                                                                   52.6300  0.0000          
      hybrid:core/reg(x:rsci.oswt)                                                               and#33.itm                                                                    50.9500  1.6800          
      hybrid:core/reg(x:rsci.oswt#1)                                                             and#37.itm                                                                    50.9500  1.6800          
      hybrid:core/reg(x:rsci.s_raddr.core(4:0))                                                  S2_COPY_LOOP:p:mux.itm                                                        50.8600  1.7700          
      hybrid:core/reg(x:rsci.s_raddr.core(9:5))                                                  S1_OUTER_LOOP:for:p:mux#1.itm                                                 50.8600  1.7700          
      hybrid:core/reg(x:rsci.s_waddr.core(4:0))                                                  S1_OUTER_LOOP:for:p:mux#2.itm                                                 50.8600  1.7700          
      hybrid:core/reg(x:rsci.s_waddr.core(9:5))                                                  S1_OUTER_LOOP:for:mux#2.itm                                                   50.8600  1.7700          
      hybrid:core/reg(x:rsci.s_dout.core)                                                        xx:rsci.q_d                                                                   33.6398 18.9902          
      hybrid:core/reg(twiddle:rsci.oswt)                                                         nor#156.itm                                                                   50.6800  1.9500          
      hybrid:core/reg(twiddle:rsci.s_raddr.core(1))                                              butterFly:tw_h:or.itm                                                         50.9500  1.6800          
      hybrid:core/reg(twiddle:rsci.s_raddr.core(2))                                              butterFly:tw_h:mux1h#1.itm                                                    48.8700  3.7600          
      hybrid:core/reg(twiddle:rsci.s_raddr.core(0))                                              butterFly:tw_h:or#1.itm                                                       50.7700  1.8600          
      hybrid:core/reg(twiddle:rsci.s_raddr.core(3))                                              butterFly:tw_h:mux1h#3.itm                                                    49.4300  3.2000          
      hybrid:core/reg(revArr:rsci.oswt)                                                          and#80.itm                                                                    50.9500  1.6800          
      hybrid:core/reg(revArr:rsci.s_raddr.core)                                                  S1_OUTER_LOOP:for:acc.cse.sva                                                 49.8900  2.7400          
      hybrid:core/reg(tw:rsci.oswt)                                                              and.dcpl#85                                                                   48.8700  3.7600          
      hybrid:core/reg(tw:rsci.s_raddr.core)                                                      S34_OUTER_LOOP:for:tf:slc(z.out)(9-0).itm                                     44.7598  7.8702          
      hybrid:core/reg(xx:rsc.@.cgo)                                                              mux#72.rmff                                                                   50.5000  2.1300          
      hybrid:core/reg(yy:rsc.@.cgo)                                                              nor#143.rmff                                                                  50.5000  2.1300          
      hybrid:core/reg(x:rsc.triosy:obj.iswt0)                                                    and#248.itm                                                                   48.6000  4.0300          
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))                                              S2_COPY_LOOP:p:and.itm                                                        47.9500  4.6800          
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))#1                                            S2_COPY_LOOP:p:and#2.itm                                                      47.9500  4.6800          
      hybrid:core/reg(S2_COPY_LOOP:p(5:0).sva(4:0))#2                                            S2_COPY_LOOP:p:and#3.itm                                                      47.9500  4.6800          
      hybrid:core/reg(S2_COPY_LOOP:for:i(5:0))                                                   slc(S2_COPY_LOOP:for:i:S2_COPY_LOOP:for:i:mux.rgt)(5).itm                     48.4200  4.2100          
      hybrid:core/reg(S2_COPY_LOOP:for:i(5:0))#1                                                 slc(S2_COPY_LOOP:for:i:S2_COPY_LOOP:for:i:mux.rgt)(4-0).itm                   48.4200  4.2100          
      hybrid:core/reg(S1_OUTER_LOOP:for:p)                                                       S1_OUTER_LOOP:for:p:S1_OUTER_LOOP:for:p:mux.itm                               49.4050  3.2250          
      hybrid:core/reg(S1_OUTER_LOOP:for:acc)                                                     S1_OUTER_LOOP:for:asn(S1_OUTER_LOOP:for:acc.cse.sva:S1_OUTER_LOOP:for:and.itm 48.0400  4.5900          
      hybrid:core/reg(S2_OUTER_LOOP:c(1))                                                        operator<<20,true>#1:operator<<20,true>#1:and.itm                             47.6450  4.9850          
      hybrid:core/reg(S2_INNER_LOOP1:r(4:2).sva(1:0))                                            S2_INNER_LOOP1:r:S2_INNER_LOOP1:r:and.itm                                     47.7250  4.9050          
      hybrid:core/reg(butterFly#12:tw:and.cse(3:2))                                              slc(butterFly:tw:butterFly:tw:mux.rgt)(1).itm                                 51.4200  1.2100          
      hybrid:core/reg(butterFly#12:tw:and.cse(3:2))#1                                            slc(butterFly:tw:butterFly:tw:mux.rgt)(0).itm                                 51.4200  1.2100          
      hybrid:core/reg(mult:x#16)                                                                 S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux.itm                                     50.0300  2.6000          
      hybrid:core/reg(butterFly#12:tw:asn)                                                       butterFly:tw:mux1h#1.itm                                                      32.0398 20.5902          
      hybrid:core/reg(operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20)) mult#3:t:slc(z.out#1)(51-20).itm                                              41.7398 10.8902          
      hybrid:core/reg(butterFly#13:tw:asn)                                                       butterFly:tw:butterFly:tw:mux#1.itm                                           41.6498 10.9802          
      hybrid:core/reg(butterFly#13:tw_h:asn)                                                     twiddle_h:rsci.s_din.mxwt                                                     33.1998 19.4302          
      hybrid:core/reg(butterFly#10:f1)                                                           S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux#1.itm                                   50.5900  2.0400          
      hybrid:core/reg(butterFly#13:f1)                                                           mult#3:z_:mux1h.itm                                                           41.1798 11.4502          
      hybrid:core/reg(mult:x#2)                                                                  S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux#2.itm                                   50.6800  1.9500          
      hybrid:core/reg(butterFly#10:tw_h:asn)                                                     twiddle_h:rsci.s_din.mxwt                                                     33.1998 19.4302          
      hybrid:core/reg(butterFly#14:tw_h:asn)                                                     twiddle_h:rsci.s_din.mxwt                                                     33.1998 19.4302          
      hybrid:core/reg(mult#15:z:mul)                                                             mult#3:t:slc(z.out#1)(31-0)#15.itm                                            41.7398 10.8902          
      hybrid:core/reg(mult:x#10)                                                                 S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux#3.itm                                   51.3300  1.3000          
      hybrid:core/reg(mult#10:z:mul)                                                             mult#1:z:mult#1:z:mux.itm                                                     41.6498 10.9802          
      hybrid:core/reg(mult#16:z:mul)                                                             mult#3:t:slc(z.out#1)(31-0)#18.itm                                            41.7398 10.8902          
      hybrid:core/reg(butterFly#14:f1)                                                           S2_COPY_LOOP:for:S2_COPY_LOOP:for:mux#4.itm                                   50.7700  1.8600          
      hybrid:core/reg(S34_OUTER_LOOP:for:tf_h)                                                   tw_h:rsci.s_din.mxwt                                                          33.1998 19.4302          
      hybrid:core/reg(S34_OUTER_LOOP:for:tf)                                                     tw:rsci.s_din.mxwt                                                            45.3998  7.2302          
      hybrid:core/reg(modulo_sub#10:mux)                                                         modulo_sub#3:and.itm                                                          33.5098 19.1202          
      hybrid:core/reg(modulo_sub#10:mux)#1                                                       modulo_sub#3:modulo_sub#3:mux.itm                                             33.9798 18.6502          
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.bcwt)                                        S1_OUTER_LOOP:for:nor.itm                                                     48.3200  4.3100          
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.bcwt#1)                                      S1_OUTER_LOOP:for:nor#3.itm                                                   48.3200  4.3100          
      hybrid:core:x:rsci:x:rsc.@:wait_dp/reg(x:rsci.s_din.bfwt)                                  x:rsci.s_din                                                                  51.5900  1.0400          
      hybrid:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)                      butterFly:tw:nor.itm                                                          48.3200  4.3100          
      hybrid:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)                twiddle:rsci.s_din                                                            51.5900  1.0400          
      hybrid:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)                butterFly:tw_h:nor.itm                                                        48.3200  4.3100          
      hybrid:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt)          twiddle_h:rsci.s_din                                                          51.5900  1.0400          
      hybrid:core:revArr:rsci:revArr:rsc.@:wait_dp/reg(revArr:rsci.bcwt)                         S2_COPY_LOOP:for:nor.itm                                                      48.3200  4.3100          
      hybrid:core:revArr:rsci:revArr:rsc.@:wait_dp/reg(revArr:rsci.s_din.bfwt)                   S2_COPY_LOOP:for:slc(revArr:rsci.s_din)(9-0)#1.itm                            51.6800  0.9500          
      hybrid:core:tw:rsci:tw:rsc.@:wait_dp/reg(tw:rsci.bcwt)                                     S34_OUTER_LOOP:for:tf:nor.itm                                                 48.3200  4.3100          
      hybrid:core:tw:rsci:tw:rsc.@:wait_dp/reg(tw:rsci.s_din.bfwt)                               S34_OUTER_LOOP:for:tf:slc(tw:rsci.s_din)(19-0)#1.itm                          51.6800  0.9500          
      hybrid:core:tw_h:rsci:tw_h:rsc.@:wait_dp/reg(tw_h:rsci.bcwt)                               S34_OUTER_LOOP:for:tf_h:nor.itm                                               48.3200  4.3100          
      hybrid:core:tw_h:rsci:tw_h:rsc.@:wait_dp/reg(tw_h:rsci.s_din.bfwt)                         S34_OUTER_LOOP:for:tf_h:slc(tw_h:rsci.s_din)(19-0)#1.itm                      51.6800  0.9500          
      hybrid:core:staller/reg(core.wten)                                                         not.itm                                                                       49.4400  3.1900          
      hybrid                                                                                     x:rsc.RVALID                                                                  51.6800  0.9500          
      hybrid                                                                                     x:rsc.RUSER                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.RLAST                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.RRESP                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.RDATA                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.RID                                                                     51.6800  0.9500          
      hybrid                                                                                     x:rsc.ARREADY                                                                 51.6800  0.9500          
      hybrid                                                                                     x:rsc.BVALID                                                                  51.6800  0.9500          
      hybrid                                                                                     x:rsc.BUSER                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.BRESP                                                                   51.6800  0.9500          
      hybrid                                                                                     x:rsc.BID                                                                     51.6800  0.9500          
      hybrid                                                                                     x:rsc.WREADY                                                                  51.6800  0.9500          
      hybrid                                                                                     x:rsc.AWREADY                                                                 51.6800  0.9500          
      hybrid                                                                                     x:rsc.triosy.lz                                                               51.6800  0.9500          
      hybrid                                                                                     m:rsc.triosy.lz                                                               51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RVALID                                                            51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RUSER                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RLAST                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RRESP                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RDATA                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.RID                                                               51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.ARREADY                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.BVALID                                                            51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.BUSER                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.BRESP                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.BID                                                               51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.WREADY                                                            51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.AWREADY                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle:rsc.triosy.lz                                                         51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RVALID                                                          51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RUSER                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RLAST                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RRESP                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RDATA                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.RID                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.ARREADY                                                         51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.BVALID                                                          51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.BUSER                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.BRESP                                                           51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.BID                                                             51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.WREADY                                                          51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.AWREADY                                                         51.6800  0.9500          
      hybrid                                                                                     twiddle_h:rsc.triosy.lz                                                       51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RVALID                                                             51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RUSER                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RLAST                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RRESP                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RDATA                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.RID                                                                51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.ARREADY                                                            51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.BVALID                                                             51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.BUSER                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.BRESP                                                              51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.BID                                                                51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.WREADY                                                             51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.AWREADY                                                            51.6800  0.9500          
      hybrid                                                                                     revArr:rsc.triosy.lz                                                          51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RVALID                                                                 51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RUSER                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RLAST                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RRESP                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RDATA                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.RID                                                                    51.6800  0.9500          
      hybrid                                                                                     tw:rsc.ARREADY                                                                51.6800  0.9500          
      hybrid                                                                                     tw:rsc.BVALID                                                                 51.6800  0.9500          
      hybrid                                                                                     tw:rsc.BUSER                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.BRESP                                                                  51.6800  0.9500          
      hybrid                                                                                     tw:rsc.BID                                                                    51.6800  0.9500          
      hybrid                                                                                     tw:rsc.WREADY                                                                 51.6800  0.9500          
      hybrid                                                                                     tw:rsc.AWREADY                                                                51.6800  0.9500          
      hybrid                                                                                     tw:rsc.triosy.lz                                                              51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RVALID                                                               51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RUSER                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RLAST                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RRESP                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RDATA                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.RID                                                                  51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.ARREADY                                                              51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.BVALID                                                               51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.BUSER                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.BRESP                                                                51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.BID                                                                  51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.WREADY                                                               51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.AWREADY                                                              51.6800  0.9500          
      hybrid                                                                                     tw_h:rsc.triosy.lz                                                            51.6800  0.9500          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   6     1 
    -                   5     1 
    -                  33     2 
    -                  32     6 
    -                  20     1 
    -                  15     1 
    and                         
    -                   5     3 
    -                   4     2 
    -                  32     1 
    -                   3     4 
    -                   2     4 
    -                  15     2 
    -                  10     4 
    -                   1   417 
    lshift                      
    -                   4     1 
    mul                         
    -                  52     1 
    -                  32     1 
    mux                         
    -                   6     1 
    -                   5     6 
    -                  32    13 
    -                  31     1 
    -                   3     1 
    -                  20     3 
    -                   2     3 
    -                  10     1 
    -                   1   337 
    mux1h                       
    -                   5     6 
    -                  32     9 
    -                   3     2 
    -                  20     1 
    -                   2     6 
    -                   1     4 
    nand                        
    -                   1    41 
    nor                         
    -                   1   158 
    not                         
    -                  32     7 
    -                   1   564 
    or                          
    -                   3     2 
    -                   2     2 
    -                   1   235 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     6 
    read_sync                   
    -                   0     7 
    reg                         
    -                   5     7 
    -                  32    20 
    -                  31     1 
    -                   3     1 
    -                  20     5 
    -                   2     1 
    -                  10     2 
    -                   1    27 
    write_ram                   
    -                   0     2 
    xnor                        
    -                   1     1 
    xor                         
    -                   1     1 
    
  End of Report
