
==========================================================================
02_timer_unit.gpl1 check_setup
--------------------------------------------------------------------------
1

==========================================================================
02_timer_unit.gpl1 report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
02_timer_unit.gpl1 report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
02_timer_unit.gpl1 report_worst_slack
--------------------------------------------------------------------------
worst slack 2.28

==========================================================================
02_timer_unit.gpl1 report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: s_ref_clk0_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: s_ref_clk1_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ s_ref_clk0_reg/CLK (sg13g2_dfrbp_1)
     1    0.00    0.01    0.18    0.18 v s_ref_clk0_reg/Q (sg13g2_dfrbp_1)
                                         s_ref_clk0 (net)
                  0.01    0.00    0.18 v s_ref_clk1_reg/D (sg13g2_dfrbp_1)
                                  0.18   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ s_ref_clk1_reg/CLK (sg13g2_dfrbp_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
02_timer_unit.gpl1 report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[0] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_1)
     2    0.50    2.03    1.66    1.66 ^ r_valid_o_reg/Q (sg13g2_dfrbp_1)
                                         r_valid_o (net)
                  2.03    0.00    1.66 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.25    0.27    1.92 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.25    0.00    1.92 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    2.02 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    2.02 ^ _2554_/B1 (sg13g2_o21ai_1)
    32    0.09    0.53    0.45    2.47 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.53    0.00    2.47 v _2737_/A (sg13g2_nor2b_1)
     1    0.50    4.04    3.15    5.62 ^ _2737_/Y (sg13g2_nor2b_1)
                                         r_rdata_o[0] (net)
                  4.04    0.00    5.62 ^ r_rdata_o[0] (out)
                                  5.62   data arrival time

                         10.00   10.00   max_delay
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -5.62   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
02_timer_unit.gpl1 report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_valid_o_reg (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: r_rdata_o[0] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00 ^ r_valid_o_reg/CLK (sg13g2_dfrbp_1)
     2    0.50    2.03    1.66    1.66 ^ r_valid_o_reg/Q (sg13g2_dfrbp_1)
                                         r_valid_o (net)
                  2.03    0.00    1.66 ^ _2552_/A (sg13g2_nand3_1)
     1    0.00    0.25    0.27    1.92 v _2552_/Y (sg13g2_nand3_1)
                                         _0727_ (net)
                  0.25    0.00    1.92 v _2553_/B (sg13g2_nor2_1)
     1    0.00    0.08    0.10    2.02 ^ _2553_/Y (sg13g2_nor2_1)
                                         _0728_ (net)
                  0.08    0.00    2.02 ^ _2554_/B1 (sg13g2_o21ai_1)
    32    0.09    0.53    0.45    2.47 v _2554_/Y (sg13g2_o21ai_1)
                                         _0729_ (net)
                  0.53    0.00    2.47 v _2737_/A (sg13g2_nor2b_1)
     1    0.50    4.04    3.15    5.62 ^ _2737_/Y (sg13g2_nor2b_1)
                                         r_rdata_o[0] (net)
                  4.04    0.00    5.62 ^ r_rdata_o[0] (out)
                                  5.62   data arrival time

                         10.00   10.00   max_delay
                         -0.10    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -2.00    7.90   output external delay
                                  7.90   data required time
-----------------------------------------------------------------------------
                                  7.90   data required time
                                 -5.62   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)



==========================================================================
02_timer_unit.gpl1 report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
02_timer_unit.gpl1 max_slew_check_slack
--------------------------------------------------------------------------
-1.529625415802002

==========================================================================
02_timer_unit.gpl1 max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
02_timer_unit.gpl1 max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.6100

==========================================================================
02_timer_unit.gpl1 max_fanout_check_slack
--------------------------------------------------------------------------
-30.0

==========================================================================
02_timer_unit.gpl1 max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
02_timer_unit.gpl1 max_fanout_check_slack_limit
--------------------------------------------------------------------------
-3.7500

==========================================================================
02_timer_unit.gpl1 max_capacitance_check_slack
--------------------------------------------------------------------------
-0.20309999585151672

==========================================================================
02_timer_unit.gpl1 max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
02_timer_unit.gpl1 max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6770

==========================================================================
02_timer_unit.gpl1 max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 34

==========================================================================
02_timer_unit.gpl1 max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 23

==========================================================================
02_timer_unit.gpl1 max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 41

==========================================================================
02_timer_unit.gpl1 setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
02_timer_unit.gpl1 hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
02_timer_unit.gpl1 critical path delay
--------------------------------------------------------------------------
5.6159

==========================================================================
02_timer_unit.gpl1 critical path slack
--------------------------------------------------------------------------
2.2841

==========================================================================
02_timer_unit.gpl1 slack div critical path delay
--------------------------------------------------------------------------
40.672021

==========================================================================
02_timer_unit.gpl1 report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.57e-03   8.82e-05   1.39e-07   1.66e-03  84.9%
Combinational          1.95e-04   1.01e-04   1.71e-07   2.96e-04  15.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.77e-03   1.89e-04   3.10e-07   1.95e-03 100.0%
                          90.3%       9.7%       0.0%

==========================================================================
02_timer_unit.gpl1 report_design_area
--------------------------------------------------------------------------

==========================================================================
02_timer_unit.gpl1 area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              44100.0 um2
Core Area:             39249.1008 um2
Total Area:            27020.0448 um2
Total Active Area:     27020.0448 um2

Core Utilization:      0.6884245562130178
Std Cell Utilization:  0.6884245562130178

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           27020.045       27020.045       0.000           0.000           0.000           1596            1596            0               0               0               27020.045       27020.045       0.000           0.000           0.000           1596            1596            0               0               0               
