$date
	Sun Oct 23 06:21:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#320241
b11101 !
1"
#320242
b11101 &
b11101 %
1$
#320243
0"
#320246
b1011000 &
b1011000 %
#320250
b101100 &
b101100 %
#320254
b10110 &
b10110 %
#320258
b1011 &
b1011 %
#320262
b100010 &
b100010 %
#320266
b10001 &
b10001 %
#320270
b110100 &
b110100 %
#320274
b11010 &
b11010 %
#320278
b1101 &
b1101 %
#320282
b101000 &
b101000 %
#320286
b10100 &
b10100 %
#320290
b1010 &
b1010 %
#320294
b101 &
b101 %
#320298
b10000 &
b10000 %
#320302
b1000 &
b1000 %
#320306
b100 &
b100 %
#320310
b10 &
b10 %
#320314
b1 &
b1 %
1#
#320318
b0 &
0#
b0 %
0$
#1294102
b11010 &
b11010 %
1$
b11010 !
1"
#1294103
0"
#1294106
b1101 &
b1101 %
#1294110
b101000 &
b101000 %
#1294114
b10100 &
b10100 %
#1294118
b1010 &
b1010 %
#1294122
b101 &
b101 %
#1294126
b10000 &
b10000 %
#1294130
b1000 &
b1000 %
#1294134
b100 &
b100 %
#1294138
b10 &
b10 %
#1294142
b1 &
1#
b1 %
#1294146
b0 &
b0 %
0#
0$
#2296753
b10 !
1"
#2296754
b10 &
b10 %
1$
#2296755
0"
#2296758
b1 &
1#
b1 %
#2296762
b0 &
b0 %
0#
0$
#4500012
