#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x120e11a80 .scope module, "Control_Unit" "Control_Unit" 2 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ID_ALU_op";
    .port_info 2 /OUTPUT 1 "ID_Load";
    .port_info 3 /OUTPUT 1 "ID_MEM_WRITE";
    .port_info 4 /OUTPUT 1 "ID_AM";
    .port_info 5 /OUTPUT 1 "STORE_CC";
    .port_info 6 /OUTPUT 1 "ID_BL";
    .port_info 7 /OUTPUT 2 "ID_MEM_SIZE";
    .port_info 8 /OUTPUT 1 "ID_B";
    .port_info 9 /OUTPUT 1 "ID_MEM_ENABLE";
    .port_info 10 /OUTPUT 1 "RF_ENABLE";
v0x120e13030_0 .var "ID_ALU_op", 3 0;
v0x120e26020_0 .var "ID_AM", 0 0;
v0x120e260c0_0 .var "ID_B", 0 0;
v0x120e26150_0 .var "ID_BL", 0 0;
v0x120e261f0_0 .var "ID_Load", 0 0;
v0x120e262d0_0 .var "ID_MEM_ENABLE", 0 0;
v0x120e26370_0 .var "ID_MEM_SIZE", 1 0;
v0x120e26420_0 .var "ID_MEM_WRITE", 0 0;
v0x120e264c0_0 .var "RF_ENABLE", 0 0;
v0x120e265d0_0 .var "STORE_CC", 0 0;
o0x1280401f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120e26660_0 .net "instruction", 31 0, o0x1280401f0;  0 drivers
E_0x120e12700 .event anyedge, v0x120e26660_0;
S_0x120e166c0 .scope module, "pipeline_cpu_tb" "pipeline_cpu_tb" 3 4;
 .timescale -9 -9;
v0x120e29270_0 .net "EX_MEM_instr", 31 0, v0x120e26e50_0;  1 drivers
v0x120e29320_0 .net "ID_EX_instr", 31 0, v0x120e273d0_0;  1 drivers
v0x120e293c0_0 .net "IF_ID_instr", 31 0, v0x120e27c00_0;  1 drivers
v0x120e29450_0 .net "MEM_WB_instr", 31 0, v0x120e287a0_0;  1 drivers
v0x120e29520_0 .net "PC", 31 0, L_0x120e29710;  1 drivers
v0x120e295f0_0 .var "clk", 0 0;
v0x120e29680_0 .var "reset", 0 0;
S_0x120e26820 .scope module, "dut" "PipelineCPU" 3 15, 4 4 0, S_0x120e166c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IF_ID_instr";
    .port_info 4 /OUTPUT 32 "ID_EX_instr";
    .port_info 5 /OUTPUT 32 "EX_MEM_instr";
    .port_info 6 /OUTPUT 32 "MEM_WB_instr";
L_0x120e29710 .functor BUFZ 32, v0x120e290b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120e28940_0 .net "EX_MEM_instr", 31 0, v0x120e26e50_0;  alias, 1 drivers
v0x120e28a30_0 .net "ID_EX_instr", 31 0, v0x120e273d0_0;  alias, 1 drivers
v0x120e28b00_0 .net "ID_EX_pc", 31 0, v0x120e27540_0;  1 drivers
v0x120e28b90_0 .net "IF_ID_instr", 31 0, v0x120e27c00_0;  alias, 1 drivers
v0x120e28c60_0 .net "IF_ID_pc", 31 0, v0x120e27d90_0;  1 drivers
v0x120e28d70_0 .net "MEM_WB_instr", 31 0, v0x120e287a0_0;  alias, 1 drivers
v0x120e28e00_0 .net "PC", 31 0, L_0x120e29710;  alias, 1 drivers
v0x120e28e90_0 .net "clk", 0 0, v0x120e295f0_0;  1 drivers
v0x120e28fa0_0 .net "instr", 31 0, v0x120e28300_0;  1 drivers
v0x120e290b0_0 .var "pc_reg", 31 0;
v0x120e29140_0 .net "reset", 0 0, v0x120e29680_0;  1 drivers
L_0x120e29800 .part v0x120e290b0_0, 0, 8;
S_0x120e26ad0 .scope module, "ex_mem" "EX_MEM" 4 61, 5 4 0, S_0x120e26820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /OUTPUT 32 "instr_out";
v0x120e26cf0_0 .net "clk", 0 0, v0x120e295f0_0;  alias, 1 drivers
v0x120e26da0_0 .net "instr_in", 31 0, v0x120e273d0_0;  alias, 1 drivers
v0x120e26e50_0 .var "instr_out", 31 0;
v0x120e26f10_0 .net "reset", 0 0, v0x120e29680_0;  alias, 1 drivers
E_0x120e26c90 .event posedge, v0x120e26f10_0, v0x120e26cf0_0;
S_0x120e27010 .scope module, "id_ex" "ID_EX" 4 51, 6 4 0, S_0x120e26820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "instr_out";
    .port_info 5 /OUTPUT 32 "pc_out";
v0x120e272a0_0 .net "clk", 0 0, v0x120e295f0_0;  alias, 1 drivers
v0x120e27330_0 .net "instr_in", 31 0, v0x120e27c00_0;  alias, 1 drivers
v0x120e273d0_0 .var "instr_out", 31 0;
v0x120e274a0_0 .net "pc_in", 31 0, v0x120e27d90_0;  alias, 1 drivers
v0x120e27540_0 .var "pc_out", 31 0;
v0x120e27630_0 .net "reset", 0 0, v0x120e29680_0;  alias, 1 drivers
S_0x120e27740 .scope module, "if_id" "IF_ID" 4 40, 7 4 0, S_0x120e26820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /OUTPUT 32 "pc_out";
v0x120e27a10_0 .net "clk", 0 0, v0x120e295f0_0;  alias, 1 drivers
L_0x128078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x120e27ae0_0 .net "enable", 0 0, L_0x128078010;  1 drivers
v0x120e27b70_0 .net "instr_in", 31 0, v0x120e28300_0;  alias, 1 drivers
v0x120e27c00_0 .var "instr_out", 31 0;
v0x120e27cb0_0 .net "pc_in", 31 0, v0x120e290b0_0;  1 drivers
v0x120e27d90_0 .var "pc_out", 31 0;
v0x120e27e30_0 .net "reset", 0 0, v0x120e29680_0;  alias, 1 drivers
S_0x120e27fa0 .scope module, "instr_mem" "Instruction_Memory" 4 30, 8 4 0, S_0x120e26820;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0x120e281a0 .array "Mem", 255 0, 31 0;
v0x120e28250_0 .net "address", 7 0, L_0x120e29800;  1 drivers
v0x120e28300_0 .var "instruction", 31 0;
E_0x120e27920 .event anyedge, v0x120e28250_0;
S_0x120e283f0 .scope module, "mem_wb" "MEM_WB" 4 69, 9 4 0, S_0x120e26820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /OUTPUT 32 "instr_out";
v0x120e28650_0 .net "clk", 0 0, v0x120e295f0_0;  alias, 1 drivers
v0x120e286e0_0 .net "instr_in", 31 0, v0x120e26e50_0;  alias, 1 drivers
v0x120e287a0_0 .var "instr_out", 31 0;
v0x120e28850_0 .net "reset", 0 0, v0x120e29680_0;  alias, 1 drivers
    .scope S_0x120e11a80;
T_0 ;
    %wait E_0x120e12700;
    %load/vec4 v0x120e26660_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120e13030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e261f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e265d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120e26370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e260c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e262d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e264c0_0, 0;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x120e13030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e261f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e265d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120e26370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e260c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e262d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e264c0_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120e13030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e261f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e265d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x120e26370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e260c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e262d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e264c0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120e13030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e261f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e26420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e265d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26150_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x120e26370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e260c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e262d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e264c0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x120e13030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e261f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e265d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e26150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120e26370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120e260c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e262d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120e264c0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x120e27fa0;
T_1 ;
    %vpi_call 8 12 "$readmemh", "instructions.hex", v0x120e281a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x120e27fa0;
T_2 ;
    %wait E_0x120e27920;
    %load/vec4 v0x120e28250_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x120e281a0, 4;
    %store/vec4 v0x120e28300_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x120e27740;
T_3 ;
    %wait E_0x120e26c90;
    %load/vec4 v0x120e27e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e27c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e27d90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x120e27ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x120e27b70_0;
    %assign/vec4 v0x120e27c00_0, 0;
    %load/vec4 v0x120e27cb0_0;
    %assign/vec4 v0x120e27d90_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x120e27010;
T_4 ;
    %wait E_0x120e26c90;
    %load/vec4 v0x120e27630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e273d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e27540_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x120e27330_0;
    %assign/vec4 v0x120e273d0_0, 0;
    %load/vec4 v0x120e274a0_0;
    %assign/vec4 v0x120e27540_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120e26ad0;
T_5 ;
    %wait E_0x120e26c90;
    %load/vec4 v0x120e26f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e26e50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x120e26da0_0;
    %assign/vec4 v0x120e26e50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x120e283f0;
T_6 ;
    %wait E_0x120e26c90;
    %load/vec4 v0x120e28850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e287a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x120e286e0_0;
    %assign/vec4 v0x120e287a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x120e26820;
T_7 ;
    %wait E_0x120e26c90;
    %load/vec4 v0x120e29140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120e290b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x120e290b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x120e290b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x120e166c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e295f0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x120e295f0_0;
    %inv;
    %store/vec4 v0x120e295f0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x120e166c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120e29680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120e29680_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 35 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x120e166c0;
T_10 ;
    %vpi_call 3 40 "$monitor", "Time=%0dns | PC=%h | IF/ID Instr=%h | ID/EX Instr=%h | EX/MEM Instr=%h | MEM/WB Instr=%h", $time, v0x120e29520_0, v0x120e293c0_0, v0x120e29320_0, v0x120e29270_0, v0x120e29450_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Control_Unit.v";
    "pipeline_cpu_tb.v";
    "PipelineCPU.v";
    "EX_MEM.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
