// Seed: 3118149302
module module_0;
  final id_1 <= 1;
  always assert (id_1) id_1 = ~-1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri1  id_3,
    output uwire id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wire id_20,
    input wor id_21
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_23;
  id_24(
      .id_0(id_19),
      .id_1({id_14}),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .min(1),
      .id_5(1),
      .id_6(id_14 == 1'h0),
      .id_7(1),
      .id_8(id_10),
      .id_9(id_11),
      .id_10(id_3)
  ); id_25(
      id_3, id_12, id_1, id_11, id_5 + 1
  );
endmodule
