// Seed: 29543373
module module_0;
  wire id_2;
  assign id_1 = id_2;
  assign module_2.type_12 = 0;
  wire id_3;
  supply0 id_4 = 1;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8
);
  wire id_10;
  nor primCall (id_3, id_5, id_6, id_7);
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input tri1 id_10,
    output wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input uwire id_15,
    output tri1 id_16,
    input supply1 id_17
);
  module_0 modCall_1 ();
  wire id_19;
endmodule
