// question 2 and 3 are theoretical based questions




// Code your design here
module ex_3_5_q4;
  
  // a
  wire [7:0] a_in;
  
  //b
  reg [31:0] address;
  
  initial begin
    address = 32'd3;
  end
  //c
  integer count;
  //d
  time snap_shot;
  //e
  integer delays [19:0];
  //f
  reg [63:0] mem [0:255];
  
  //g
  parameter cache_size = 512;
  
endmodule
