#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 13:39:19 2017
# Process ID: 8036
# Current directory: C:/Vivado_projects/geyser-testmem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8080 C:\Vivado_projects\geyser-testmem\geyser-testmem.xpr
# Log file: C:/Vivado_projects/geyser-testmem/vivado.log
# Journal file: C:/Vivado_projects/geyser-testmem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/geyser-testmem/geyser-testmem.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Vivado_projects/source_code/geyser_mem'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 907.332 ; gain = 322.895
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:BusController16:1.0 - BusController16_0
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_0
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1063.281 ; gain = 140.340
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/source_code/Geyser_mem_01 c:/Vivado_projects/Geyser_mem_ver1.1 c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface C:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_mem_ver1.1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:BusController16:1.0'. The one found in IP location 'c:/Vivado_projects/source_code/Geyser_mem_01' will take precedence over the same IP in location c:/Vivado_projects/source_code/Buscon_IP
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/source_code/Geyser_mem_01 c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Geyser_mem_01'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:BusController16:1.0'. The one found in IP location 'c:/Vivado_projects/source_code/Geyser_mem_01' will take precedence over the same IP in location c:/Vivado_projects/source_code/Buscon_IP
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BusController16:1.0 BusController16_1
endgroup
set_property location {1.5 506 346} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_ports Blk] [get_bd_pins BusController16_1/Block]
connect_bd_net [get_bd_ports ByteEnable] [get_bd_pins BusController16_1/ByteEnable]
connect_bd_net [get_bd_ports OutDA] [get_bd_pins BusController16_1/OutDA]
connect_bd_net [get_bd_ports Strobe] [get_bd_pins BusController16_1/Strobe]
connect_bd_net [get_bd_ports Write] [get_bd_pins BusController16_1/Write]
set_property location {3 805 353} [get_bd_cells BusController16_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins BusController16_1/Clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins BusController16_1/CoreClk]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins BusController16_1/Reset_]
delete_bd_objs [get_bd_nets BusController16_0_cache_en]
connect_bd_net [get_bd_ports cache_en] [get_bd_pins BusController16_1/cache_en]
set_property location {3.5 1373 396} [get_bd_cells BusController16_1]
delete_bd_objs [get_bd_nets BusController16_0_tlb_en]
connect_bd_net [get_bd_ports tlb_en] [get_bd_pins BusController16_1/tlb_en]
delete_bd_objs [get_bd_nets BusController16_0_bus_err]
connect_bd_net [get_bd_ports bus_err] [get_bd_pins BusController16_1/bus_err]
delete_bd_objs [get_bd_nets BusController16_0_hard_int]
connect_bd_net [get_bd_ports hard_int] [get_bd_pins BusController16_1/hard_int]
delete_bd_objs [get_bd_nets BusController16_0_nmi_n]
connect_bd_net [get_bd_ports nmi_n] [get_bd_pins BusController16_1/nmi_n]
disconnect_bd_net /BusController16_1_InD [get_bd_pins BusController16_0/InD]
disconnect_bd_net /BusController16_1_Ready [get_bd_pins BusController16_0/Ready]
connect_bd_net [get_bd_ports InD] [get_bd_pins BusController16_1/InD]
connect_bd_net [get_bd_ports Ready] [get_bd_pins BusController16_1/Ready]
disconnect_bd_net /BusController16_1_reset_n [get_bd_pins BusController16_0/reset_n]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins BusController16_1/reset_n]
delete_bd_objs [get_bd_nets Bram_Interface_1_RdData]
startgroup
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_1/ram_RdData]
connect_bd_net [get_bd_pins Bram_Interface_1/RdData] [get_bd_pins BusController16_0/ram_RdData]
endgroup
disconnect_bd_net /Bram_Interface_1_RdData [get_bd_pins BusController16_0/ram_RdData]
delete_bd_objs [get_bd_nets Bram_Interface_0_RdData]
startgroup
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_1/rom_RdData]
connect_bd_net [get_bd_pins Bram_Interface_0/RdData] [get_bd_pins BusController16_0/rom_RdData]
endgroup
disconnect_bd_net /Bram_Interface_0_RdData [get_bd_pins BusController16_0/rom_RdData]
delete_bd_objs [get_bd_nets BusController16_0_ram_ByteEnable] [get_bd_nets BusController16_0_ram_WEn] [get_bd_nets BusController16_0_rom_addr] [get_bd_nets BusController16_0_rom_OEn] [get_bd_nets BusController16_0_rom_WEn] [get_bd_nets BusController16_0_ram_addr] [get_bd_nets BusController16_0_ram_OEn] [get_bd_nets BusController16_0_ram_WrData] [get_bd_nets BusController16_0_rom_ByteEnable] [get_bd_nets BusController16_0_rom_WrData] [get_bd_nets BusController16_0_rom_en] [get_bd_nets BusController16_0_ram_en] [get_bd_cells BusController16_0]
set_property location {4.5 1740 444} [get_bd_cells Bram_Interface_0]
connect_bd_net [get_bd_pins Bram_Interface_0/Address] [get_bd_pins BusController16_1/rom_addr]
connect_bd_net [get_bd_pins BusController16_1/rom_ByteEnable] [get_bd_pins Bram_Interface_0/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_0/OEn] [get_bd_pins BusController16_1/rom_OEn]
connect_bd_net [get_bd_pins BusController16_1/rom_WEn] [get_bd_pins Bram_Interface_0/WEn]
connect_bd_net [get_bd_pins Bram_Interface_0/WrData] [get_bd_pins BusController16_1/rom_WrData]
connect_bd_net [get_bd_pins BusController16_1/rom_en] [get_bd_pins Bram_Interface_0/Strobe]
set_property location {5 1695 632} [get_bd_cells Bram_Interface_1]
connect_bd_net [get_bd_pins Bram_Interface_1/Address] [get_bd_pins BusController16_1/ram_addr]
connect_bd_net [get_bd_pins BusController16_1/ram_ByteEnable] [get_bd_pins Bram_Interface_1/ByteEn]
connect_bd_net [get_bd_pins Bram_Interface_1/OEn] [get_bd_pins BusController16_1/ram_OEn]
connect_bd_net [get_bd_pins BusController16_1/ram_WEn] [get_bd_pins Bram_Interface_1/WEn]
connect_bd_net [get_bd_pins Bram_Interface_1/WrData] [get_bd_pins BusController16_1/ram_WrData]
connect_bd_net [get_bd_pins BusController16_1/ram_en] [get_bd_pins Bram_Interface_1/Strobe]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_2
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Bram_Interface:1.0 Bram_Interface_2
endgroup
set_property location {5 1792 258} [get_bd_cells Bram_Interface_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins Bram_Interface_2/Clock]
startgroup
connect_bd_net [get_bd_pins BusController16_1/shared_addr] [get_bd_pins Bram_Interface_2/Address]
endgroup
connect_bd_net [get_bd_pins Bram_Interface_2/ByteEn] [get_bd_pins BusController16_1/shared_ByteEnable]
connect_bd_net [get_bd_pins BusController16_1/shared_OEn] [get_bd_pins Bram_Interface_2/OEn]
connect_bd_net [get_bd_pins Bram_Interface_2/WEn] [get_bd_pins BusController16_1/shared_WEn]
connect_bd_net [get_bd_pins BusController16_1/shared_WrData] [get_bd_pins Bram_Interface_2/WrData]
connect_bd_net [get_bd_pins Bram_Interface_2/Strobe] [get_bd_pins BusController16_1/shared_en]
connect_bd_net [get_bd_pins Bram_Interface_2/dout] [get_bd_pins blk_mem_gen_2/douta]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/bram_addr] [get_bd_pins blk_mem_gen_2/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/clka] [get_bd_pins Bram_Interface_2/clk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/din] [get_bd_pins blk_mem_gen_2/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/en] [get_bd_pins blk_mem_gen_2/ena]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/ena is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_2/wea] [get_bd_pins Bram_Interface_2/we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins Bram_Interface_2/RdData] [get_bd_pins BusController16_1/shared_RdData]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
set_property location {4 1361 762} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property location {5.5 2132 741} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_we_a] [get_bd_pins blk_mem_gen_2/web]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_we_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_2/enb] [get_bd_pins axi_bram_ctrl_0/bram_en_a]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_en_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_wrdata_a] [get_bd_pins blk_mem_gen_2/dinb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_wrdata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_2/doutb] [get_bd_pins axi_bram_ctrl_0/bram_rddata_a]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_rddata_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_clk_a] [get_bd_pins blk_mem_gen_2/clkb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_clk_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP C:/Vivado_projects/ip_disabling_byte_addressing} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ip_disabling_byte_addressing:1.0 ip_disabling_byte_addressing_0
endgroup
set_property location {5 1907 734} [get_bd_cells axi_bram_ctrl_0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins ip_disabling_byte_addressing_0/axi_bram_ctrl_addr]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0/bram_addr_a is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins ip_disabling_byte_addressing_0/my_bram_addr] [get_bd_pins blk_mem_gen_2/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {16384} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells blk_mem_gen_2]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_2]
endgroup
set_property  ip_repo_paths  {c:/Vivado_projects/edti_testmem c:/Vivado_projects/source_code/geyser_mem c:/Vivado_projects/Reset_IP c:/Vivado_projects/Geyser_bram_interface c:/Vivado_projects/source_code/Buscon_IP c:/Vivado_projects/ip_disabling_byte_addressing C:/Vivado_projects/trans_addr_14to11} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:trans_addr_14to11:1.0 trans_addr_14to11_0
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins trans_addr_14to11_0/axi_bram_ctrl_addr]
delete_bd_objs [get_bd_nets ip_disabling_byte_addressing_0_my_bram_addr] [get_bd_cells ip_disabling_byte_addressing_0]
connect_bd_net [get_bd_pins blk_mem_gen_2/addrb] [get_bd_pins trans_addr_14to11_0/my_bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/trans_addr_14to11_0/axi_bram_ctrl_addr'(15) to net 'axi_bram_ctrl_0_bram_addr_a'(13) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_0'...
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_BusController16_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_BusController16_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_blk_mem_gen_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_Bram_Interface_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_trans_addr_14to11_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_trans_addr_14to11_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_trans_addr_14to11_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_14to11_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 22 14:12:00 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 22 14:12:00 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.328 ; gain = 127.023
reset_run synth_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:trans_addr_12to11:1.0 trans_addr_12to11_0
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0/bram_addr_a] [get_bd_pins trans_addr_12to11_0/axi_bram_ctrl_addr]
delete_bd_objs [get_bd_nets trans_addr_14to11_0_my_bram_addr] [get_bd_cells trans_addr_14to11_0]
connect_bd_net [get_bd_pins blk_mem_gen_2/addrb] [get_bd_pins trans_addr_12to11_0/my_bram_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_2/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-1367] The port name 'Block' of cell '/BusController16_1' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.0-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/BusController16_1/UARTRxData

CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_2/web'(1) to net 'axi_bram_ctrl_0_bram_we_a'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BusController16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bram_Interface_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_trans_addr_12to11_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_trans_addr_12to11_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_trans_addr_12to11_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block trans_addr_12to11_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Nov 22 14:16:31 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
[Wed Nov 22 14:16:31 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1532.762 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2147.148 ; gain = 472.703
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-8036-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2168.508 ; gain = 6.613
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2168.508 ; gain = 6.613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 30 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2244.914 ; gain = 665.191
file copy -force C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/design_1_wrapper.sysdef C:/Vivado_projects/geyser-testmem/geyser-testmem.sdk/design_1_wrapper.hdf

open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
