{"vcs1":{"timestamp_begin":1739097285.796188519, "rt":0.23, "ut":0.09, "st":0.11}}
{"vcselab":{"timestamp_begin":1739097286.108858225, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739097286.420913616, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739097285.567420682}
{"VCS_COMP_START_TIME": 1739097285.567420682}
{"VCS_COMP_END_TIME": 1739097286.635852932}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265328}}
{"vcselab": {"peak_mem": 150356}}
