LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Mux2to1 IS 
   PORT (x,y,s : IN  std_logic;
         m     : OUT std_logic );
END Mux2to1;

ARCHITECTURE Dataflow OF Mux2to1 IS
BEGIN
	m <= (NOT (s) AND x) OR (s AND y);
END Dataflow;