Loading plugins phase: Elapsed time ==> 1s.084ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.354ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 1s.169ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TareaClase4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 TareaClase4.v -verilog
======================================================================

======================================================================
Compiling:  TareaClase4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 TareaClase4.v -verilog
======================================================================

======================================================================
Compiling:  TareaClase4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 -verilog TareaClase4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Mar 16 16:15:15 2019


======================================================================
Compiling:  TareaClase4.v
Program  :   vpp
Options  :    -yv2 -q10 TareaClase4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Mar 16 16:15:16 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TareaClase4.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TareaClase4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 -verilog TareaClase4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Mar 16 16:15:23 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\codegentemp\TareaClase4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\codegentemp\TareaClase4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  TareaClase4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 -verilog TareaClase4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Mar 16 16:15:29 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\codegentemp\TareaClase4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\codegentemp\TareaClase4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\Row_Divider:PWMUDB:km_run\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_2\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_1\
	\Row_Divider:PWMUDB:ctrl_cmpmode2_0\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_2\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_1\
	\Row_Divider:PWMUDB:ctrl_cmpmode1_0\
	\Row_Divider:PWMUDB:capt_rising\
	\Row_Divider:PWMUDB:capt_falling\
	\Row_Divider:PWMUDB:trig_rise\
	\Row_Divider:PWMUDB:trig_fall\
	\Row_Divider:PWMUDB:sc_kill\
	\Row_Divider:PWMUDB:min_kill\
	\Row_Divider:PWMUDB:km_tc\
	\Row_Divider:PWMUDB:db_tc\
	\Row_Divider:PWMUDB:dith_sel\
	\Row_Divider:PWMUDB:compare2\
	\Row_Divider:Net_101\
	Net_970
	Net_956
	\Row_Divider:PWMUDB:MODULE_1:b_31\
	\Row_Divider:PWMUDB:MODULE_1:b_30\
	\Row_Divider:PWMUDB:MODULE_1:b_29\
	\Row_Divider:PWMUDB:MODULE_1:b_28\
	\Row_Divider:PWMUDB:MODULE_1:b_27\
	\Row_Divider:PWMUDB:MODULE_1:b_26\
	\Row_Divider:PWMUDB:MODULE_1:b_25\
	\Row_Divider:PWMUDB:MODULE_1:b_24\
	\Row_Divider:PWMUDB:MODULE_1:b_23\
	\Row_Divider:PWMUDB:MODULE_1:b_22\
	\Row_Divider:PWMUDB:MODULE_1:b_21\
	\Row_Divider:PWMUDB:MODULE_1:b_20\
	\Row_Divider:PWMUDB:MODULE_1:b_19\
	\Row_Divider:PWMUDB:MODULE_1:b_18\
	\Row_Divider:PWMUDB:MODULE_1:b_17\
	\Row_Divider:PWMUDB:MODULE_1:b_16\
	\Row_Divider:PWMUDB:MODULE_1:b_15\
	\Row_Divider:PWMUDB:MODULE_1:b_14\
	\Row_Divider:PWMUDB:MODULE_1:b_13\
	\Row_Divider:PWMUDB:MODULE_1:b_12\
	\Row_Divider:PWMUDB:MODULE_1:b_11\
	\Row_Divider:PWMUDB:MODULE_1:b_10\
	\Row_Divider:PWMUDB:MODULE_1:b_9\
	\Row_Divider:PWMUDB:MODULE_1:b_8\
	\Row_Divider:PWMUDB:MODULE_1:b_7\
	\Row_Divider:PWMUDB:MODULE_1:b_6\
	\Row_Divider:PWMUDB:MODULE_1:b_5\
	\Row_Divider:PWMUDB:MODULE_1:b_4\
	\Row_Divider:PWMUDB:MODULE_1:b_3\
	\Row_Divider:PWMUDB:MODULE_1:b_2\
	\Row_Divider:PWMUDB:MODULE_1:b_1\
	\Row_Divider:PWMUDB:MODULE_1:b_0\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_31\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_30\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_29\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_28\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_27\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_26\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_25\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:a_24\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_31\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_30\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_29\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_28\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_27\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_26\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_25\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_24\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_23\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_22\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_21\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_20\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_19\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_18\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_17\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_16\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_15\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_14\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_13\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_12\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_11\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_10\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_9\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_8\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_7\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_6\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_5\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_4\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_3\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_2\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_1\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:b_0\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_31\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_30\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_29\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_28\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_27\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_26\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_25\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_24\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_23\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_22\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_21\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_20\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_19\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_18\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_17\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_16\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_15\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_14\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_13\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_12\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_11\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_10\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_9\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_8\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_7\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_6\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_5\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_4\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_3\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_2\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_957
	Net_955
	\Row_Divider:Net_113\
	\Row_Divider:Net_107\
	\Row_Divider:Net_114\
	\Col_Tone:Net_280\
	\Col_Tone:Net_80\
	\Row_Tone:Net_280\
	\Row_Tone:Net_80\
	\UART_1:BUART:reset_sr\
	Net_75
	Net_76
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_70
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	Net_82
	\Col_Divider:PWMUDB:km_run\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_2\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_1\
	\Col_Divider:PWMUDB:ctrl_cmpmode2_0\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_2\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_1\
	\Col_Divider:PWMUDB:ctrl_cmpmode1_0\
	\Col_Divider:PWMUDB:capt_rising\
	\Col_Divider:PWMUDB:capt_falling\
	\Col_Divider:PWMUDB:trig_rise\
	\Col_Divider:PWMUDB:trig_fall\
	\Col_Divider:PWMUDB:sc_kill\
	\Col_Divider:PWMUDB:min_kill\
	\Col_Divider:PWMUDB:km_tc\
	\Col_Divider:PWMUDB:db_tc\
	\Col_Divider:PWMUDB:dith_sel\
	\Col_Divider:PWMUDB:compare2\
	\Col_Divider:Net_101\
	Net_107
	Net_944
	\Col_Divider:PWMUDB:MODULE_7:b_31\
	\Col_Divider:PWMUDB:MODULE_7:b_30\
	\Col_Divider:PWMUDB:MODULE_7:b_29\
	\Col_Divider:PWMUDB:MODULE_7:b_28\
	\Col_Divider:PWMUDB:MODULE_7:b_27\
	\Col_Divider:PWMUDB:MODULE_7:b_26\
	\Col_Divider:PWMUDB:MODULE_7:b_25\
	\Col_Divider:PWMUDB:MODULE_7:b_24\
	\Col_Divider:PWMUDB:MODULE_7:b_23\
	\Col_Divider:PWMUDB:MODULE_7:b_22\
	\Col_Divider:PWMUDB:MODULE_7:b_21\
	\Col_Divider:PWMUDB:MODULE_7:b_20\
	\Col_Divider:PWMUDB:MODULE_7:b_19\
	\Col_Divider:PWMUDB:MODULE_7:b_18\
	\Col_Divider:PWMUDB:MODULE_7:b_17\
	\Col_Divider:PWMUDB:MODULE_7:b_16\
	\Col_Divider:PWMUDB:MODULE_7:b_15\
	\Col_Divider:PWMUDB:MODULE_7:b_14\
	\Col_Divider:PWMUDB:MODULE_7:b_13\
	\Col_Divider:PWMUDB:MODULE_7:b_12\
	\Col_Divider:PWMUDB:MODULE_7:b_11\
	\Col_Divider:PWMUDB:MODULE_7:b_10\
	\Col_Divider:PWMUDB:MODULE_7:b_9\
	\Col_Divider:PWMUDB:MODULE_7:b_8\
	\Col_Divider:PWMUDB:MODULE_7:b_7\
	\Col_Divider:PWMUDB:MODULE_7:b_6\
	\Col_Divider:PWMUDB:MODULE_7:b_5\
	\Col_Divider:PWMUDB:MODULE_7:b_4\
	\Col_Divider:PWMUDB:MODULE_7:b_3\
	\Col_Divider:PWMUDB:MODULE_7:b_2\
	\Col_Divider:PWMUDB:MODULE_7:b_1\
	\Col_Divider:PWMUDB:MODULE_7:b_0\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_31\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_30\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_29\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_28\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_27\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_26\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_25\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:a_24\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_31\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_30\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_29\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_28\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_27\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_26\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_25\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_24\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_23\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_22\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_21\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_20\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_19\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_18\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_17\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_16\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_15\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_14\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_13\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_12\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_11\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_10\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_9\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_8\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_7\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_6\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_5\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_4\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_3\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_2\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_1\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:b_0\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_31\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_30\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_29\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_28\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_27\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_26\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_25\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_24\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_23\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_22\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_21\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_20\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_19\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_18\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_17\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_16\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_15\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_14\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_13\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_12\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_11\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_10\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_9\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_8\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_7\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_6\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_5\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_4\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_3\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_2\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_945
	Net_943
	\Col_Divider:Net_113\
	\Col_Divider:Net_107\
	\Col_Divider:Net_114\

    Synthesized names
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 302 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_113 to zero
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing tmpOE__Vout_1_net_0 to \ADC_DelSig:soc\
Aliasing one to \ADC_DelSig:soc\
Aliasing Net_64 to zero
Aliasing \Row_Divider:PWMUDB:hwCapture\ to zero
Aliasing \Row_Divider:PWMUDB:trig_out\ to \ADC_DelSig:soc\
Aliasing Net_601 to zero
Aliasing \Row_Divider:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Row_Divider:PWMUDB:final_kill\ to \ADC_DelSig:soc\
Aliasing \Row_Divider:PWMUDB:dith_count_1\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Row_Divider:PWMUDB:dith_count_0\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Row_Divider:PWMUDB:status_6\ to zero
Aliasing \Row_Divider:PWMUDB:status_4\ to zero
Aliasing \Row_Divider:PWMUDB:cmp2\ to zero
Aliasing \Row_Divider:PWMUDB:cmp1_status_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Row_Divider:PWMUDB:cmp2_status_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\R\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Row_Divider:PWMUDB:cs_addr_0\ to \Row_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Row_Divider:PWMUDB:pwm1_i\ to zero
Aliasing \Row_Divider:PWMUDB:pwm2_i\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing \Col_Tone:VDAC8:Net_83\ to zero
Aliasing \Col_Tone:VDAC8:Net_81\ to zero
Aliasing \Col_Tone:VDAC8:Net_82\ to zero
Aliasing \Row_Tone:VDAC8:Net_83\ to zero
Aliasing \Row_Tone:VDAC8:Net_81\ to zero
Aliasing \Row_Tone:VDAC8:Net_82\ to zero
Aliasing Net_73 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \ADC_DelSig:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \ADC_DelSig:soc\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \ADC_DelSig:soc\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig:soc\
Aliasing tmpOE__Rx_12_6_net_0 to \ADC_DelSig:soc\
Aliasing tmpOE__Tx_12_7_net_0 to \ADC_DelSig:soc\
Aliasing \Timer:Net_260\ to zero
Aliasing Net_81 to zero
Aliasing \Timer:Net_102\ to \ADC_DelSig:soc\
Aliasing \Col_Divider:PWMUDB:hwCapture\ to zero
Aliasing \Col_Divider:PWMUDB:trig_out\ to \ADC_DelSig:soc\
Aliasing Net_639 to zero
Aliasing \Col_Divider:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Col_Divider:PWMUDB:final_kill\ to \ADC_DelSig:soc\
Aliasing \Col_Divider:PWMUDB:dith_count_1\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Col_Divider:PWMUDB:dith_count_0\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Col_Divider:PWMUDB:status_6\ to zero
Aliasing \Col_Divider:PWMUDB:status_4\ to zero
Aliasing \Col_Divider:PWMUDB:cmp2\ to zero
Aliasing \Col_Divider:PWMUDB:cmp1_status_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Col_Divider:PWMUDB:cmp2_status_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\R\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Col_Divider:PWMUDB:cs_addr_0\ to \Col_Divider:PWMUDB:runmode_enable\\R\
Aliasing \Col_Divider:PWMUDB:pwm1_i\ to zero
Aliasing \Col_Divider:PWMUDB:pwm2_i\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig:soc\
Aliasing \Row_Divider:PWMUDB:min_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \Row_Divider:PWMUDB:prevCapture\\D\ to zero
Aliasing \Row_Divider:PWMUDB:trig_last\\D\ to zero
Aliasing \Row_Divider:PWMUDB:ltch_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \Row_Divider:PWMUDB:prevCompare1\\D\ to \Row_Divider:PWMUDB:pwm_temp\
Aliasing \Row_Divider:PWMUDB:tc_i_reg\\D\ to \Row_Divider:PWMUDB:status_2\
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \Col_Divider:PWMUDB:min_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \Col_Divider:PWMUDB:prevCapture\\D\ to zero
Aliasing \Col_Divider:PWMUDB:trig_last\\D\ to zero
Aliasing \Col_Divider:PWMUDB:ltch_kill_reg\\D\ to \ADC_DelSig:soc\
Aliasing \Col_Divider:PWMUDB:prevCompare1\\D\ to \Col_Divider:PWMUDB:pwm_temp\
Aliasing \Col_Divider:PWMUDB:tc_i_reg\\D\ to \Col_Divider:PWMUDB:status_2\
Removing Lhs of wire Net_113[4] = zero[2]
Removing Rhs of wire \ADC_DelSig:Net_488\[17] = \ADC_DelSig:Net_250\[52]
Removing Lhs of wire \ADC_DelSig:Net_481\[20] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_482\[21] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_252\[54] = zero[2]
Removing Rhs of wire tmpOE__Vout_1_net_0[62] = \ADC_DelSig:soc\[56]
Removing Lhs of wire one[66] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire Net_64[68] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:ctrl_enable\[87] = \Row_Divider:PWMUDB:control_7\[79]
Removing Lhs of wire \Row_Divider:PWMUDB:hwCapture\[97] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:hwEnable\[98] = \Row_Divider:PWMUDB:control_7\[79]
Removing Lhs of wire \Row_Divider:PWMUDB:trig_out\[102] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\R\[104] = zero[2]
Removing Lhs of wire Net_601[105] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\S\[106] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:final_enable\[107] = \Row_Divider:PWMUDB:runmode_enable\[103]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\R\[111] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\S\[112] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\R\[113] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\S\[114] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill\[117] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_1\[121] = \Row_Divider:PWMUDB:MODULE_1:g2:a0:s_1\[360]
Removing Lhs of wire \Row_Divider:PWMUDB:add_vi_vv_MODGEN_1_0\[123] = \Row_Divider:PWMUDB:MODULE_1:g2:a0:s_0\[361]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_1\\R\[124] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_1\\S\[125] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_0\\R\[126] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:dith_count_0\\S\[127] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:status_6\[130] = zero[2]
Removing Rhs of wire \Row_Divider:PWMUDB:status_5\[131] = \Row_Divider:PWMUDB:final_kill_reg\[145]
Removing Lhs of wire \Row_Divider:PWMUDB:status_4\[132] = zero[2]
Removing Rhs of wire \Row_Divider:PWMUDB:status_3\[133] = \Row_Divider:PWMUDB:fifo_full\[152]
Removing Rhs of wire \Row_Divider:PWMUDB:status_1\[135] = \Row_Divider:PWMUDB:cmp2_status_reg\[144]
Removing Rhs of wire \Row_Divider:PWMUDB:status_0\[136] = \Row_Divider:PWMUDB:cmp1_status_reg\[143]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status\[141] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2\[142] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\R\[146] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\S\[147] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\R\[148] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\S\[149] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\R\[150] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\S\[151] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_2\[153] = \Row_Divider:PWMUDB:tc_i\[109]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_1\[154] = \Row_Divider:PWMUDB:runmode_enable\[103]
Removing Lhs of wire \Row_Divider:PWMUDB:cs_addr_0\[155] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:compare1\[188] = \Row_Divider:PWMUDB:cmp1_less\[159]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm1_i\[193] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm2_i\[195] = zero[2]
Removing Rhs of wire \Row_Divider:Net_96\[198] = \Row_Divider:PWMUDB:pwm_i_reg\[190]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm_temp\[201] = \Row_Divider:PWMUDB:cmp1\[139]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_23\[242] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_22\[243] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_21\[244] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_20\[245] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_19\[246] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_18\[247] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_17\[248] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_16\[249] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_15\[250] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_14\[251] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_13\[252] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_12\[253] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_11\[254] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_10\[255] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_9\[256] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_8\[257] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_7\[258] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_6\[259] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_5\[260] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_4\[261] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_3\[262] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_2\[263] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_1\[264] = \Row_Divider:PWMUDB:MODIN1_1\[265]
Removing Lhs of wire \Row_Divider:PWMUDB:MODIN1_1\[265] = \Row_Divider:PWMUDB:dith_count_1\[120]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:a_0\[266] = \Row_Divider:PWMUDB:MODIN1_0\[267]
Removing Lhs of wire \Row_Divider:PWMUDB:MODIN1_0\[267] = \Row_Divider:PWMUDB:dith_count_0\[122]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[399] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[400] = tmpOE__Vout_1_net_0[62]
Removing Rhs of wire Net_886[401] = \Row_Divider:Net_96\[198]
Removing Rhs of wire \Col_Tone:Net_183\[417] = \Col_Tone:demux:tmp__demux_0_reg\[422]
Removing Rhs of wire \Col_Tone:Net_107\[420] = \Col_Tone:demux:tmp__demux_1_reg\[425]
Removing Rhs of wire \Col_Tone:Net_134\[423] = \Col_Tone:cydff_1\[437]
Removing Lhs of wire \Col_Tone:Net_336\[424] = Net_1016[426]
Removing Rhs of wire Net_1016[426] = \Col_Divider:Net_96\[904]
Removing Rhs of wire Net_1016[426] = \Col_Divider:PWMUDB:pwm_i_reg\[896]
Removing Lhs of wire \Col_Tone:VDAC8:Net_83\[428] = zero[2]
Removing Lhs of wire \Col_Tone:VDAC8:Net_81\[429] = zero[2]
Removing Lhs of wire \Col_Tone:VDAC8:Net_82\[430] = zero[2]
Removing Rhs of wire \Row_Tone:Net_183\[448] = \Row_Tone:demux:tmp__demux_0_reg\[453]
Removing Rhs of wire \Row_Tone:Net_107\[451] = \Row_Tone:demux:tmp__demux_1_reg\[456]
Removing Rhs of wire \Row_Tone:Net_134\[454] = \Row_Tone:cydff_1\[467]
Removing Lhs of wire \Row_Tone:Net_336\[455] = Net_886[401]
Removing Lhs of wire \Row_Tone:VDAC8:Net_83\[458] = zero[2]
Removing Lhs of wire \Row_Tone:VDAC8:Net_81\[459] = zero[2]
Removing Lhs of wire \Row_Tone:VDAC8:Net_82\[460] = zero[2]
Removing Lhs of wire \UART_1:Net_61\[470] = \UART_1:Net_9\[469]
Removing Lhs of wire Net_73[474] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[475] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[476] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[477] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[478] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[479] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[480] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[481] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[482] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[494] = \UART_1:BUART:tx_bitclk_dp\[530]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[540] = \UART_1:BUART:tx_counter_dp\[531]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[541] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[542] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[543] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[545] = \UART_1:BUART:tx_fifo_empty\[508]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[547] = \UART_1:BUART:tx_fifo_notfull\[507]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[607] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[615] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[626]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[617] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[627]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[618] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[643]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[619] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[657]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[620] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[621]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[621] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[622] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[623]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[623] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[629] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[630] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[631] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[632] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[633] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[634] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[635] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[636] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[637] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[638] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[639] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[640] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[645] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[646] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[647] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[648] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[649] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[650] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[651] = \UART_1:BUART:pollcount_1\[613]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[652] = \UART_1:BUART:pollcount_0\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[653] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[654] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[661] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[662] = \UART_1:BUART:rx_parity_error_status\[663]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[664] = \UART_1:BUART:rx_stop_bit_error\[665]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[675] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[724]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[679] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[746]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[680] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[681] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[682] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[683] = \UART_1:BUART:sRX:MODIN5_6\[684]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[684] = \UART_1:BUART:rx_count_6\[602]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[685] = \UART_1:BUART:sRX:MODIN5_5\[686]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[686] = \UART_1:BUART:rx_count_5\[603]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[687] = \UART_1:BUART:sRX:MODIN5_4\[688]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[688] = \UART_1:BUART:rx_count_4\[604]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[689] = \UART_1:BUART:sRX:MODIN5_3\[690]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[690] = \UART_1:BUART:rx_count_3\[605]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[691] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[692] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[693] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[694] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[695] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[696] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[697] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[698] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[699] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[700] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[701] = \UART_1:BUART:rx_count_6\[602]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[702] = \UART_1:BUART:rx_count_5\[603]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[703] = \UART_1:BUART:rx_count_4\[604]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[704] = \UART_1:BUART:rx_count_3\[605]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[705] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[706] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[707] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[708] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[709] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[710] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[711] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[726] = \UART_1:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[727] = \UART_1:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[728] = \UART_1:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[729] = \UART_1:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[730] = \UART_1:BUART:rx_postpoll\[561]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[731] = \UART_1:BUART:rx_parity_bit\[678]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[733] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[734] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[732]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[735] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[732]
Removing Lhs of wire tmpOE__Rx_12_6_net_0[757] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire tmpOE__Tx_12_7_net_0[762] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Timer:Net_260\[769] = zero[2]
Removing Lhs of wire \Timer:Net_266\[770] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire Net_81[771] = zero[2]
Removing Rhs of wire Net_87[776] = \Timer:Net_51\[772]
Removing Lhs of wire \Timer:Net_102\[777] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:ctrl_enable\[793] = \Col_Divider:PWMUDB:control_7\[785]
Removing Lhs of wire \Col_Divider:PWMUDB:hwCapture\[803] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:hwEnable\[804] = \Col_Divider:PWMUDB:control_7\[785]
Removing Lhs of wire \Col_Divider:PWMUDB:trig_out\[808] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\R\[810] = zero[2]
Removing Lhs of wire Net_639[811] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\S\[812] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:final_enable\[813] = \Col_Divider:PWMUDB:runmode_enable\[809]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\R\[817] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\S\[818] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\R\[819] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\S\[820] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill\[823] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_1\[827] = \Col_Divider:PWMUDB:MODULE_7:g2:a0:s_1\[1066]
Removing Lhs of wire \Col_Divider:PWMUDB:add_vi_vv_MODGEN_7_0\[829] = \Col_Divider:PWMUDB:MODULE_7:g2:a0:s_0\[1067]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_1\\R\[830] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_1\\S\[831] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_0\\R\[832] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:dith_count_0\\S\[833] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:status_6\[836] = zero[2]
Removing Rhs of wire \Col_Divider:PWMUDB:status_5\[837] = \Col_Divider:PWMUDB:final_kill_reg\[851]
Removing Lhs of wire \Col_Divider:PWMUDB:status_4\[838] = zero[2]
Removing Rhs of wire \Col_Divider:PWMUDB:status_3\[839] = \Col_Divider:PWMUDB:fifo_full\[858]
Removing Rhs of wire \Col_Divider:PWMUDB:status_1\[841] = \Col_Divider:PWMUDB:cmp2_status_reg\[850]
Removing Rhs of wire \Col_Divider:PWMUDB:status_0\[842] = \Col_Divider:PWMUDB:cmp1_status_reg\[849]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status\[847] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2\[848] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\R\[852] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\S\[853] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\R\[854] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\S\[855] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\R\[856] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\S\[857] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_2\[859] = \Col_Divider:PWMUDB:tc_i\[815]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_1\[860] = \Col_Divider:PWMUDB:runmode_enable\[809]
Removing Lhs of wire \Col_Divider:PWMUDB:cs_addr_0\[861] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:compare1\[894] = \Col_Divider:PWMUDB:cmp1_less\[865]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm1_i\[899] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm2_i\[901] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm_temp\[907] = \Col_Divider:PWMUDB:cmp1\[845]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_23\[948] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_22\[949] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_21\[950] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_20\[951] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_19\[952] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_18\[953] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_17\[954] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_16\[955] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_15\[956] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_14\[957] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_13\[958] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_12\[959] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_11\[960] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_10\[961] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_9\[962] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_8\[963] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_7\[964] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_6\[965] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_5\[966] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_4\[967] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_3\[968] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_2\[969] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_1\[970] = \Col_Divider:PWMUDB:MODIN6_1\[971]
Removing Lhs of wire \Col_Divider:PWMUDB:MODIN6_1\[971] = \Col_Divider:PWMUDB:dith_count_1\[826]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:a_0\[972] = \Col_Divider:PWMUDB:MODIN6_0\[973]
Removing Lhs of wire \Col_Divider:PWMUDB:MODIN6_0\[973] = \Col_Divider:PWMUDB:dith_count_0\[828]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1105] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1106] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:min_kill_reg\\D\[1113] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:prevCapture\\D\[1114] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:trig_last\\D\[1115] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:ltch_kill_reg\\D\[1118] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Row_Divider:PWMUDB:prevCompare1\\D\[1121] = \Row_Divider:PWMUDB:cmp1\[139]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp1_status_reg\\D\[1122] = \Row_Divider:PWMUDB:cmp1_status\[140]
Removing Lhs of wire \Row_Divider:PWMUDB:cmp2_status_reg\\D\[1123] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm_i_reg\\D\[1125] = \Row_Divider:PWMUDB:pwm_i\[191]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm1_i_reg\\D\[1126] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:pwm2_i_reg\\D\[1127] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:tc_i_reg\\D\[1128] = \Row_Divider:PWMUDB:status_2\[134]
Removing Lhs of wire \Col_Tone:cydff_1\\D\[1129] = zero[2]
Removing Lhs of wire \Row_Tone:cydff_1\\D\[1130] = zero[2]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1131] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1146] = \UART_1:BUART:rx_bitclk_pre\[596]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1155] = \UART_1:BUART:rx_parity_error_pre\[673]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1156] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:min_kill_reg\\D\[1160] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:prevCapture\\D\[1161] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:trig_last\\D\[1162] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:ltch_kill_reg\\D\[1165] = tmpOE__Vout_1_net_0[62]
Removing Lhs of wire \Col_Divider:PWMUDB:prevCompare1\\D\[1168] = \Col_Divider:PWMUDB:cmp1\[845]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp1_status_reg\\D\[1169] = \Col_Divider:PWMUDB:cmp1_status\[846]
Removing Lhs of wire \Col_Divider:PWMUDB:cmp2_status_reg\\D\[1170] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm_i_reg\\D\[1172] = \Col_Divider:PWMUDB:pwm_i\[897]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm1_i_reg\\D\[1173] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:pwm2_i_reg\\D\[1174] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:tc_i_reg\\D\[1175] = \Col_Divider:PWMUDB:status_2\[840]

------------------------------------------------------
Aliased 0 equations, 291 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vout_1_net_0' (cost = 0):
tmpOE__Vout_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:cmp1\' (cost = 0):
\Row_Divider:PWMUDB:cmp1\ <= (\Row_Divider:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Row_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Row_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Row_Divider:PWMUDB:dith_count_1\ and \Row_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:cmp1\' (cost = 0):
\Col_Divider:PWMUDB:cmp1\ <= (\Col_Divider:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Col_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Col_Divider:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Col_Divider:PWMUDB:dith_count_1\ and \Col_Divider:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Row_Divider:PWMUDB:dith_count_0\ and \Row_Divider:PWMUDB:dith_count_1\)
	OR (not \Row_Divider:PWMUDB:dith_count_1\ and \Row_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Col_Divider:PWMUDB:dith_count_0\ and \Col_Divider:PWMUDB:dith_count_1\)
	OR (not \Col_Divider:PWMUDB:dith_count_1\ and \Col_Divider:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_74 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_74 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_74 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_74 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_74 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 81 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Row_Divider:PWMUDB:final_capture\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Col_Divider:PWMUDB:final_capture\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Row_Divider:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Col_Divider:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Row_Divider:PWMUDB:final_capture\[157] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[370] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[380] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[390] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[560] = \UART_1:BUART:rx_bitclk\[608]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[659] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[668] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:final_capture\[863] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1076] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1086] = zero[2]
Removing Lhs of wire \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1096] = zero[2]
Removing Lhs of wire \Row_Divider:PWMUDB:runmode_enable\\D\[1116] = \Row_Divider:PWMUDB:control_7\[79]
Removing Lhs of wire \Row_Divider:PWMUDB:final_kill_reg\\D\[1124] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1138] = \UART_1:BUART:tx_ctrl_mark_last\[551]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1150] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1151] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1153] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1154] = \UART_1:BUART:rx_markspace_pre\[672]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1159] = \UART_1:BUART:rx_parity_bit\[678]
Removing Lhs of wire \Col_Divider:PWMUDB:runmode_enable\\D\[1163] = \Col_Divider:PWMUDB:control_7\[785]
Removing Lhs of wire \Col_Divider:PWMUDB:final_kill_reg\\D\[1171] = zero[2]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_74 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_74 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -dcpsoc3 TareaClase4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 21s.923ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 16 March 2019 16:15:33
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jespinoz\Documents\personales\maestria\TAPD\proyecto1\proyecto1_TAPD\Tx\TareaClase4.cydsn\TareaClase4.cyprj -d CY8C5888LTI-LP097 TareaClase4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Row_Divider:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Col_Divider:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Row_Divider:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Row_Divider:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Col_Tone:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \Row_Tone:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Col_Divider:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'ToneClock'. Fanout=2, Signal=Net_999
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_88
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Row_Divider:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ToneClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ToneClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Col_Divider:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ToneClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ToneClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_330 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_12_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_12_6(0)__PA ,
            fb => Net_74 ,
            pad => Rx_12_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_12_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_12_7(0)__PA ,
            pin_input => Net_69 ,
            pad => Tx_12_7(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Row_Divider:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * \Row_Divider:PWMUDB:tc_i\
        );
        Output = \Row_Divider:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_69, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_69 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_74 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * \Col_Divider:PWMUDB:tc_i\
        );
        Output = \Col_Divider:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\Row_Divider:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:control_7\
        );
        Output = \Row_Divider:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Row_Divider:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Row_Divider:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare1\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_886, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_886 (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_74
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_74 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_74 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_74
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_74 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_74 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_74
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_74
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:control_7\
        );
        Output = \Col_Divider:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Col_Divider:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Col_Divider:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare1\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1016, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_1016 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Row_Divider:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_999 ,
            cs_addr_2 => \Row_Divider:PWMUDB:tc_i\ ,
            cs_addr_1 => \Row_Divider:PWMUDB:runmode_enable\ ,
            cl0_comb => \Row_Divider:PWMUDB:cmp1_less\ ,
            z0_comb => \Row_Divider:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Row_Divider:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Col_Divider:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_999 ,
            cs_addr_2 => \Col_Divider:PWMUDB:tc_i\ ,
            cs_addr_1 => \Col_Divider:PWMUDB:runmode_enable\ ,
            cl0_comb => \Col_Divider:PWMUDB:cmp1_less\ ,
            z0_comb => \Col_Divider:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Col_Divider:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Row_Divider:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_999 ,
            status_3 => \Row_Divider:PWMUDB:status_3\ ,
            status_2 => \Row_Divider:PWMUDB:status_2\ ,
            status_0 => \Row_Divider:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Col_Divider:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_999 ,
            status_3 => \Col_Divider:PWMUDB:status_3\ ,
            status_2 => \Col_Divider:PWMUDB:status_2\ ,
            status_0 => \Col_Divider:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Row_Divider:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_999 ,
            control_7 => \Row_Divider:PWMUDB:control_7\ ,
            control_6 => \Row_Divider:PWMUDB:control_6\ ,
            control_5 => \Row_Divider:PWMUDB:control_5\ ,
            control_4 => \Row_Divider:PWMUDB:control_4\ ,
            control_3 => \Row_Divider:PWMUDB:control_3\ ,
            control_2 => \Row_Divider:PWMUDB:control_2\ ,
            control_1 => \Row_Divider:PWMUDB:control_1\ ,
            control_0 => \Row_Divider:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Col_Divider:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_999 ,
            control_7 => \Col_Divider:PWMUDB:control_7\ ,
            control_6 => \Col_Divider:PWMUDB:control_6\ ,
            control_5 => \Col_Divider:PWMUDB:control_5\ ,
            control_4 => \Col_Divider:PWMUDB:control_4\ ,
            control_3 => \Col_Divider:PWMUDB:control_3\ ,
            control_2 => \Col_Divider:PWMUDB:control_2\ ,
            control_1 => \Col_Divider:PWMUDB:control_1\ ,
            control_0 => \Col_Divider:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1040 ,
            termin => zero ,
            termout => Net_47 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Col_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1016 ,
            termin => zero ,
            termout => Net_108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Col_Tone:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_109 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Row_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_886 ,
            termin => zero ,
            termout => Net_115 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\Row_Tone:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_116 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_1040 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isrTimer
        PORT MAP (
            interrupt => Net_87 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    6 :   42 :   48 : 12.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    5 :   19 :   24 : 20.83 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   35 :  157 :  192 : 18.23 %
  Unique P-terms              :   54 :  330 :  384 : 14.06 %
  Total P-terms               :   63 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.790ms
Tech Mapping phase: Elapsed time ==> 3s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_12_7(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vout_1(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \DTMF_Buffer:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_1\
VIDAC[1]@[FFB(VIDAC,1)] : \Col_Tone:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \Row_Tone:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 57% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Rx_12_6(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_12_7(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vout_1(0) (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \DTMF_Buffer:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_1\
VIDAC[2]@[FFB(VIDAC,2)] : \Col_Tone:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \Row_Tone:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 6s.539ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_35\ {
    common_vssa
  }
  Net: \ADC_DelSig:Net_677\ {
    dsm_0_qtz_ref
  }
  Net: Net_330 {
    p0_0
    agl4_x_p0_0
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: Net_976 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agl5_x_agr5
    agl5
    agl5_x_opamp_2_vplus
    opamp_2_vplus
    agl5_x_vidac_2_vout
    vidac_2_vout
  }
  Net: \Col_Tone:VDAC8:Net_77\ {
  }
  Net: \Row_Tone:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig:AMux\ {
    dsm_0_vminus
    dsm_0_qtz_ref_x_dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_qtz_ref
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  p0_0                                             -> Net_330
  agl4_x_p0_0                                      -> Net_330
  agl4                                             -> Net_330
  agl4_x_dsm_0_vplus                               -> Net_330
  dsm_0_vplus                                      -> Net_330
  opamp_2_vminus_x_p0_0                            -> Net_330
  opamp_2_vminus                                   -> Net_330
  vidac_3_vout                                     -> Net_976
  agr5_x_vidac_3_vout                              -> Net_976
  agr5                                             -> Net_976
  agl5_x_agr5                                      -> Net_976
  agl5                                             -> Net_976
  agl5_x_opamp_2_vplus                             -> Net_976
  opamp_2_vplus                                    -> Net_976
  agl5_x_vidac_2_vout                              -> Net_976
  vidac_2_vout                                     -> Net_976
  dsm_0_vminus                                     -> \ADC_DelSig:Net_20\
  common_vssa                                      -> \ADC_DelSig:Net_35\
  dsm_0_qtz_ref                                    -> \ADC_DelSig:Net_677\
  dsm_0_qtz_ref_x_dsm_0_vminus                     -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig:AMux\
}
Mux Info {
  Mux: \ADC_DelSig:AMux\ {
     Mouth: \ADC_DelSig:Net_20\
     Guts:  AmuxNet::\ADC_DelSig:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig:Net_35\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig:Net_677\
      Outer: dsm_0_qtz_ref_x_dsm_0_vminus
      Inner: __open__
      Path {
        dsm_0_qtz_ref
        dsm_0_qtz_ref_x_dsm_0_vminus
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 2s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 8.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.85
                   Pterms :            4.54
               Macrocells :            2.69
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.14 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_74 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_74
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_74
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_74 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_74
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_74 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_74
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Col_Divider:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * \Col_Divider:PWMUDB:tc_i\
        );
        Output = \Col_Divider:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Col_Divider:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:control_7\
        );
        Output = \Col_Divider:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Col_Divider:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_999 ,
        cs_addr_2 => \Col_Divider:PWMUDB:tc_i\ ,
        cs_addr_1 => \Col_Divider:PWMUDB:runmode_enable\ ,
        cl0_comb => \Col_Divider:PWMUDB:cmp1_less\ ,
        z0_comb => \Col_Divider:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Col_Divider:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Col_Divider:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_999 ,
        status_3 => \Col_Divider:PWMUDB:status_3\ ,
        status_2 => \Col_Divider:PWMUDB:status_2\ ,
        status_0 => \Col_Divider:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Col_Divider:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_999 ,
        control_7 => \Col_Divider:PWMUDB:control_7\ ,
        control_6 => \Col_Divider:PWMUDB:control_6\ ,
        control_5 => \Col_Divider:PWMUDB:control_5\ ,
        control_4 => \Col_Divider:PWMUDB:control_4\ ,
        control_3 => \Col_Divider:PWMUDB:control_3\ ,
        control_2 => \Col_Divider:PWMUDB:control_2\ ,
        control_1 => \Col_Divider:PWMUDB:control_1\ ,
        control_0 => \Col_Divider:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_69, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_69 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_74 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_74 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Row_Divider:PWMUDB:prevCompare1\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Row_Divider:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = \Row_Divider:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1016, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:runmode_enable\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_1016 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Col_Divider:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Row_Divider:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * \Row_Divider:PWMUDB:tc_i\
        );
        Output = \Row_Divider:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_886, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:runmode_enable\ * 
              \Row_Divider:PWMUDB:cmp1_less\
        );
        Output = Net_886 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Col_Divider:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Col_Divider:PWMUDB:prevCompare1\ * 
              \Col_Divider:PWMUDB:cmp1_less\
        );
        Output = \Col_Divider:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Row_Divider:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_999) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Row_Divider:PWMUDB:control_7\
        );
        Output = \Row_Divider:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Row_Divider:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_999 ,
        cs_addr_2 => \Row_Divider:PWMUDB:tc_i\ ,
        cs_addr_1 => \Row_Divider:PWMUDB:runmode_enable\ ,
        cl0_comb => \Row_Divider:PWMUDB:cmp1_less\ ,
        z0_comb => \Row_Divider:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Row_Divider:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Row_Divider:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_999 ,
        status_3 => \Row_Divider:PWMUDB:status_3\ ,
        status_2 => \Row_Divider:PWMUDB:status_2\ ,
        status_0 => \Row_Divider:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Row_Divider:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_999 ,
        control_7 => \Row_Divider:PWMUDB:control_7\ ,
        control_6 => \Row_Divider:PWMUDB:control_6\ ,
        control_5 => \Row_Divider:PWMUDB:control_5\ ,
        control_4 => \Row_Divider:PWMUDB:control_4\ ,
        control_3 => \Row_Divider:PWMUDB:control_3\ ,
        control_2 => \Row_Divider:PWMUDB:control_2\ ,
        control_1 => \Row_Divider:PWMUDB:control_1\ ,
        control_0 => \Row_Divider:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isrTimer
        PORT MAP (
            interrupt => Net_87 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_1040 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Col_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1016 ,
            termin => zero ,
            termout => Net_108 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\Col_Tone:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_109 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\Row_Tone:Wave1_DMA\
        PORT MAP (
            dmareq => Net_886 ,
            termin => zero ,
            termout => Net_115 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\Row_Tone:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_116 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1040 ,
            termin => zero ,
            termout => Net_47 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_330 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_12_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_12_6(0)__PA ,
        fb => Net_74 ,
        pad => Rx_12_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_12_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_12_7(0)__PA ,
        pin_input => Net_69 ,
        pad => Tx_12_7(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_1 => Net_999 ,
            dclk_1 => Net_999_local ,
            dclk_glb_2 => Net_88 ,
            dclk_2 => Net_88_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_330 ,
            vminus => \ADC_DelSig:Net_20\ ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_677\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_1040 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_88 ,
            enable => __ONE__ ,
            tc => Net_87 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Col_Tone:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1016 ,
            vout => Net_976 ,
            iout => \Col_Tone:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\Row_Tone:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_886 ,
            vout => Net_976 ,
            iout => \Row_Tone:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\DTMF_Buffer:ABuf\
        PORT MAP (
            vplus => Net_976 ,
            vminus => Net_330 ,
            vout => Net_330 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig:Net_35\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig:Net_677\ ,
            muxin_0 => \ADC_DelSig:Net_35\ ,
            vout => \ADC_DelSig:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |  Vout_1(0) | Analog(Net_330)
-----+-----+-------+-----------+------------------+------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_12_6(0) | FB(Net_74)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_12_7(0) | In(Net_69)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.482ms
Digital Placement phase: Elapsed time ==> 15s.612ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "TareaClase4_r.vh2" --pcf-path "TareaClase4.pco" --des-name "TareaClase4" --dsf-path "TareaClase4.dsf" --sdc-path "TareaClase4.sdc" --lib-path "TareaClase4_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 12s.657ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 3s.261ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.759ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TareaClase4_timing.html.
Static timing analysis phase: Elapsed time ==> 6s.879ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 2s.671ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 55s.084ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 55s.101ms
API generation phase: Elapsed time ==> 33s.719ms
Dependency generation phase: Elapsed time ==> 0s.602ms
Cleanup phase: Elapsed time ==> 0s.094ms
