INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emina/OneDrive/verilog/prj_dual_port_ram/prj_dual_port_ram.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emina/OneDrive/verilog/prj_dual_port_ram/prj_dual_port_ram.srcs/sim_1/new/dual_port_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emina/OneDrive/verilog/prj_dual_port_ram/prj_dual_port_ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
