TRACE::2020-10-14.08:52:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-14.08:52:45::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-14.08:52:45::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW"
		}]
}
TRACE::2020-10-14.08:52:45::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-14.08:52:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:52:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:52:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:45::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-14.08:52:45::SCWPlatform::Generating the sources  .
TRACE::2020-10-14.08:52:45::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-14.08:52:45::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:45::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-14.08:52:45::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:45::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-14.08:52:45::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-14.08:52:45::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-14.08:52:45::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-14.08:52:53::SCWPlatform::Generating sources Done.
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-14.08:52:53::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-14.08:52:53::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-14.08:52:53::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:52:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-14.08:52:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:52:53::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:52:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:52:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:52:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-14.08:52:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:53::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:52:53::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-14.08:52:55::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-14.08:52:55::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-14.08:52:55::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-14.08:52:55::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-14.08:52:55::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-14.08:52:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-14.08:52:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-14.08:52:55::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-14.08:52:55::SCWSystem::Not a boot domain 
LOG::2020-10-14.08:52:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-14.08:52:55::SCWDomain::Generating domain artifcats
TRACE::2020-10-14.08:52:55::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-14.08:52:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-14.08:52:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-14.08:52:55::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-14.08:52:55::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-14.08:52:55::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-14.08:52:55::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:52:55::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:52:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:55::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:52:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-14.08:52:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-14.08:52:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-14.08:52:55::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-14.08:52:55::SCWMssOS::Copying to export directory.
TRACE::2020-10-14.08:52:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-14.08:52:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-14.08:52:55::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-14.08:52:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-14.08:52:55::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-14.08:52:55::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-14.08:52:55::SCWPlatform::Started preparing the platform 
TRACE::2020-10-14.08:52:55::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-14.08:52:55::SCWSystem::dir created 
TRACE::2020-10-14.08:52:55::SCWSystem::Writing the bif 
TRACE::2020-10-14.08:52:55::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-14.08:52:55::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-14.08:52:55::SCWPlatform::Completed generating the platform
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"395555eb18d164d421297bbdba747dda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-14.08:52:55::SCWPlatform::updated the xpfm file.
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"395555eb18d164d421297bbdba747dda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:55::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"395555eb18d164d421297bbdba747dda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-14.08:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"395555eb18d164d421297bbdba747dda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:52:56::SCWPlatform::Clearing the existing platform
TRACE::2020-10-14.08:52:56::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-14.08:52:56::SCWBDomain::clearing the fsbl build
TRACE::2020-10-14.08:52:56::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:56::SCWSystem::Clearing the domains completed.
TRACE::2020-10-14.08:52:56::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-14.08:52:58::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-14.08:52:58::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:52:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:52:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-14.08:52:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-14.08:52:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:58::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:58::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-14.08:52:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-14.08:52:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-14.08:52:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWReader::No isolation master present  
TRACE::2020-10-14.08:52:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:52:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:52:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-14.08:52:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWReader::No isolation master present  
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-14.08:52:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-14.08:52:59::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-14.08:52:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:52:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:52:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:52:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:52:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:52:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:52:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:52:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:52:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:52:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:52:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:53:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:53:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:10::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:10::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:13::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:13::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"395555eb18d164d421297bbdba747dda",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:53:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:53:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:14::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:53:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:53:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:53:14::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-14.08:53:16::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-10-14.08:53:25::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-14.08:53:25::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-14.08:53:25::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-14.08:53:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-14.08:53:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-14.08:53:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-14.08:53:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-14.08:53:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:53:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:53:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:53:25::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-14.08:53:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-14.08:53:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-14.08:53:25::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl & make 
TRACE::2020-10-14.08:53:25::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-14.08:53:25::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-14.08:53:25::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-14.08:53:25::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-14.08:53:25::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-14.08:53:25::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-14.08:53:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-14.08:53:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:25::SCWBDomain::a9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-14.08:53:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-14.08:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:25::SCWBDomain::xa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-14.08:53:26::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-14.08:53:26::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:26::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:26::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-14.08:53:26::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-14.08:53:26::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-14.08:53:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-14.08:53:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-14.08:53:26::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-14.08:53:26::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:26::SCWBDomain::a9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-14.08:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:26::SCWBDomain::xa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-14.08:53:26::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-14.08:53:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:27::SCWBDomain::a9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-10-14.08:53:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-14.08:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:27::SCWBDomain::xa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-14.08:53:27::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-14.08:53:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:28::SCWBDomain::a9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-10-14.08:53:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-14.08:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:28::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:28::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:28::SCWBDomain::xa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-14.08:53:28::SCWBDomain::"Compiling emacps"

TRACE::2020-10-14.08:53:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:29::SCWBDomain::a9_0/libsrc/emacps_v3_10/src'

TRACE::2020-10-14.08:53:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-14.08:53:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:29::SCWBDomain::xa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-14.08:53:29::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-14.08:53:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:30::SCWBDomain::a9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-10-14.08:53:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-14.08:53:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-14.08:53:30::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-14.08:53:30::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-14.08:53:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:30::SCWBDomain::xa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-14.08:53:30::SCWBDomain::"Compiling gpio"

TRACE::2020-10-14.08:53:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:31::SCWBDomain::a9_0/libsrc/gpio_v4_5/src'

TRACE::2020-10-14.08:53:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-14.08:53:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:31::SCWBDomain::xa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-14.08:53:31::SCWBDomain::"Compiling qspips"

TRACE::2020-10-14.08:53:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:32::SCWBDomain::a9_0/libsrc/qspips_v3_6/src'

TRACE::2020-10-14.08:53:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-14.08:53:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:32::SCWBDomain::xa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-14.08:53:32::SCWBDomain::"Compiling scugic"

TRACE::2020-10-14.08:53:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:32::SCWBDomain::a9_0/libsrc/scugic_v4_1/src'

TRACE::2020-10-14.08:53:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-14.08:53:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:32::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:32::SCWBDomain::xa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-14.08:53:32::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-14.08:53:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:33::SCWBDomain::a9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-10-14.08:53:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-14.08:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:33::SCWBDomain::xa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-14.08:53:33::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-14.08:53:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:33::SCWBDomain::a9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-10-14.08:53:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-14.08:53:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-14.08:53:33::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-14.08:53:33::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-14.08:53:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:33::SCWBDomain::xa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-14.08:53:33::SCWBDomain::"Compiling sdps"

TRACE::2020-10-14.08:53:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:34::SCWBDomain::a9_0/libsrc/sdps_v3_8/src'

TRACE::2020-10-14.08:53:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-14.08:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-14.08:53:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-14.08:53:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:34::SCWBDomain::xa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-14.08:53:34::SCWBDomain::"Compiling standalone"

TRACE::2020-10-14.08:53:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:38::SCWBDomain::a9_0/libsrc/standalone_v7_1/src'

TRACE::2020-10-14.08:53:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-14.08:53:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:38::SCWBDomain::xa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-14.08:53:38::SCWBDomain::"Compiling uartps"

TRACE::2020-10-14.08:53:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:39::SCWBDomain::a9_0/libsrc/uartps_v3_8/src'

TRACE::2020-10-14.08:53:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-14.08:53:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:39::SCWBDomain::xa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-14.08:53:39::SCWBDomain::"Compiling usbps"

TRACE::2020-10-14.08:53:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:40::SCWBDomain::a9_0/libsrc/usbps_v2_4/src'

TRACE::2020-10-14.08:53:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-14.08:53:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:40::SCWBDomain::xa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-14.08:53:40::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-14.08:53:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:41::SCWBDomain::a9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-10-14.08:53:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-14.08:53:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:41::SCWBDomain::xa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-14.08:53:41::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-14.08:53:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:42::SCWBDomain::a9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-10-14.08:53:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-14.08:53:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2020-10-14.08:53:43::SCWBDomain::xa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-14.08:53:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortex
TRACE::2020-10-14.08:53:43::SCWBDomain::a9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-10-14.08:53:43::SCWBDomain::'Finished building libraries'

TRACE::2020-10-14.08:53:43::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-14.08:53:43::SCWBDomain::include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-14.08:53:43::SCWBDomain::9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-14.08:53:43::SCWBDomain::0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-14.08:53:43::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-14.08:53:43::SCWBDomain::0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-14.08:53:43::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-14.08:53:43::SCWBDomain::9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-14.08:53:43::SCWBDomain::0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-14.08:53:43::SCWBDomain::9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-14.08:53:43::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-14.08:53:43::SCWBDomain::9_0/include -I.

TRACE::2020-10-14.08:53:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-14.08:53:43::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-14.08:53:44::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-14.08:53:44::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-14.08:53:44::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-14.08:53:44::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2020-10-14.08:53:44::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-14.08:53:44::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-14.08:53:44::SCWSystem::Not a boot domain 
LOG::2020-10-14.08:53:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-14.08:53:44::SCWDomain::Generating domain artifcats
TRACE::2020-10-14.08:53:44::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-14.08:53:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-14.08:53:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-14.08:53:44::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-14.08:53:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:53:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:53:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:53:44::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:53:44::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:53:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-14.08:53:44::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-14.08:53:44::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-14.08:53:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:53:44::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:53:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:53:44::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:53:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:53:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-14.08:53:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-14.08:53:44::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-14.08:53:44::SCWMssOS::doing bsp build ... 
TRACE::2020-10-14.08:53:44::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-14.08:53:44::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-14.08:53:44::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-14.08:53:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-14.08:53:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-14.08:53:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-14.08:53:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-14.08:53:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-14.08:53:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-14.08:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-14.08:53:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-14.08:53:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-14.08:53:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-14.08:53:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-14.08:53:45::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-14.08:53:45::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-14.08:53:45::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-14.08:53:45::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-14.08:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:45::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-14.08:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-14.08:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:46::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:46::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-14.08:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-14.08:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-14.08:53:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-14.08:53:46::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:47::SCWMssOS::"Compiling emacps"

TRACE::2020-10-14.08:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-14.08:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:48::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-14.08:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-14.08:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-14.08:53:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-14.08:53:49::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-14.08:53:49::SCWMssOS::"Compiling gpio"

TRACE::2020-10-14.08:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-14.08:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:49::SCWMssOS::"Compiling qspips"

TRACE::2020-10-14.08:53:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-14.08:53:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:50::SCWMssOS::"Compiling scugic"

TRACE::2020-10-14.08:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-14.08:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-14.08:53:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-14.08:53:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:51::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-14.08:53:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-14.08:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:51::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-14.08:53:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-14.08:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-14.08:53:52::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-14.08:53:52::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-14.08:53:52::SCWMssOS::"Compiling sdps"

TRACE::2020-10-14.08:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-14.08:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-14.08:53:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-14.08:53:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:53::SCWMssOS::"Compiling standalone"

TRACE::2020-10-14.08:53:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-14.08:53:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:57::SCWMssOS::"Compiling uartps"

TRACE::2020-10-14.08:53:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-14.08:53:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-14.08:53:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-14.08:53:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-14.08:53:58::SCWMssOS::"Compiling usbps"

TRACE::2020-10-14.08:53:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-14.08:53:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-14.08:53:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-14.08:53:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-14.08:53:59::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-14.08:54:00::SCWMssOS::'Finished building libraries'

TRACE::2020-10-14.08:54:00::SCWMssOS::Copying to export directory.
TRACE::2020-10-14.08:54:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-14.08:54:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-14.08:54:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-14.08:54:00::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-14.08:54:00::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-14.08:54:00::SCWPlatform::Started preparing the platform 
TRACE::2020-10-14.08:54:00::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-14.08:54:00::SCWSystem::dir created 
TRACE::2020-10-14.08:54:00::SCWSystem::Writing the bif 
TRACE::2020-10-14.08:54:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-14.08:54:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-14.08:54:00::SCWPlatform::Completed generating the platform
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:54:00::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-14.08:54:00::SCWPlatform::updated the xpfm file.
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-10-14.08:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened new HwDB with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-14.08:55:39::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-14.08:55:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:55:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:55:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-14.08:55:39::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-14.08:55:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:39::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-14.08:55:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-14.08:55:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWReader::No isolation master present  
TRACE::2020-10-14.08:55:39::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-14.08:55:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-14.08:55:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:55:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:39::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-14.08:55:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWReader::No isolation master present  
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-14.08:55:40::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:55:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:40::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-14.08:55:40::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-14.08:55:40::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-14.08:55:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:55:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:55:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:55:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-14.08:55:52::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-14.08:55:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-14.08:55:52::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-14.08:55:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-14.08:55:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-14.08:55:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-14.08:55:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-14.08:55:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-14.08:55:52::SCWSystem::Not a boot domain 
LOG::2020-10-14.08:55:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-14.08:55:52::SCWDomain::Generating domain artifcats
TRACE::2020-10-14.08:55:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-14.08:55:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-14.08:55:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-14.08:55:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:55:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:55:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-14.08:55:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-14.08:55:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-14.08:55:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-14.08:55:52::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-14.08:55:52::SCWMssOS::Copying to export directory.
TRACE::2020-10-14.08:55:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-14.08:55:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-14.08:55:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-14.08:55:52::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-14.08:55:52::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-14.08:55:52::SCWPlatform::Started preparing the platform 
TRACE::2020-10-14.08:55:52::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-14.08:55:52::SCWSystem::dir created 
TRACE::2020-10-14.08:55:52::SCWSystem::Writing the bif 
TRACE::2020-10-14.08:55:52::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-14.08:55:52::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-14.08:55:52::SCWPlatform::Completed generating the platform
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-14.08:55:52::SCWPlatform::updated the xpfm file.
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:52::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:55:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:55:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:55:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:55:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:55:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:55:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:55:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:55:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::In reload Mss file.
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-14.08:56:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-14.08:56:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-14.08:56:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-14.08:56:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-14.08:56:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-14.08:56:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:56:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:56:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:56:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:56:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-14.08:56:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-14.08:56:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-14.08:56:02::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-14.08:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-14.08:56:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-14.08:56:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-14.08:56:02::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-15.12:10:40::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-15.12:10:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.12:10:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.12:10:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_3
TRACE::2020-10-15.12:10:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.12:10:40::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-15.12:10:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.12:10:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWReader::No isolation master present  
TRACE::2020-10-15.12:10:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.12:10:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.12:10:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.12:10:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.12:10:40::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.12:10:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWReader::No isolation master present  
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2020-10-15.12:10:41::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-15.12:10:41::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-15.12:10:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-15.12:10:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.12:10:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.12:10:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.12:10:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.12:10:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:41::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:10:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:10:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:10:42::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:10:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:10:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:10:42::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-15.12:11:17::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-15.12:11:17::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-15.12:11:17::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-15.12:11:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-15.12:11:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-15.12:11:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-15.12:11:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-15.12:11:17::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-15.12:11:17::SCWSystem::Not a boot domain 
LOG::2020-10-15.12:11:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-15.12:11:17::SCWDomain::Generating domain artifcats
TRACE::2020-10-15.12:11:17::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-15.12:11:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-15.12:11:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-15.12:11:17::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-15.12:11:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:11:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:11:17::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:11:17::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:11:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:11:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:11:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.12:11:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.12:11:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-15.12:11:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-15.12:11:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-15.12:11:17::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-15.12:11:17::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-15.12:11:17::SCWMssOS::Copying to export directory.
TRACE::2020-10-15.12:11:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-15.12:11:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-15.12:11:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-15.12:11:17::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-15.12:11:17::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-15.12:11:17::SCWPlatform::Started preparing the platform 
TRACE::2020-10-15.12:11:17::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-15.12:11:17::SCWSystem::dir created 
TRACE::2020-10-15.12:11:17::SCWSystem::Writing the bif 
TRACE::2020-10-15.12:11:17::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-15.12:11:17::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-15.12:11:18::SCWPlatform::Completed generating the platform
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:11:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:11:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:11:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:11:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:11:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:11:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:11:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:18::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-15.12:11:18::SCWPlatform::updated the xpfm file.
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.12:11:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.12:11:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.12:11:18::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Opened existing hwdb Conv_Accel_Top_2
TRACE::2020-10-15.12:11:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.12:11:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.12:11:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.12:11:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:22::SCWPlatform::Clearing the existing platform
TRACE::2020-10-15.13:49:22::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-15.13:49:22::SCWBDomain::clearing the fsbl build
TRACE::2020-10-15.13:49:22::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:22::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:22::SCWSystem::Clearing the domains completed.
TRACE::2020-10-15.13:49:22::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-15.13:49:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:22::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-15.13:49:24::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-15.13:49:24::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-15.13:49:24::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.13:49:24::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.13:49:24::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:24::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_3
TRACE::2020-10-15.13:49:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:24::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-15.13:49:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.13:49:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWReader::No isolation master present  
TRACE::2020-10-15.13:49:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.13:49:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.13:49:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:49:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.13:49:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWReader::No isolation master present  
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2020-10-15.13:49:25::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-15.13:49:25::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-15.13:49:25::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-15.13:49:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:49:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:49:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:26::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:33::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:33::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:33::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:33::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:49:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2020-10-15.13:49:43::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-15.13:49:43::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-15.13:49:43::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-15.13:49:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:49:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:49:43::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:49:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:49:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:49:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:49:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:49:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:49:43::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:52:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:52:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:23::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.13:52:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

KEYINFO::2020-10-15.13:52:23::SCWMssOS::Could not open the swdb for system_4
KEYINFO::2020-10-15.13:52:23::SCWMssOS::Could not open the sw design at  system_4
ERROR: [Hsi 55-1558] Software Design system_4 is not found

TRACE::2020-10-15.13:52:23::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-15.13:52:23::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:23::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:23::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:23::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_4
TRACE::2020-10-15.13:52:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.13:52:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.13:52:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.13:52:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.13:52:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_3
TRACE::2020-10-15.13:52:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.13:52:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_4||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.13:52:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.13:52:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:10:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:10:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:10:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:10:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:10:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:10:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:10:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened new HwDB with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-15.21:11:04::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-15.21:11:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.21:11:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.21:11:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-15.21:11:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-15.21:11:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:11:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-15.21:11:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.21:11:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWReader::No isolation master present  
TRACE::2020-10-15.21:11:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.21:11:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.21:11:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-15.21:11:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:11:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.21:11:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWReader::No isolation master present  
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-15.21:11:04::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-15.21:11:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:11:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-15.21:11:05::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-15.21:11:05::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-15.21:11:05::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-15.21:11:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-15.21:11:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:11:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:05::SCWMssOS::In reload Mss file.
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:05::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-15.21:11:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:11:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:11:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:11:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:11:06::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:11:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:11:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:11:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-15.21:16:28::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-15.21:16:28::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-15.21:16:28::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-15.21:16:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-15.21:16:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-15.21:16:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-15.21:16:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-15.21:16:28::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-15.21:16:28::SCWSystem::Not a boot domain 
LOG::2020-10-15.21:16:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-15.21:16:28::SCWDomain::Generating domain artifcats
TRACE::2020-10-15.21:16:28::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-15.21:16:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-15.21:16:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-15.21:16:28::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-15.21:16:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:16:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:16:28::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:16:28::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:16:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:16:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:16:28::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-15.21:16:28::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.21:16:28::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-15.21:16:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-15.21:16:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-15.21:16:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-15.21:16:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-15.21:16:28::SCWMssOS::Copying to export directory.
TRACE::2020-10-15.21:16:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-15.21:16:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-15.21:16:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-15.21:16:28::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-15.21:16:28::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-15.21:16:28::SCWPlatform::Started preparing the platform 
TRACE::2020-10-15.21:16:28::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-15.21:16:28::SCWSystem::dir created 
TRACE::2020-10-15.21:16:28::SCWSystem::Writing the bif 
TRACE::2020-10-15.21:16:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-15.21:16:29::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-15.21:16:29::SCWPlatform::Completed generating the platform
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:16:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:16:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:16:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:16:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:16:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:16:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:16:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:29::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-15.21:16:29::SCWPlatform::updated the xpfm file.
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-15.21:16:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-15.21:16:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.21:16:29::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Opened existing hwdb Conv_Accel_Top
TRACE::2020-10-15.21:16:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.21:16:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.21:16:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.21:16:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-16.18:48:07::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-16.18:48:07::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.18:48:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-16.18:48:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-16.18:48:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-16.18:48:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.18:48:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:07::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:07::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-16.18:48:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-16.18:48:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWReader::No isolation master present  
TRACE::2020-10-16.18:48:08::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-16.18:48:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-16.18:48:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-16.18:48:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-16.18:48:08::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-16.18:48:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWReader::No isolation master present  
LOG::2020-10-16.18:48:08::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-16.18:48:08::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-16.18:48:08::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-16.18:48:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-16.18:48:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-16.18:48:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-16.18:48:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-16.18:48:08::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-16.18:48:08::SCWSystem::Not a boot domain 
LOG::2020-10-16.18:48:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-16.18:48:08::SCWDomain::Generating domain artifcats
TRACE::2020-10-16.18:48:08::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-16.18:48:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-16.18:48:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-16.18:48:08::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-16.18:48:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-16.18:48:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-16.18:48:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-16.18:48:08::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-16.18:48:08::SCWMssOS::Copying to export directory.
TRACE::2020-10-16.18:48:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-16.18:48:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-16.18:48:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-16.18:48:08::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-16.18:48:08::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-16.18:48:08::SCWPlatform::Started preparing the platform 
TRACE::2020-10-16.18:48:08::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-16.18:48:08::SCWSystem::dir created 
TRACE::2020-10-16.18:48:08::SCWSystem::Writing the bif 
TRACE::2020-10-16.18:48:08::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-16.18:48:08::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-16.18:48:08::SCWPlatform::Completed generating the platform
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-16.18:48:08::SCWPlatform::updated the xpfm file.
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-16.18:48:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-16.18:48:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-16.18:48:08::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-16.18:48:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-16.18:48:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-16.18:48:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-16.18:48:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWReader::Active system found as  Convolution_Accel_HW
TRACE::2020-10-17.20:43:47::SCWReader::Handling sysconfig Convolution_Accel_HW
TRACE::2020-10-17.20:43:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-17.20:43:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-17.20:43:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-17.20:43:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-17.20:43:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-17.20:43:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-17.20:43:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-17.20:43:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-17.20:43:47::SCWMssOS::Commit changes completed.
TRACE::2020-10-17.20:43:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-17.20:43:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWReader::No isolation master present  
TRACE::2020-10-17.20:43:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-17.20:43:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-17.20:43:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-17.20:43:47::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-17.20:43:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-17.20:43:47::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-17.20:43:47::SCWMssOS::Commit changes completed.
TRACE::2020-10-17.20:43:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-17.20:43:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWReader::No isolation master present  
LOG::2020-10-17.20:43:47::SCWPlatform::Started generating the artifacts platform Convolution_Accel_HW
TRACE::2020-10-17.20:43:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-17.20:43:47::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accel_HW
LOG::2020-10-17.20:43:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-17.20:43:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-17.20:43:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-17.20:43:47::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:43:47::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-17.20:43:47::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-17.20:43:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-17.20:43:47::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl & make 
TRACE::2020-10-17.20:43:47::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-10-17.20:43:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-17.20:43:47::SCWSystem::Not a boot domain 
LOG::2020-10-17.20:43:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-17.20:43:47::SCWDomain::Generating domain artifcats
TRACE::2020-10-17.20:43:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-17.20:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/qemu/
TRACE::2020-10-17.20:43:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/sw/Convolution_Accel_HW/standalone_domain/qemu/
TRACE::2020-10-17.20:43:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-17.20:43:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:43:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:43:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:43:48::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:43:48::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:43:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:43:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:48::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:43:48::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:48::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-17.20:43:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:43:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-17.20:43:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-17.20:43:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-17.20:43:48::SCWMssOS::doing bsp build ... 
TRACE::2020-10-17.20:43:48::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-17.20:43:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-17.20:43:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-17.20:43:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-17.20:43:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-17.20:43:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-17.20:43:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-17.20:43:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-17.20:43:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-17.20:43:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-17.20:43:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-17.20:43:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-17.20:43:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-17.20:43:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-17.20:43:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-17.20:43:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-17.20:43:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-17.20:43:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-17.20:43:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-17.20:43:49::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-17.20:43:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-17.20:43:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-17.20:43:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-17.20:43:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-17.20:43:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-17.20:43:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-17.20:43:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:49::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-17.20:43:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-17.20:43:50::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-17.20:43:50::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-17.20:43:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-17.20:43:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-17.20:43:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-17.20:43:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:43:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:43:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:43:50::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-17.20:43:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-17.20:43:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-17.20:43:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-17.20:43:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:51::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-17.20:43:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-17.20:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-17.20:43:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-17.20:43:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:52::SCWMssOS::"Compiling emacps"

TRACE::2020-10-17.20:43:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-17.20:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:43:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:43:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:43:53::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-17.20:43:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-17.20:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-17.20:43:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-17.20:43:53::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-17.20:43:53::SCWMssOS::"Compiling gpio"

TRACE::2020-10-17.20:43:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-17.20:43:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:43:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:43:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:43:54::SCWMssOS::"Compiling qspips"

TRACE::2020-10-17.20:43:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-17.20:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:43:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:43:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:43:55::SCWMssOS::"Compiling scugic"

TRACE::2020-10-17.20:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-17.20:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-17.20:43:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-17.20:43:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:56::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-17.20:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-17.20:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:43:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:43:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:43:56::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-17.20:43:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-17.20:43:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-17.20:43:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-17.20:43:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-17.20:43:57::SCWMssOS::"Compiling sdps"

TRACE::2020-10-17.20:43:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-17.20:43:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-17.20:43:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-17.20:43:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-17.20:43:58::SCWMssOS::"Compiling standalone"

TRACE::2020-10-17.20:44:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-17.20:44:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:44:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:44:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:44:01::SCWMssOS::"Compiling uartps"

TRACE::2020-10-17.20:44:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-17.20:44:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-17.20:44:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-17.20:44:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-17.20:44:02::SCWMssOS::"Compiling usbps"

TRACE::2020-10-17.20:44:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-17.20:44:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-17.20:44:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-17.20:44:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-17.20:44:02::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-17.20:44:03::SCWMssOS::'Finished building libraries'

TRACE::2020-10-17.20:44:03::SCWMssOS::Copying to export directory.
TRACE::2020-10-17.20:44:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-17.20:44:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-17.20:44:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-17.20:44:03::SCWSystem::Completed Processing the sysconfig Convolution_Accel_HW
LOG::2020-10-17.20:44:03::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accel_HW
TRACE::2020-10-17.20:44:03::SCWPlatform::Started preparing the platform 
TRACE::2020-10-17.20:44:03::SCWSystem::Writing the bif file for system config Convolution_Accel_HW
TRACE::2020-10-17.20:44:03::SCWSystem::dir created 
TRACE::2020-10-17.20:44:03::SCWSystem::Writing the bif 
TRACE::2020-10-17.20:44:03::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-17.20:44:03::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-17.20:44:03::SCWPlatform::Completed generating the platform
TRACE::2020-10-17.20:44:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:44:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-17.20:44:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-17.20:44:03::SCWMssOS::Commit changes completed.
TRACE::2020-10-17.20:44:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:44:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-17.20:44:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-17.20:44:03::SCWMssOS::Commit changes completed.
TRACE::2020-10-17.20:44:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:44:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:44:03::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:44:03::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:44:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:44:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:44:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:44:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-17.20:44:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:44:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:44:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:44:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:44:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:44:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:44:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:44:04::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accel_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accel_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accel_HW",
	"systems":	[{
			"systemName":	"Convolution_Accel_HW",
			"systemDesc":	"Convolution_Accel_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accel_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"15d8aef540c3bc343f613d0d6eef1467",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"53e8733268af13d027e85ac3879ac8bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-17.20:44:04::SCWPlatform::updated the xpfm file.
TRACE::2020-10-17.20:44:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw
TRACE::2020-10-17.20:44:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-10-17.20:44:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-17.20:44:04::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-10-17.20:44:04::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-10-17.20:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-17.20:44:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-17.20:44:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-17.20:44:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
