<dec f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.h' l='47' type='bool llvm::RISCVTargetMachine::isNoopAddrSpaceCast(unsigned int SrcAS, unsigned int DstAS) const'/>
<inh f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='302' c='_ZNK4llvm13TargetMachine19isNoopAddrSpaceCastEjj'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='118' ll='121' type='bool llvm::RISCVTargetMachine::isNoopAddrSpaceCast(unsigned int SrcAS, unsigned int DstAS) const'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='114'>// A RISC-V hart has a single byte-addressable address space of 2^XLEN bytes
// for all memory accesses, so it is reasonable to assume that an
// implementation has no-op address space casts. If an implementation makes a
// change to this, they can override it here.</doc>
