
---------- Begin Simulation Statistics ----------
host_inst_rate                                 169263                       # Simulator instruction rate (inst/s)
host_mem_usage                                 336940                       # Number of bytes of host memory used
host_seconds                                   118.16                       # Real time elapsed on the host
host_tick_rate                             1414544919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.167142                       # Number of seconds simulated
sim_ticks                                167141919000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5610031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56653.247997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53672.768823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   199709837500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 188983053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521023                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55451.290689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 54346.466911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     425200497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026144                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2757                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    266895499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4911                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  6499.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50814.851464                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672799                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     24289499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5903332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56650.639125                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 53673.707165                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2370538                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    200135037997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598441                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3532794                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 189249948999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.589363                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            603.507839                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5903332                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56650.639125                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 53673.707165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2370538                       # number of overall hits
system.cpu.dcache.overall_miss_latency   200135037997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598441                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3532794                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 189249948999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597279                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524220                       # number of replacements
system.cpu.dcache.sampled_refs                3525070                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                603.507839                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2371664                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13499275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 32730.130058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 29299.070848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13493739                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      181194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5536                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    151359000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5166                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2611.522934                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13499275                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 32730.130058                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 29299.070848                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13493739                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       181194000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5536                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                369                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    151359000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5166                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.359609                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            184.119570                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13499275                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 32730.130058                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 29299.070848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13493739                       # number of overall hits
system.cpu.icache.overall_miss_latency      181194000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5536                       # number of overall misses
system.cpu.icache.overall_mshr_hits               369                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    151359000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5167                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                184.119570                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13493739                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.ReadExReq_accesses                     4047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52215.221151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40133.185075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            211315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4047                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       162419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4047                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       52352.862339                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40256.436056                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                           2952                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           184451594000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.999163                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      3523238                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency      141832965000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.999163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 3523237                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     914                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    52054.704595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40028.446389                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            47578000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       914                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       36586000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  914                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.001083                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530237                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        52352.704417                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40256.294645                       # average overall mshr miss latency
system.l2.demand_hits                            2952                       # number of demand (read+write) hits
system.l2.demand_miss_latency            184662909000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.999164                       # miss rate for demand accesses
system.l2.demand_misses                       3527285                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       141995384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.999164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  3527284                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.264991                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000554                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4341.619253                       # Average occupied blocks per context
system.l2.occ_blocks::1                      9.069895                       # Average occupied blocks per context
system.l2.overall_accesses                    3530237                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       52352.704417                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40256.294645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                           2952                       # number of overall hits
system.l2.overall_miss_latency           184662909000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.999164                       # miss rate for overall accesses
system.l2.overall_misses                      3527285                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      141995384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.999164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3527284                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  no_value                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                             0                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3522408                       # number of replacements
system.l2.sampled_refs                        3526829                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4350.689148                       # Cycle average of tags in use
system.l2.total_refs                             3820                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                214181654                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4468882                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4660304                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20631                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241354                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5385200                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          54044                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        50520                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     38832362                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.265597                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.723342                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     32112646     82.70%     82.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4287122     11.04%     93.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      2006922      5.17%     98.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       137233      0.35%     99.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91502      0.24%     99.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        78865      0.20%     99.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        36274      0.09%     99.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31278      0.08%     99.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        50520      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     38832362                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20291                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21902322                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    12.010218                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              12.010218                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     24045147                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          347                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        87410                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33930562                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7661808                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6439632                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2934989                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1419                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       685774                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3996624                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3405297                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591327                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3828105                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3237432                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590673                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168519                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167865                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             654                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5385200                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3225483                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10641863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35312374                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        313855                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.044838                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3225483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4522926                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.294019                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     41767351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.845454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.057622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       34351031     82.24%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936377      2.24%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74935      0.18%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          61609      0.15%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4083658      9.78%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56917      0.14%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82360      0.20%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35789      0.09%     95.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2084675      4.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     41767351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              78334832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2327335                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              364439                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.118850                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4003045                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168519                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12097348                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13662331                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655285                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7927215                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.113756                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14255248                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23230                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      14398533                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8758356                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        19787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       186258                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32629221                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3834526                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18817                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14274141                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       418093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2934989                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       938329                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         3645                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        33257                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          596                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6247423                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        42162                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          596                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        16120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.083262                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.083262                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10277132     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4219      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3839055     26.86%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       170148      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14292958                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9470                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000663                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           66      0.70%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5313     56.10%     56.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4091     43.20%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     41767351                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.342204                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.737929                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     31785450     76.10%     76.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7479518     17.91%     94.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1095498      2.62%     96.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1128563      2.70%     99.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       175877      0.42%     99.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86248      0.21%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        11593      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4383      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          221      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     41767351                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.119007                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32264781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14292958                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22245302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          500                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31592971                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3225543                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3225483                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              60                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        68372                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2804                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8758356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       186258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              120102183                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     19489587                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4761180                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8229384                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        24306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          264                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53186391                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33022856                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27476224                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6577872                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2934989                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4535507                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19220279                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7690432                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                908688                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
