{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 11:35:39 2013 " "Info: Processing started: Fri Jun 28 11:35:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sbor -c sbor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sbor -c sbor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100 " "Info: Assuming node \"clk100\" is an undefined clock" {  } { { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_reserved_tck " "Info: Assuming node \"altera_reserved_tck\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_reserved_tck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk100 register fpga_bus:inst2\|otstup1\[1\] register main_block:inst20\|label_mem_for_block5\[14\] -7.627 ns " "Info: Slack time is -7.627 ns for clock \"clk100\" between source register \"fpga_bus:inst2\|otstup1\[1\]\" and destination register \"main_block:inst20\|label_mem_for_block5\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "39.6 MHz 25.254 ns " "Info: Fmax is 39.6 MHz (period= 25.254 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.802 ns + Largest register register " "Info: + Largest register to register requirement is 4.802 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk100 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk100\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk100 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"clk100\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.016 ns + Largest " "Info: + Largest clock skew is 0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk100 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns clk100~input 2 COMB IOIBUF_X34_Y12_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 1; COMB Node = 'clk100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { clk100 clk100~input } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.150 ns clk100~inputclkctrl 3 COMB CLKCTRL_G9 1546 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G9; Fanout = 1546; COMB Node = 'clk100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { clk100~input clk100~inputclkctrl } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.613 ns) 2.656 ns main_block:inst20\|label_mem_for_block5\[14\] 4 REG FF_X17_Y8_N17 1 " "Info: 4: + IC(0.893 ns) + CELL(0.613 ns) = 2.656 ns; Loc. = FF_X17_Y8_N17; Fanout = 1; REG Node = 'main_block:inst20\|label_mem_for_block5\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk100~inputclkctrl main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 58.73 % ) " "Info: Total cell delay = 1.560 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 41.27 % ) " "Info: Total interconnect delay = 1.096 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk100 clk100~input clk100~inputclkctrl main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.000ns 0.203ns 0.893ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"clk100\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk100 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns clk100~input 2 COMB IOIBUF_X34_Y12_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 1; COMB Node = 'clk100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { clk100 clk100~input } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.150 ns clk100~inputclkctrl 3 COMB CLKCTRL_G9 1546 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G9; Fanout = 1546; COMB Node = 'clk100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { clk100~input clk100~inputclkctrl } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.613 ns) 2.640 ns fpga_bus:inst2\|otstup1\[1\] 4 REG FF_X23_Y11_N5 1 " "Info: 4: + IC(0.877 ns) + CELL(0.613 ns) = 2.640 ns; Loc. = FF_X23_Y11_N5; Fanout = 1; REG Node = 'fpga_bus:inst2\|otstup1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk100~inputclkctrl fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "fpga_bus.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/fpga_bus.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 59.09 % ) " "Info: Total cell delay = 1.560 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.080 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.080 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk100 clk100~input clk100~inputclkctrl fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} fpga_bus:inst2|otstup1[1] {} } { 0.000ns 0.000ns 0.203ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk100 clk100~input clk100~inputclkctrl main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.000ns 0.203ns 0.893ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk100 clk100~input clk100~inputclkctrl fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} fpga_bus:inst2|otstup1[1] {} } { 0.000ns 0.000ns 0.203ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns - " "Info: - Micro clock to output delay of source is 0.232 ns" {  } { { "fpga_bus.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/fpga_bus.vhd" 177 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 113 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk100 clk100~input clk100~inputclkctrl main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.000ns 0.203ns 0.893ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk100 clk100~input clk100~inputclkctrl fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} fpga_bus:inst2|otstup1[1] {} } { 0.000ns 0.000ns 0.203ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.429 ns - Longest register register " "Info: - Longest register to register delay is 12.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fpga_bus:inst2\|otstup1\[1\] 1 REG FF_X23_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y11_N5; Fanout = 1; REG Node = 'fpga_bus:inst2\|otstup1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "fpga_bus.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/fpga_bus.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.155 ns) 0.634 ns main_block:inst20\|N~19 2 COMB LCCOMB_X23_Y11_N2 33 " "Info: 2: + IC(0.479 ns) + CELL(0.155 ns) = 0.634 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 33; COMB Node = 'main_block:inst20\|N~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { fpga_bus:inst2|otstup1[1] main_block:inst20|N~19 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.498 ns) 1.923 ns main_block:inst20\|Add22~3 3 COMB LCCOMB_X19_Y11_N18 2 " "Info: 3: + IC(0.791 ns) + CELL(0.498 ns) = 1.923 ns; Loc. = LCCOMB_X19_Y11_N18; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { main_block:inst20|N~19 main_block:inst20|Add22~3 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.989 ns main_block:inst20\|Add22~5 4 COMB LCCOMB_X19_Y11_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.989 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add22~3 main_block:inst20|Add22~5 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.055 ns main_block:inst20\|Add22~7 5 COMB LCCOMB_X19_Y11_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 2.055 ns; Loc. = LCCOMB_X19_Y11_N22; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add22~5 main_block:inst20|Add22~7 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.121 ns main_block:inst20\|Add22~9 6 COMB LCCOMB_X19_Y11_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 2.121 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add22~7 main_block:inst20|Add22~9 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.187 ns main_block:inst20\|Add22~11 7 COMB LCCOMB_X19_Y11_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 2.187 ns; Loc. = LCCOMB_X19_Y11_N26; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add22~9 main_block:inst20|Add22~11 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.723 ns main_block:inst20\|Add22~12 8 COMB LCCOMB_X19_Y11_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.536 ns) = 2.723 ns; Loc. = LCCOMB_X19_Y11_N28; Fanout = 2; COMB Node = 'main_block:inst20\|Add22~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { main_block:inst20|Add22~11 main_block:inst20|Add22~12 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.498 ns) 4.186 ns main_block:inst20\|Add23~11 9 COMB LCCOMB_X18_Y10_N10 2 " "Info: 9: + IC(0.965 ns) + CELL(0.498 ns) = 4.186 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 2; COMB Node = 'main_block:inst20\|Add23~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { main_block:inst20|Add22~12 main_block:inst20|Add23~11 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 4.252 ns main_block:inst20\|Add23~13 10 COMB LCCOMB_X18_Y10_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 4.252 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 2; COMB Node = 'main_block:inst20\|Add23~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add23~11 main_block:inst20|Add23~13 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 4.318 ns main_block:inst20\|Add23~15 11 COMB LCCOMB_X18_Y10_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 4.318 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'main_block:inst20\|Add23~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { main_block:inst20|Add23~13 main_block:inst20|Add23~15 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 4.854 ns main_block:inst20\|Add23~16 12 COMB LCCOMB_X18_Y10_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.536 ns) = 4.854 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'main_block:inst20\|Add23~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { main_block:inst20|Add23~15 main_block:inst20|Add23~16 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.285 ns) 6.178 ns main_block:inst20\|Add24~57 13 COMB LCCOMB_X18_Y8_N30 2 " "Info: 13: + IC(1.039 ns) + CELL(0.285 ns) = 6.178 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 2; COMB Node = 'main_block:inst20\|Add24~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { main_block:inst20|Add23~16 main_block:inst20|Add24~57 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.498 ns) 6.955 ns main_block:inst20\|Add24~87 14 COMB LCCOMB_X18_Y8_N2 2 " "Info: 14: + IC(0.279 ns) + CELL(0.498 ns) = 6.955 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'main_block:inst20\|Add24~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { main_block:inst20|Add24~57 main_block:inst20|Add24~87 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 7.491 ns main_block:inst20\|Add24~88 15 COMB LCCOMB_X18_Y8_N4 1 " "Info: 15: + IC(0.000 ns) + CELL(0.536 ns) = 7.491 ns; Loc. = LCCOMB_X18_Y8_N4; Fanout = 1; COMB Node = 'main_block:inst20\|Add24~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { main_block:inst20|Add24~87 main_block:inst20|Add24~88 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.425 ns) 8.709 ns main_block:inst20\|Add24~114 16 COMB LCCOMB_X18_Y6_N28 3 " "Info: 16: + IC(0.793 ns) + CELL(0.425 ns) = 8.709 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 3; COMB Node = 'main_block:inst20\|Add24~114'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { main_block:inst20|Add24~88 main_block:inst20|Add24~114 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.432 ns) 9.432 ns main_block:inst20\|process_0~75 17 COMB LCCOMB_X18_Y6_N18 1 " "Info: 17: + IC(0.291 ns) + CELL(0.432 ns) = 9.432 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 1; COMB Node = 'main_block:inst20\|process_0~75'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { main_block:inst20|Add24~114 main_block:inst20|process_0~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.155 ns) 9.814 ns main_block:inst20\|process_0~76 18 COMB LCCOMB_X18_Y6_N12 2 " "Info: 18: + IC(0.227 ns) + CELL(0.155 ns) = 9.814 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'main_block:inst20\|process_0~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { main_block:inst20|process_0~75 main_block:inst20|process_0~76 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.353 ns) 10.468 ns main_block:inst20\|label_mem_for_block5\[15\]~1 19 COMB LCCOMB_X18_Y6_N10 16 " "Info: 19: + IC(0.301 ns) + CELL(0.353 ns) = 10.468 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 16; COMB Node = 'main_block:inst20\|label_mem_for_block5\[15\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { main_block:inst20|process_0~76 main_block:inst20|label_mem_for_block5[15]~1 } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.708 ns) 12.429 ns main_block:inst20\|label_mem_for_block5\[14\] 20 REG FF_X17_Y8_N17 1 " "Info: 20: + IC(1.253 ns) + CELL(0.708 ns) = 12.429 ns; Loc. = FF_X17_Y8_N17; Fanout = 1; REG Node = 'main_block:inst20\|label_mem_for_block5\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { main_block:inst20|label_mem_for_block5[15]~1 main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "main_block.vhd" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_block.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.011 ns ( 48.36 % ) " "Info: Total cell delay = 6.011 ns ( 48.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.418 ns ( 51.64 % ) " "Info: Total interconnect delay = 6.418 ns ( 51.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.429 ns" { fpga_bus:inst2|otstup1[1] main_block:inst20|N~19 main_block:inst20|Add22~3 main_block:inst20|Add22~5 main_block:inst20|Add22~7 main_block:inst20|Add22~9 main_block:inst20|Add22~11 main_block:inst20|Add22~12 main_block:inst20|Add23~11 main_block:inst20|Add23~13 main_block:inst20|Add23~15 main_block:inst20|Add23~16 main_block:inst20|Add24~57 main_block:inst20|Add24~87 main_block:inst20|Add24~88 main_block:inst20|Add24~114 main_block:inst20|process_0~75 main_block:inst20|process_0~76 main_block:inst20|label_mem_for_block5[15]~1 main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.429 ns" { fpga_bus:inst2|otstup1[1] {} main_block:inst20|N~19 {} main_block:inst20|Add22~3 {} main_block:inst20|Add22~5 {} main_block:inst20|Add22~7 {} main_block:inst20|Add22~9 {} main_block:inst20|Add22~11 {} main_block:inst20|Add22~12 {} main_block:inst20|Add23~11 {} main_block:inst20|Add23~13 {} main_block:inst20|Add23~15 {} main_block:inst20|Add23~16 {} main_block:inst20|Add24~57 {} main_block:inst20|Add24~87 {} main_block:inst20|Add24~88 {} main_block:inst20|Add24~114 {} main_block:inst20|process_0~75 {} main_block:inst20|process_0~76 {} main_block:inst20|label_mem_for_block5[15]~1 {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.479ns 0.791ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.965ns 0.000ns 0.000ns 0.000ns 1.039ns 0.279ns 0.000ns 0.793ns 0.291ns 0.227ns 0.301ns 1.253ns } { 0.000ns 0.155ns 0.498ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.498ns 0.066ns 0.066ns 0.536ns 0.285ns 0.498ns 0.536ns 0.425ns 0.432ns 0.155ns 0.353ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk100 clk100~input clk100~inputclkctrl main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.000ns 0.203ns 0.893ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk100 clk100~input clk100~inputclkctrl fpga_bus:inst2|otstup1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} fpga_bus:inst2|otstup1[1] {} } { 0.000ns 0.000ns 0.203ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.429 ns" { fpga_bus:inst2|otstup1[1] main_block:inst20|N~19 main_block:inst20|Add22~3 main_block:inst20|Add22~5 main_block:inst20|Add22~7 main_block:inst20|Add22~9 main_block:inst20|Add22~11 main_block:inst20|Add22~12 main_block:inst20|Add23~11 main_block:inst20|Add23~13 main_block:inst20|Add23~15 main_block:inst20|Add23~16 main_block:inst20|Add24~57 main_block:inst20|Add24~87 main_block:inst20|Add24~88 main_block:inst20|Add24~114 main_block:inst20|process_0~75 main_block:inst20|process_0~76 main_block:inst20|label_mem_for_block5[15]~1 main_block:inst20|label_mem_for_block5[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.429 ns" { fpga_bus:inst2|otstup1[1] {} main_block:inst20|N~19 {} main_block:inst20|Add22~3 {} main_block:inst20|Add22~5 {} main_block:inst20|Add22~7 {} main_block:inst20|Add22~9 {} main_block:inst20|Add22~11 {} main_block:inst20|Add22~12 {} main_block:inst20|Add23~11 {} main_block:inst20|Add23~13 {} main_block:inst20|Add23~15 {} main_block:inst20|Add23~16 {} main_block:inst20|Add24~57 {} main_block:inst20|Add24~87 {} main_block:inst20|Add24~88 {} main_block:inst20|Add24~114 {} main_block:inst20|process_0~75 {} main_block:inst20|process_0~76 {} main_block:inst20|label_mem_for_block5[15]~1 {} main_block:inst20|label_mem_for_block5[14] {} } { 0.000ns 0.479ns 0.791ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.965ns 0.000ns 0.000ns 0.000ns 1.039ns 0.279ns 0.000ns 0.793ns 0.291ns 0.227ns 0.301ns 1.253ns } { 0.000ns 0.155ns 0.498ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.498ns 0.066ns 0.066ns 0.536ns 0.285ns 0.498ns 0.536ns 0.425ns 0.432ns 0.155ns 0.353ns 0.708ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk100' 12938 " "Warning: Can't achieve timing requirement Clock Setup: 'clk100' along 12938 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_reserved_tck register sld_hub:auto_hub\|node_ena\[1\]~reg0 register sld_hub:auto_hub\|tdo 879 ps " "Info: Slack time is 879 ps for clock \"altera_reserved_tck\" between source register \"sld_hub:auto_hub\|node_ena\[1\]~reg0\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "121.33 MHz 8.242 ns " "Info: Fmax is 121.33 MHz (period= 8.242 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.787 ns + Largest register register " "Info: + Largest register to register requirement is 4.787 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_reserved_tck 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_reserved_tck\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_reserved_tck 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_reserved_tck\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns + Largest " "Info: + Largest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.983 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_reserved_tck\" to destination register is 3.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.613 ns) 3.983 ns sld_hub:auto_hub\|tdo 5 REG FF_X24_Y16_N11 2 " "Info: 5: + IC(0.877 ns) + CELL(0.613 ns) = 3.983 ns; Loc. = FF_X24_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.17 % ) " "Info: Total cell delay = 1.560 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 60.83 % ) " "Info: Total interconnect delay = 2.423 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.982 ns - Longest register " "Info: - Longest clock path from clock \"altera_reserved_tck\" to source register is 3.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.613 ns) 3.982 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 5 REG FF_X25_Y17_N19 8 " "Info: 5: + IC(0.876 ns) + CELL(0.613 ns) = 3.982 ns; Loc. = FF_X25_Y17_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.18 % ) " "Info: Total cell delay = 1.560 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 60.82 % ) " "Info: Total interconnect delay = 2.422 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns - " "Info: - Micro clock to output delay of source is 0.232 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns - " "Info: - Micro setup delay of destination is -0.018 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.908 ns - Longest register register " "Info: - Longest register to register delay is 3.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|node_ena\[1\]~reg0 1 REG FF_X25_Y17_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X25_Y17_N19; Fanout = 8; REG Node = 'sld_hub:auto_hub\|node_ena\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 941 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.424 ns) 1.316 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 2 COMB LCCOMB_X24_Y16_N12 5 " "Info: 2: + IC(0.892 ns) + CELL(0.424 ns) = 1.316 ns; Loc. = LCCOMB_X24_Y16_N12; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sdr~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 838 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.358 ns) 1.976 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X24_Y16_N14 18 " "Info: 3: + IC(0.302 ns) + CELL(0.358 ns) = 1.976 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.285 ns) 2.520 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X24_Y16_N28 1 " "Info: 4: + IC(0.259 ns) + CELL(0.285 ns) = 2.520 ns; Loc. = LCCOMB_X24_Y16_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.155 ns) 2.901 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X24_Y16_N26 1 " "Info: 5: + IC(0.226 ns) + CELL(0.155 ns) = 2.901 ns; Loc. = LCCOMB_X24_Y16_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.285 ns) 3.420 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X24_Y16_N20 1 " "Info: 6: + IC(0.234 ns) + CELL(0.285 ns) = 3.420 ns; Loc. = LCCOMB_X24_Y16_N20; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.155 ns) 3.804 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X24_Y16_N10 1 " "Info: 7: + IC(0.229 ns) + CELL(0.155 ns) = 3.804 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 3.908 ns sld_hub:auto_hub\|tdo 8 REG FF_X24_Y16_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.104 ns) = 3.908 ns; Loc. = FF_X24_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 45.19 % ) " "Info: Total cell delay = 1.766 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 54.81 % ) " "Info: Total interconnect delay = 2.142 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.908 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.892ns 0.302ns 0.259ns 0.226ns 0.234ns 0.229ns 0.000ns } { 0.000ns 0.424ns 0.358ns 0.285ns 0.155ns 0.285ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|node_ena[1]~reg0 {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { sld_hub:auto_hub|node_ena[1]~reg0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.908 ns" { sld_hub:auto_hub|node_ena[1]~reg0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sdr~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.892ns 0.302ns 0.259ns 0.226ns 0.234ns 0.229ns 0.000ns } { 0.000ns 0.424ns 0.358ns 0.285ns 0.155ns 0.285ns 0.155ns 0.104ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk100 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\] memory sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0 471 ps " "Info: Minimum slack time is 471 ps for clock \"clk100\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\" and destination memory \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.851 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\] 1 REG FF_X28_Y16_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y16_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.083 ns) 0.851 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0 2 MEM M9K_X27_Y16_N0 0 " "Info: 2: + IC(0.768 ns) + CELL(0.083 ns) = 0.851 ns; Loc. = M9K_X27_Y16_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_nvs3.tdf" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/db/altsyncram_nvs3.tdf" 659 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.083 ns ( 9.75 % ) " "Info: Total cell delay = 0.083 ns ( 9.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.768 ns ( 90.25 % ) " "Info: Total interconnect delay = 0.768 ns ( 90.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.768ns } { 0.000ns 0.083ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.380 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 0.380 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk100 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk100\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk100 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk100\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.390 ns + Smallest " "Info: + Smallest clock skew is 0.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 3.039 ns + Longest memory " "Info: + Longest clock path from clock \"clk100\" to destination memory is 3.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk100 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns clk100~input 2 COMB IOIBUF_X34_Y12_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 1; COMB Node = 'clk100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { clk100 clk100~input } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.150 ns clk100~inputclkctrl 3 COMB CLKCTRL_G9 1546 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G9; Fanout = 1546; COMB Node = 'clk100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { clk100~input clk100~inputclkctrl } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(1.003 ns) 3.039 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0 4 MEM M9K_X27_Y16_N0 0 " "Info: 4: + IC(0.886 ns) + CELL(1.003 ns) = 3.039 ns; Loc. = M9K_X27_Y16_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_nvs3:auto_generated\|ram_block1a20~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_nvs3.tdf" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/db/altsyncram_nvs3.tdf" 659 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 64.17 % ) " "Info: Total cell delay = 1.950 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 35.83 % ) " "Info: Total interconnect delay = 1.089 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 1.003ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk100 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns clk100~input 2 COMB IOIBUF_X34_Y12_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 1; COMB Node = 'clk100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { clk100 clk100~input } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.150 ns clk100~inputclkctrl 3 COMB CLKCTRL_G9 1546 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G9; Fanout = 1546; COMB Node = 'clk100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { clk100~input clk100~inputclkctrl } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { -8 -816 -648 8 "clk100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.613 ns) 2.649 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\] 4 REG FF_X28_Y16_N23 1 " "Info: 4: + IC(0.886 ns) + CELL(0.613 ns) = 2.649 ns; Loc. = FF_X28_Y16_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 58.89 % ) " "Info: Total cell delay = 1.560 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 41.11 % ) " "Info: Total interconnect delay = 1.089 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 1.003ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns - " "Info: - Micro clock to output delay of source is 0.232 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1422 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.222 ns + " "Info: + Micro hold delay of destination is 0.222 ns" {  } { { "db/altsyncram_nvs3.tdf" "" { Text "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/db/altsyncram_nvs3.tdf" 659 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 1.003ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.851 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.768ns } { 0.000ns 0.083ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.039 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nvs3:auto_generated|ram_block1a20~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 1.003ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { clk100 clk100~input clk100~inputclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { clk100 {} clk100~input {} clk100~inputclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22] {} } { 0.000ns 0.000ns 0.203ns 0.886ns } { 0.000ns 0.947ns 0.000ns 0.613ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_reserved_tck register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] 579 ps " "Info: Minimum slack time is 579 ps for clock \"altera_reserved_tck\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns + Shortest register register " "Info: + Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] 1 REG FF_X24_Y18_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y18_N17; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.429 ns) 0.429 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~9 2 COMB LCCOMB_X24_Y18_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.429 ns) = 0.429 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 0.533 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] 3 REG FF_X24_Y18_N17 8 " "Info: 3: + IC(0.000 ns) + CELL(0.104 ns) = 0.533 ns; Loc. = FF_X24_Y18_N17; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 100.00 % ) " "Info: Total cell delay = 0.533 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.429ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.046 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.046 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_reserved_tck 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_reserved_tck\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_reserved_tck 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_reserved_tck\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.984 ns + Longest register " "Info: + Longest clock path from clock \"altera_reserved_tck\" to destination register is 3.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.613 ns) 3.984 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] 5 REG FF_X24_Y18_N17 8 " "Info: 5: + IC(0.878 ns) + CELL(0.613 ns) = 3.984 ns; Loc. = FF_X24_Y18_N17; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.16 % ) " "Info: Total cell delay = 1.560 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 60.84 % ) " "Info: Total interconnect delay = 2.424 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.878ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.984 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_reserved_tck\" to source register is 3.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.613 ns) 3.984 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] 5 REG FF_X24_Y18_N17 8 " "Info: 5: + IC(0.878 ns) + CELL(0.613 ns) = 3.984 ns; Loc. = FF_X24_Y18_N17; Fanout = 8; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.16 % ) " "Info: Total cell delay = 1.560 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.424 ns ( 60.84 % ) " "Info: Total interconnect delay = 2.424 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.878ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.878ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns - " "Info: - Micro clock to output delay of source is 0.232 ns" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.878ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~9 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.429ns 0.104ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.984 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.878ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\] altera_reserved_tms altera_reserved_tck 7.439 ns register " "Info: tsu for register \"sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\]\" (data pin = \"altera_reserved_tms\", clock pin = \"altera_reserved_tck\") is 7.439 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.439 ns + Longest pin register " "Info: + Longest pin to register delay is 11.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tms 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'altera_reserved_tms'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tms } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tms~input 2 COMB IOIBUF_X0_Y13_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y13_N22; Fanout = 1; COMB Node = 'altera_reserved_tms~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tms altera_reserved_tms~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.666 ns) 6.613 ns altera_internal_jtag~TMSUTAP 3 COMB JTAG_X1_Y12_N0 23 " "Info: 3: + IC(0.000 ns) + CELL(5.666 ns) = 6.613 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 23; COMB Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { altera_reserved_tms~input altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.344 ns) + CELL(0.424 ns) 9.381 ns sld_hub:auto_hub\|irf_proc~0 4 COMB LCCOMB_X25_Y16_N30 3 " "Info: 4: + IC(2.344 ns) + CELL(0.424 ns) = 9.381 ns; Loc. = LCCOMB_X25_Y16_N30; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.155 ns) 10.272 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2 5 COMB LCCOMB_X25_Y17_N12 8 " "Info: 5: + IC(0.736 ns) + CELL(0.155 ns) = 10.272 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 8; COMB Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.708 ns) 11.439 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\] 6 REG FF_X24_Y17_N27 1 " "Info: 6: + IC(0.459 ns) + CELL(0.708 ns) = 11.439 ns; Loc. = FF_X24_Y17_N27; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 69.06 % ) " "Info: Total cell delay = 7.900 ns ( 69.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 30.94 % ) " "Info: Total interconnect delay = 3.539 ns ( 30.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.439 ns" { altera_reserved_tms altera_reserved_tms~input altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.439 ns" { altera_reserved_tms {} altera_reserved_tms~input {} altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][3] {} } { 0.000ns 0.000ns 0.000ns 2.344ns 0.736ns 0.459ns } { 0.000ns 0.947ns 5.666ns 0.424ns 0.155ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.982 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_reserved_tck\" to destination register is 3.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.613 ns) 3.982 ns sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\] 5 REG FF_X24_Y17_N27 1 " "Info: 5: + IC(0.876 ns) + CELL(0.613 ns) = 3.982 ns; Loc. = FF_X24_Y17_N27; Fanout = 1; REG Node = 'sld_hub:auto_hub\|shadow_irf_reg\[1\]\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.18 % ) " "Info: Total cell delay = 1.560 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.422 ns ( 60.82 % ) " "Info: Total interconnect delay = 2.422 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][3] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.439 ns" { altera_reserved_tms altera_reserved_tms~input altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|shadow_irf_reg[1][0]~2 sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.439 ns" { altera_reserved_tms {} altera_reserved_tms~input {} altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|shadow_irf_reg[1][0]~2 {} sld_hub:auto_hub|shadow_irf_reg[1][3] {} } { 0.000ns 0.000ns 0.000ns 2.344ns 0.736ns 0.459ns } { 0.000ns 0.947ns 5.666ns 0.424ns 0.155ns 0.708ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.982 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|shadow_irf_reg[1][3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.982 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|shadow_irf_reg[1][3] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.876ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "altera_reserved_tck altera_reserved_tdo sld_hub:auto_hub\|tdo 11.987 ns register " "Info: tco from clock \"altera_reserved_tck\" to destination pin \"altera_reserved_tdo\" through register \"sld_hub:auto_hub\|tdo\" is 11.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck source 3.983 ns + Longest register " "Info: + Longest clock path from clock \"altera_reserved_tck\" to source register is 3.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.613 ns) 3.983 ns sld_hub:auto_hub\|tdo 5 REG FF_X24_Y16_N11 2 " "Info: 5: + IC(0.877 ns) + CELL(0.613 ns) = 3.983 ns; Loc. = FF_X24_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.17 % ) " "Info: Total cell delay = 1.560 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 60.83 % ) " "Info: Total interconnect delay = 2.423 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.772 ns + Longest register pin " "Info: + Longest register to pin delay is 7.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo 1 REG FF_X24_Y16_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y16_N11; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.155 ns) 0.480 ns sld_hub:auto_hub\|tdo~_wirecell 2 COMB LCCOMB_X24_Y16_N18 1 " "Info: 2: + IC(0.325 ns) + CELL(0.155 ns) = 0.480 ns; Loc. = LCCOMB_X24_Y16_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~_wirecell'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { sld_hub:auto_hub|tdo sld_hub:auto_hub|tdo~_wirecell } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(3.296 ns) 5.053 ns altera_internal_jtag~TDO 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(1.277 ns) + CELL(3.296 ns) = 5.053 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { sld_hub:auto_hub|tdo~_wirecell altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.719 ns) 7.772 ns altera_reserved_tdo~output 4 COMB IOOBUF_X0_Y12_N15 1 " "Info: 4: + IC(0.000 ns) + CELL(2.719 ns) = 7.772 ns; Loc. = IOOBUF_X0_Y12_N15; Fanout = 1; COMB Node = 'altera_reserved_tdo~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { altera_internal_jtag~TDO altera_reserved_tdo~output } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.772 ns altera_reserved_tdo 5 PIN PIN_20 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.772 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tdo~output altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.170 ns ( 79.39 % ) " "Info: Total cell delay = 6.170 ns ( 79.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 20.61 % ) " "Info: Total interconnect delay = 1.602 ns ( 20.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { sld_hub:auto_hub|tdo sld_hub:auto_hub|tdo~_wirecell altera_internal_jtag~TDO altera_reserved_tdo~output altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { sld_hub:auto_hub|tdo {} sld_hub:auto_hub|tdo~_wirecell {} altera_internal_jtag~TDO {} altera_reserved_tdo~output {} altera_reserved_tdo {} } { 0.000ns 0.325ns 1.277ns 0.000ns 0.000ns } { 0.000ns 0.155ns 3.296ns 2.719ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.983 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.983 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.877ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { sld_hub:auto_hub|tdo sld_hub:auto_hub|tdo~_wirecell altera_internal_jtag~TDO altera_reserved_tdo~output altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { sld_hub:auto_hub|tdo {} sld_hub:auto_hub|tdo~_wirecell {} altera_internal_jtag~TDO {} altera_reserved_tdo~output {} altera_reserved_tdo {} } { 0.000ns 0.325ns 1.277ns 0.000ns 0.000ns } { 0.000ns 0.155ns 3.296ns 2.719ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Link LinkOut1 9.684 ns Longest " "Info: Longest tpd from source pin \"Link\" to destination pin \"LinkOut1\" is 9.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Link 1 PIN PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_114; Fanout = 1; PIN Node = 'Link'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Link } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { 624 2040 2208 640 "Link" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns Link~input 2 COMB IOIBUF_X28_Y24_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = IOIBUF_X28_Y24_N15; Fanout = 3; COMB Node = 'Link~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { Link Link~input } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { 624 2040 2208 640 "Link" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.667 ns) + CELL(5.053 ns) 9.684 ns LinkOut1~output 3 COMB IOOBUF_X28_Y0_N23 1 " "Info: 3: + IC(3.667 ns) + CELL(5.053 ns) = 9.684 ns; Loc. = IOOBUF_X28_Y0_N23; Fanout = 1; COMB Node = 'LinkOut1~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.720 ns" { Link~input LinkOut1~output } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { 544 2264 2440 560 "LinkOut1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 9.684 ns LinkOut1 4 PIN PIN_65 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 9.684 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'LinkOut1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { LinkOut1~output LinkOut1 } "NODE_NAME" } } { "main_part.bdf" "" { Schematic "E:/NET/במנ-3 ןנמדנאללא סץול/SBOR_FPGA_(20us_ADC)_5K-NewBoard/main_part.bdf" { { 544 2264 2440 560 "LinkOut1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.017 ns ( 62.13 % ) " "Info: Total cell delay = 6.017 ns ( 62.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 37.87 % ) " "Info: Total interconnect delay = 3.667 ns ( 37.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.684 ns" { Link Link~input LinkOut1~output LinkOut1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.684 ns" { Link {} Link~input {} LinkOut1~output {} LinkOut1 {} } { 0.000ns 0.000ns 3.667ns 0.000ns } { 0.000ns 0.964ns 5.053ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\] altera_reserved_tdi altera_reserved_tck -0.897 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\]\" (data pin = \"altera_reserved_tdi\", clock pin = \"altera_reserved_tck\") is -0.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_reserved_tck destination 3.980 ns + Longest register " "Info: + Longest clock path from clock \"altera_reserved_tck\" to destination register is 3.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tck 1 CLK PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_16; Fanout = 1; CLK Node = 'altera_reserved_tck'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tck~input 2 COMB IOIBUF_X0_Y14_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tck altera_reserved_tck~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.947 ns altera_internal_jtag~TCKUTAP 3 COMB JTAG_X1_Y12_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.947 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { altera_reserved_tck~input altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.000 ns) 2.493 ns altera_internal_jtag~TCKUTAPclkctrl 4 COMB CLKCTRL_G3 324 " "Info: 4: + IC(1.546 ns) + CELL(0.000 ns) = 2.493 ns; Loc. = CLKCTRL_G3; Fanout = 324; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.613 ns) 3.980 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\] 5 REG FF_X22_Y15_N29 3 " "Info: 5: + IC(0.874 ns) + CELL(0.613 ns) = 3.980 ns; Loc. = FF_X22_Y15_N29; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.20 % ) " "Info: Total cell delay = 1.560 ns ( 39.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 60.80 % ) " "Info: Total interconnect delay = 2.420 ns ( 60.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.980 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.874ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.063 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_reserved_tdi 1 PIN PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_15; Fanout = 1; PIN Node = 'altera_reserved_tdi'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reserved_tdi } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.947 ns) 0.947 ns altera_reserved_tdi~input 2 COMB IOIBUF_X0_Y14_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.947 ns) = 0.947 ns; Loc. = IOIBUF_X0_Y14_N15; Fanout = 1; COMB Node = 'altera_reserved_tdi~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { altera_reserved_tdi altera_reserved_tdi~input } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.369 ns) 3.316 ns altera_internal_jtag~TDIUTAP 3 COMB JTAG_X1_Y12_N0 9 " "Info: 3: + IC(0.000 ns) + CELL(2.369 ns) = 3.316 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 9; COMB Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { altera_reserved_tdi~input altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.155 ns) 4.959 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\]~feeder 4 COMB LCCOMB_X22_Y15_N28 1 " "Info: 4: + IC(1.488 ns) + CELL(0.155 ns) = 4.959 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 5.063 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\] 5 REG FF_X22_Y15_N29 3 " "Info: 5: + IC(0.000 ns) + CELL(0.104 ns) = 5.063 ns; Loc. = FF_X22_Y15_N29; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[74\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.575 ns ( 70.61 % ) " "Info: Total cell delay = 3.575 ns ( 70.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.488 ns ( 29.39 % ) " "Info: Total interconnect delay = 1.488 ns ( 29.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { altera_reserved_tdi altera_reserved_tdi~input altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.063 ns" { altera_reserved_tdi {} altera_reserved_tdi~input {} altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] {} } { 0.000ns 0.000ns 0.000ns 1.488ns 0.000ns } { 0.000ns 0.947ns 2.369ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.980 ns" { altera_reserved_tck altera_reserved_tck~input altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.980 ns" { altera_reserved_tck {} altera_reserved_tck~input {} altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] {} } { 0.000ns 0.000ns 0.000ns 1.546ns 0.874ns } { 0.000ns 0.947ns 0.000ns 0.000ns 0.613ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { altera_reserved_tdi altera_reserved_tdi~input altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.063 ns" { altera_reserved_tdi {} altera_reserved_tdi~input {} altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] {} } { 0.000ns 0.000ns 0.000ns 1.488ns 0.000ns } { 0.000ns 0.947ns 2.369ns 0.155ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 11:35:42 2013 " "Info: Processing ended: Fri Jun 28 11:35:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
