Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/add_sub_top_isim_beh.exe -prj /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/add_sub_top_beh.prj work.add_sub_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/full_adder.v" into library work
Analyzing Verilog file "/home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/seven_bt_ad_sub.v" into library work
Analyzing Verilog file "/home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/add_sub_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94676 KB
Fuse CPU Usage: 1250 ms
Compiling module full_adder
Compiling module seven_bt_ad_sub
Compiling module add_sub_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/ubermensch/Academics/sems/sem8/cs220/cs220/codes/lab_4_2/add_sub_top_isim_beh.exe
Fuse Memory Usage: 654912 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 420 ms
