Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08e4ebf56723422a933c2cde68228a46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port ZERO [E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v:142]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v:153]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [E:/private/GitHub/CPU_for_Basys3/multi_period-CPU/multi_period-CPU.srcs/sources_1/new/CPU.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLOCK_DIV
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MUX_2bits_32
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.MUX_2bits_5
Compiling module xil_defaultlib.MUX_1bit_32
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.DFF_FOR_CU
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.FOUR_TO_7SEG
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_sim_behav
