{
  "module_name": "pipeline.json",
  "hash_id": "64666e68e4dfaab60dcf63ffa11fd5f0c16e36a3fff7ae0d3d17b92ae3bc7603",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/pipeline.json",
  "human_readable_source": "[\n  {\n    \"ArchStdEvent\": \"STALL_FRONTEND\"\n  },\n  {\n    \"ArchStdEvent\": \"STALL_BACKEND\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of EAGA pipeline.\",\n    \"EventCode\": \"0x1A0\",\n    \"EventName\": \"EAGA_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of EAGA pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of EAGB pipeline.\",\n    \"EventCode\": \"0x1A1\",\n    \"EventName\": \"EAGB_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of EAGB pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of EXA pipeline.\",\n    \"EventCode\": \"0x1A2\",\n    \"EventName\": \"EXA_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of EXA pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of EXB pipeline.\",\n    \"EventCode\": \"0x1A3\",\n    \"EventName\": \"EXB_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of EXB pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of FLA pipeline.\",\n    \"EventCode\": \"0x1A4\",\n    \"EventName\": \"FLA_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of FLA pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of FLB pipeline.\",\n    \"EventCode\": \"0x1A5\",\n    \"EventName\": \"FLB_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of FLB pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of PRX pipeline.\",\n    \"EventCode\": \"0x1A6\",\n    \"EventName\": \"PRX_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of PRX pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of 1's in the predicate bits of request in FLA pipeline, where it is corrected so that it becomes 16 when all bits are 1.\",\n    \"EventCode\": \"0x1B4\",\n    \"EventName\": \"FLA_VAL_PRD_CNT\",\n    \"BriefDescription\": \"This event counts the number of 1's in the predicate bits of request in FLA pipeline, where it is corrected so that it becomes 16 when all bits are 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of 1's in the predicate bits of request in FLB pipeline, where it is corrected so that it becomes 16 when all bits are 1.\",\n    \"EventCode\": \"0x1B5\",\n    \"EventName\": \"FLB_VAL_PRD_CNT\",\n    \"BriefDescription\": \"This event counts the number of 1's in the predicate bits of request in FLB pipeline, where it is corrected so that it becomes 16 when all bits are 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of L1D cache pipeline#0.\",\n    \"EventCode\": \"0x240\",\n    \"EventName\": \"L1_PIPE0_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of L1D cache pipeline#0.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of L1D cache pipeline#1.\",\n    \"EventCode\": \"0x241\",\n    \"EventName\": \"L1_PIPE1_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of L1D cache pipeline#1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1.\",\n    \"EventCode\": \"0x250\",\n    \"EventName\": \"L1_PIPE0_VAL_IU_TAG_ADRS_SCE\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#0 that its pfe bit of tagged address is 1.\",\n    \"EventCode\": \"0x251\",\n    \"EventName\": \"L1_PIPE0_VAL_IU_TAG_ADRS_PFE\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#0 that its pfe bit of tagged address is 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1.\",\n    \"EventCode\": \"0x252\",\n    \"EventName\": \"L1_PIPE1_VAL_IU_TAG_ADRS_SCE\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#1 that its pfe bit of tagged address is 1.\",\n    \"EventCode\": \"0x253\",\n    \"EventName\": \"L1_PIPE1_VAL_IU_TAG_ADRS_PFE\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#1 that its pfe bit of tagged address is 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts completed requests in L1D cache pipeline#0.\",\n    \"EventCode\": \"0x260\",\n    \"EventName\": \"L1_PIPE0_COMP\",\n    \"BriefDescription\": \"This event counts completed requests in L1D cache pipeline#0.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts completed requests in L1D cache pipeline#1.\",\n    \"EventCode\": \"0x261\",\n    \"EventName\": \"L1_PIPE1_COMP\",\n    \"BriefDescription\": \"This event counts completed requests in L1D cache pipeline#1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts completed requests in L1I cache pipeline.\",\n    \"EventCode\": \"0x268\",\n    \"EventName\": \"L1I_PIPE_COMP\",\n    \"BriefDescription\": \"This event counts completed requests in L1I cache pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of L1I cache pipeline.\",\n    \"EventCode\": \"0x269\",\n    \"EventName\": \"L1I_PIPE_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of L1I cache pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts aborted requests in L1D pipelines that due to store-load interlock.\",\n    \"EventCode\": \"0x274\",\n    \"EventName\": \"L1_PIPE_ABORT_STLD_INTLK\",\n    \"BriefDescription\": \"This event counts aborted requests in L1D pipelines that due to store-load interlock.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#0 that its sector cache ID is not 0.\",\n    \"EventCode\": \"0x2A0\",\n    \"EventName\": \"L1_PIPE0_VAL_IU_NOT_SEC0\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#0 that its sector cache ID is not 0.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts requests in L1D cache pipeline#1 that its sector cache ID is not 0.\",\n    \"EventCode\": \"0x2A1\",\n    \"EventName\": \"L1_PIPE1_VAL_IU_NOT_SEC0\",\n    \"BriefDescription\": \"This event counts requests in L1D cache pipeline#1 that its sector cache ID is not 0.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 2 flows because 2 elements could not be combined.\",\n    \"EventCode\": \"0x2B0\",\n    \"EventName\": \"L1_PIPE_COMP_GATHER_2FLOW\",\n    \"BriefDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 2 flows because 2 elements could not be combined.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 1 flow because 2 elements could be combined.\",\n    \"EventCode\": \"0x2B1\",\n    \"EventName\": \"L1_PIPE_COMP_GATHER_1FLOW\",\n    \"BriefDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 1 flow because 2 elements could be combined.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 0 flow because both predicate values are 0.\",\n    \"EventCode\": \"0x2B2\",\n    \"EventName\": \"L1_PIPE_COMP_GATHER_0FLOW\",\n    \"BriefDescription\": \"This event counts the number of times where 2 elements of the gather instructions became 0 flow because both predicate values are 0.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of flows of the scatter instructions.\",\n    \"EventCode\": \"0x2B3\",\n    \"EventName\": \"L1_PIPE_COMP_SCATTER_1FLOW\",\n    \"BriefDescription\": \"This event counts the number of flows of the scatter instructions.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#0, where it is corrected so that it becomes 16 when all bits are 1.\",\n    \"EventCode\": \"0x2B8\",\n    \"EventName\": \"L1_PIPE0_COMP_PRD_CNT\",\n    \"BriefDescription\": \"This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#0, where it is corrected so that it becomes 16 when all bits are 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#1, where it is corrected so that it becomes 16 when all bits are 1.\",\n    \"EventCode\": \"0x2B9\",\n    \"EventName\": \"L1_PIPE1_COMP_PRD_CNT\",\n    \"BriefDescription\": \"This event counts the number of 1's in the predicate bits of request in L1D cache pipeline#1, where it is corrected so that it becomes 16 when all bits are 1.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts valid cycles of L2 cache pipeline.\",\n    \"EventCode\": \"0x330\",\n    \"EventName\": \"L2_PIPE_VAL\",\n    \"BriefDescription\": \"This event counts valid cycles of L2 cache pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts completed requests in L2 cache pipeline.\",\n    \"EventCode\": \"0x350\",\n    \"EventName\": \"L2_PIPE_COMP_ALL\",\n    \"BriefDescription\": \"This event counts completed requests in L2 cache pipeline.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.\",\n    \"EventCode\": \"0x370\",\n    \"EventName\": \"L2_PIPE_COMP_PF_L2MIB_MCH\",\n    \"BriefDescription\": \"This event counts operations where software or hardware prefetch hits an L2 cache refill buffer allocated by demand access.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}