============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 18:45:54 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.293608s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (33.8%)

RUN-1004 : used memory is 270 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7626 instances
RUN-0007 : 5415 luts, 1997 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8019 nets
RUN-1001 : 4454 nets have 2 pins
RUN-1001 : 2591 nets have [3 - 5] pins
RUN-1001 : 486 nets have [6 - 10] pins
RUN-1001 : 247 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     253     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     660     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  57   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7624 instances, 5415 luts, 1997 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.92522e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7624.
PHY-3001 : End clustering;  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.45717e+06, overlap = 223.875
PHY-3002 : Step(2): len = 1.11975e+06, overlap = 233.344
PHY-3002 : Step(3): len = 724965, overlap = 301.25
PHY-3002 : Step(4): len = 576826, overlap = 374.562
PHY-3002 : Step(5): len = 449417, overlap = 411.812
PHY-3002 : Step(6): len = 403113, overlap = 438.562
PHY-3002 : Step(7): len = 382329, overlap = 486.594
PHY-3002 : Step(8): len = 378168, overlap = 511.469
PHY-3002 : Step(9): len = 277984, overlap = 527.281
PHY-3002 : Step(10): len = 262125, overlap = 532.656
PHY-3002 : Step(11): len = 236424, overlap = 535.25
PHY-3002 : Step(12): len = 217779, overlap = 540.406
PHY-3002 : Step(13): len = 210411, overlap = 553.375
PHY-3002 : Step(14): len = 200953, overlap = 555.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66695e-06
PHY-3002 : Step(15): len = 231949, overlap = 545.062
PHY-3002 : Step(16): len = 241548, overlap = 536.594
PHY-3002 : Step(17): len = 213880, overlap = 527.562
PHY-3002 : Step(18): len = 212961, overlap = 531.906
PHY-3002 : Step(19): len = 208853, overlap = 520.625
PHY-3002 : Step(20): len = 209663, overlap = 516.219
PHY-3002 : Step(21): len = 208909, overlap = 518.031
PHY-3002 : Step(22): len = 208485, overlap = 518.719
PHY-3002 : Step(23): len = 201278, overlap = 510.219
PHY-3002 : Step(24): len = 200397, overlap = 508.812
PHY-3002 : Step(25): len = 197750, overlap = 507.375
PHY-3002 : Step(26): len = 194858, overlap = 516.688
PHY-3002 : Step(27): len = 194322, overlap = 515.5
PHY-3002 : Step(28): len = 195032, overlap = 511.656
PHY-3002 : Step(29): len = 189786, overlap = 502.594
PHY-3002 : Step(30): len = 189818, overlap = 496.781
PHY-3002 : Step(31): len = 189287, overlap = 506.438
PHY-3002 : Step(32): len = 186468, overlap = 506.781
PHY-3002 : Step(33): len = 186424, overlap = 506.625
PHY-3002 : Step(34): len = 184184, overlap = 504.219
PHY-3002 : Step(35): len = 183449, overlap = 493.062
PHY-3002 : Step(36): len = 181994, overlap = 485.375
PHY-3002 : Step(37): len = 180812, overlap = 491.188
PHY-3002 : Step(38): len = 178823, overlap = 489.031
PHY-3002 : Step(39): len = 178750, overlap = 487.031
PHY-3002 : Step(40): len = 177929, overlap = 486.5
PHY-3002 : Step(41): len = 177076, overlap = 497.062
PHY-3002 : Step(42): len = 176217, overlap = 488.531
PHY-3002 : Step(43): len = 176421, overlap = 493.438
PHY-3002 : Step(44): len = 174692, overlap = 492.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.3339e-06
PHY-3002 : Step(45): len = 178871, overlap = 488.656
PHY-3002 : Step(46): len = 180068, overlap = 488.906
PHY-3002 : Step(47): len = 184047, overlap = 486.531
PHY-3002 : Step(48): len = 186311, overlap = 483.312
PHY-3002 : Step(49): len = 188832, overlap = 477.906
PHY-3002 : Step(50): len = 190619, overlap = 474.906
PHY-3002 : Step(51): len = 193868, overlap = 467.812
PHY-3002 : Step(52): len = 198354, overlap = 457.938
PHY-3002 : Step(53): len = 200881, overlap = 461.906
PHY-3002 : Step(54): len = 203759, overlap = 444.938
PHY-3002 : Step(55): len = 202765, overlap = 441.5
PHY-3002 : Step(56): len = 203520, overlap = 435.531
PHY-3002 : Step(57): len = 203557, overlap = 427.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66781e-06
PHY-3002 : Step(58): len = 205791, overlap = 434.125
PHY-3002 : Step(59): len = 207782, overlap = 434
PHY-3002 : Step(60): len = 213352, overlap = 429.25
PHY-3002 : Step(61): len = 219444, overlap = 426.281
PHY-3002 : Step(62): len = 223963, overlap = 406.375
PHY-3002 : Step(63): len = 226524, overlap = 403.219
PHY-3002 : Step(64): len = 229300, overlap = 405.906
PHY-3002 : Step(65): len = 233836, overlap = 398.094
PHY-3002 : Step(66): len = 239128, overlap = 378.188
PHY-3002 : Step(67): len = 243064, overlap = 357.531
PHY-3002 : Step(68): len = 247325, overlap = 343.125
PHY-3002 : Step(69): len = 246663, overlap = 318.281
PHY-3002 : Step(70): len = 246907, overlap = 317.594
PHY-3002 : Step(71): len = 247011, overlap = 316.562
PHY-3002 : Step(72): len = 246333, overlap = 312.656
PHY-3002 : Step(73): len = 246659, overlap = 312.906
PHY-3002 : Step(74): len = 247028, overlap = 319.5
PHY-3002 : Step(75): len = 247286, overlap = 315.25
PHY-3002 : Step(76): len = 247246, overlap = 307.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.33356e-05
PHY-3002 : Step(77): len = 250340, overlap = 309.219
PHY-3002 : Step(78): len = 251422, overlap = 309.125
PHY-3002 : Step(79): len = 254873, overlap = 306
PHY-3002 : Step(80): len = 258061, overlap = 309.812
PHY-3002 : Step(81): len = 259802, overlap = 308.531
PHY-3002 : Step(82): len = 263306, overlap = 304.188
PHY-3002 : Step(83): len = 264604, overlap = 306.562
PHY-3002 : Step(84): len = 264547, overlap = 296.25
PHY-3002 : Step(85): len = 265434, overlap = 287.656
PHY-3002 : Step(86): len = 269081, overlap = 287.438
PHY-3002 : Step(87): len = 272714, overlap = 284.938
PHY-3002 : Step(88): len = 275664, overlap = 276.188
PHY-3002 : Step(89): len = 277533, overlap = 275.969
PHY-3002 : Step(90): len = 279511, overlap = 266.094
PHY-3002 : Step(91): len = 280650, overlap = 254.375
PHY-3002 : Step(92): len = 280791, overlap = 258.688
PHY-3002 : Step(93): len = 281108, overlap = 256.219
PHY-3002 : Step(94): len = 281217, overlap = 245.188
PHY-3002 : Step(95): len = 281328, overlap = 244.344
PHY-3002 : Step(96): len = 281516, overlap = 247.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.64529e-05
PHY-3002 : Step(97): len = 284419, overlap = 248.375
PHY-3002 : Step(98): len = 284719, overlap = 247.781
PHY-3002 : Step(99): len = 284848, overlap = 246.438
PHY-3002 : Step(100): len = 285052, overlap = 245.938
PHY-3002 : Step(101): len = 286486, overlap = 239.562
PHY-3001 : Before Legalized: Len = 286486
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 324982, Over = 102.312
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8019.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 405840, over cnt = 1504(4%), over = 10243, worst = 105
PHY-1001 : End global iterations;  0.448684s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.8%)

PHY-1001 : Congestion index: top1 = 135.58, top5 = 89.02, top10 = 69.50, top15 = 58.48.
PHY-3001 : End congestion estimation;  0.548660s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (45.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62693e-06
PHY-3002 : Step(102): len = 296992, overlap = 243.562
PHY-3002 : Step(103): len = 295439, overlap = 263.188
PHY-3002 : Step(104): len = 275724, overlap = 281.625
PHY-3002 : Step(105): len = 264201, overlap = 298.688
PHY-3002 : Step(106): len = 253101, overlap = 303.156
PHY-3002 : Step(107): len = 242462, overlap = 300.625
PHY-3002 : Step(108): len = 241540, overlap = 301.625
PHY-3002 : Step(109): len = 237439, overlap = 312.844
PHY-3002 : Step(110): len = 236829, overlap = 322.375
PHY-3002 : Step(111): len = 230818, overlap = 335.719
PHY-3002 : Step(112): len = 226786, overlap = 346.188
PHY-3002 : Step(113): len = 224897, overlap = 354.125
PHY-3002 : Step(114): len = 221592, overlap = 354.188
PHY-3002 : Step(115): len = 217480, overlap = 360.156
PHY-3002 : Step(116): len = 217206, overlap = 366.031
PHY-3002 : Step(117): len = 216363, overlap = 369.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.25385e-06
PHY-3002 : Step(118): len = 217564, overlap = 359.344
PHY-3002 : Step(119): len = 219120, overlap = 356.875
PHY-3002 : Step(120): len = 226611, overlap = 343.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.50771e-06
PHY-3002 : Step(121): len = 239178, overlap = 323.844
PHY-3002 : Step(122): len = 247982, overlap = 314.25
PHY-3002 : Step(123): len = 278306, overlap = 264.312
PHY-3002 : Step(124): len = 284130, overlap = 231.469
PHY-3002 : Step(125): len = 283601, overlap = 203.656
PHY-3002 : Step(126): len = 284488, overlap = 189.688
PHY-3002 : Step(127): len = 280713, overlap = 171.938
PHY-3002 : Step(128): len = 280632, overlap = 165.656
PHY-3002 : Step(129): len = 278285, overlap = 161.688
PHY-3002 : Step(130): len = 278314, overlap = 164.906
PHY-3002 : Step(131): len = 277129, overlap = 168.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.30154e-05
PHY-3002 : Step(132): len = 298224, overlap = 147.969
PHY-3002 : Step(133): len = 302394, overlap = 144.312
PHY-3002 : Step(134): len = 304955, overlap = 135.281
PHY-3002 : Step(135): len = 308369, overlap = 128.812
PHY-3002 : Step(136): len = 312727, overlap = 121.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.60308e-05
PHY-3002 : Step(137): len = 329458, overlap = 94.9375
PHY-3002 : Step(138): len = 342161, overlap = 81.375
PHY-3002 : Step(139): len = 363878, overlap = 34.7812
PHY-3002 : Step(140): len = 363755, overlap = 35.3125
PHY-3002 : Step(141): len = 357103, overlap = 33.2188
PHY-3002 : Step(142): len = 355437, overlap = 33.4688
PHY-3002 : Step(143): len = 353271, overlap = 35.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.20617e-05
PHY-3002 : Step(144): len = 369719, overlap = 27.0938
PHY-3002 : Step(145): len = 379711, overlap = 20.8125
PHY-3002 : Step(146): len = 390928, overlap = 12.5
PHY-3002 : Step(147): len = 396246, overlap = 4.96875
PHY-3002 : Step(148): len = 392839, overlap = 5.59375
PHY-3002 : Step(149): len = 388528, overlap = 6
PHY-3002 : Step(150): len = 387770, overlap = 7.53125
PHY-3002 : Step(151): len = 387742, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000104123
PHY-3002 : Step(152): len = 403297, overlap = 2.34375
PHY-3002 : Step(153): len = 409396, overlap = 2.3125
PHY-3002 : Step(154): len = 414777, overlap = 2.375
PHY-3002 : Step(155): len = 417271, overlap = 3.40625
PHY-3002 : Step(156): len = 417487, overlap = 3.125
PHY-3002 : Step(157): len = 417145, overlap = 3.65625
PHY-3002 : Step(158): len = 417338, overlap = 2.15625
PHY-3002 : Step(159): len = 417163, overlap = 1.3125
PHY-3002 : Step(160): len = 415425, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12/8019.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 532616, over cnt = 1549(4%), over = 6803, worst = 66
PHY-1001 : End global iterations;  0.469912s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.9%)

PHY-1001 : Congestion index: top1 = 79.20, top5 = 57.73, top10 = 49.20, top15 = 44.42.
PHY-3001 : End congestion estimation;  0.572570s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (35.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.38752e-05
PHY-3002 : Step(161): len = 417721, overlap = 24.5312
PHY-3002 : Step(162): len = 418116, overlap = 25.1875
PHY-3002 : Step(163): len = 409169, overlap = 24.5938
PHY-3002 : Step(164): len = 394921, overlap = 27.875
PHY-3002 : Step(165): len = 387109, overlap = 32.3125
PHY-3002 : Step(166): len = 377477, overlap = 34.9062
PHY-3002 : Step(167): len = 372366, overlap = 40.0312
PHY-3002 : Step(168): len = 366843, overlap = 44.75
PHY-3002 : Step(169): len = 361679, overlap = 43.4375
PHY-3002 : Step(170): len = 359003, overlap = 39.8125
PHY-3002 : Step(171): len = 356400, overlap = 43.6562
PHY-3002 : Step(172): len = 356184, overlap = 44.75
PHY-3002 : Step(173): len = 353054, overlap = 48.6562
PHY-3002 : Step(174): len = 351945, overlap = 49.3125
PHY-3002 : Step(175): len = 350259, overlap = 48.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012775
PHY-3002 : Step(176): len = 362367, overlap = 37.9375
PHY-3002 : Step(177): len = 367522, overlap = 35.8438
PHY-3002 : Step(178): len = 375011, overlap = 30.875
PHY-3002 : Step(179): len = 375730, overlap = 27.0938
PHY-3002 : Step(180): len = 376786, overlap = 25.0312
PHY-3002 : Step(181): len = 377392, overlap = 21.2812
PHY-3002 : Step(182): len = 377146, overlap = 21.1875
PHY-3002 : Step(183): len = 377504, overlap = 20.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255501
PHY-3002 : Step(184): len = 384984, overlap = 17.4062
PHY-3002 : Step(185): len = 389854, overlap = 15.1875
PHY-3002 : Step(186): len = 396831, overlap = 13.1562
PHY-3002 : Step(187): len = 397401, overlap = 11.9375
PHY-3002 : Step(188): len = 397682, overlap = 12
PHY-3002 : Step(189): len = 398223, overlap = 13.875
PHY-3002 : Step(190): len = 399386, overlap = 12.2188
PHY-3002 : Step(191): len = 400384, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000452203
PHY-3002 : Step(192): len = 404489, overlap = 9.46875
PHY-3002 : Step(193): len = 407927, overlap = 9.0625
PHY-3002 : Step(194): len = 413897, overlap = 10.4688
PHY-3002 : Step(195): len = 415745, overlap = 10.4062
PHY-3002 : Step(196): len = 416584, overlap = 9.375
PHY-3002 : Step(197): len = 419107, overlap = 9.09375
PHY-3002 : Step(198): len = 422042, overlap = 7.84375
PHY-3002 : Step(199): len = 425335, overlap = 8.28125
PHY-3002 : Step(200): len = 427306, overlap = 8
PHY-3002 : Step(201): len = 427764, overlap = 6.53125
PHY-3002 : Step(202): len = 427783, overlap = 6.53125
PHY-3002 : Step(203): len = 427840, overlap = 5.15625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000904406
PHY-3002 : Step(204): len = 430763, overlap = 3.96875
PHY-3002 : Step(205): len = 433146, overlap = 3.9375
PHY-3002 : Step(206): len = 437810, overlap = 4.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 106.72 peak overflow 2.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/8019.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 580624, over cnt = 1581(4%), over = 5859, worst = 29
PHY-1001 : End global iterations;  0.513767s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (33.5%)

PHY-1001 : Congestion index: top1 = 63.84, top5 = 51.35, top10 = 44.85, top15 = 40.76.
PHY-1001 : End incremental global routing;  0.621892s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (32.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37983, tnet num: 8017, tinst num: 7624, tnode num: 45121, tedge num: 61891.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.378653s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (70.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.131489s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (45.6%)

OPT-1001 : Current memory(MB): used = 401, reserve = 389, peak = 401.
OPT-1001 : End physical optimization;  1.180114s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (46.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5415 LUT to BLE ...
SYN-4008 : Packed 5415 LUT and 732 SEQ to BLE.
SYN-4003 : Packing 1265 remaining SEQ's ...
SYN-4005 : Packed 1171 SEQ with LUT/SLICE
SYN-4006 : 3515 single LUT's are left
SYN-4006 : 94 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5509/5723 primitive instances ...
PHY-3001 : End packing;  0.331562s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (56.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3317 instances
RUN-1001 : 1594 mslices, 1594 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7461 nets
RUN-1001 : 3612 nets have 2 pins
RUN-1001 : 2772 nets have [3 - 5] pins
RUN-1001 : 566 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 3315 instances, 3188 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 454167, Over = 33.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3697/7461.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 605032, over cnt = 1454(4%), over = 3633, worst = 20
PHY-1002 : len = 621560, over cnt = 844(2%), over = 1669, worst = 11
PHY-1002 : len = 630544, over cnt = 426(1%), over = 855, worst = 10
PHY-1002 : len = 638856, over cnt = 115(0%), over = 220, worst = 10
PHY-1002 : len = 641056, over cnt = 7(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.906888s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (41.4%)

PHY-1001 : Congestion index: top1 = 53.21, top5 = 45.01, top10 = 40.79, top15 = 38.18.
PHY-3001 : End congestion estimation;  1.053191s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (43.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.88187e-05
PHY-3002 : Step(207): len = 437060, overlap = 28.5
PHY-3002 : Step(208): len = 421211, overlap = 44
PHY-3002 : Step(209): len = 411162, overlap = 50.5
PHY-3002 : Step(210): len = 406715, overlap = 60.75
PHY-3002 : Step(211): len = 401805, overlap = 56.75
PHY-3002 : Step(212): len = 397450, overlap = 60.75
PHY-3002 : Step(213): len = 392526, overlap = 65.75
PHY-3002 : Step(214): len = 389296, overlap = 70.75
PHY-3002 : Step(215): len = 387935, overlap = 71
PHY-3002 : Step(216): len = 385783, overlap = 77.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.76373e-05
PHY-3002 : Step(217): len = 400887, overlap = 54.5
PHY-3002 : Step(218): len = 411416, overlap = 41
PHY-3002 : Step(219): len = 411263, overlap = 37.75
PHY-3002 : Step(220): len = 411849, overlap = 38.5
PHY-3002 : Step(221): len = 414244, overlap = 34.25
PHY-3002 : Step(222): len = 415824, overlap = 32.75
PHY-3002 : Step(223): len = 417550, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155275
PHY-3002 : Step(224): len = 430144, overlap = 29
PHY-3002 : Step(225): len = 443314, overlap = 23.25
PHY-3002 : Step(226): len = 445574, overlap = 19.25
PHY-3002 : Step(227): len = 449615, overlap = 18
PHY-3002 : Step(228): len = 457557, overlap = 16.25
PHY-3002 : Step(229): len = 462554, overlap = 14.75
PHY-3002 : Step(230): len = 462710, overlap = 15
PHY-3002 : Step(231): len = 463540, overlap = 16
PHY-3002 : Step(232): len = 464704, overlap = 15.25
PHY-3002 : Step(233): len = 465014, overlap = 13.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000310549
PHY-3002 : Step(234): len = 472299, overlap = 11.75
PHY-3002 : Step(235): len = 480607, overlap = 10.75
PHY-3002 : Step(236): len = 481401, overlap = 11.5
PHY-3002 : Step(237): len = 481834, overlap = 10.25
PHY-3002 : Step(238): len = 484145, overlap = 10.75
PHY-3002 : Step(239): len = 487341, overlap = 12
PHY-3002 : Step(240): len = 488912, overlap = 10.25
PHY-3002 : Step(241): len = 489792, overlap = 11
PHY-3002 : Step(242): len = 490321, overlap = 9.25
PHY-3002 : Step(243): len = 490502, overlap = 10.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000621099
PHY-3002 : Step(244): len = 494702, overlap = 9.25
PHY-3002 : Step(245): len = 499283, overlap = 8.75
PHY-3002 : Step(246): len = 501698, overlap = 7.75
PHY-3002 : Step(247): len = 503332, overlap = 6
PHY-3002 : Step(248): len = 504719, overlap = 6
PHY-3002 : Step(249): len = 506024, overlap = 5.25
PHY-3002 : Step(250): len = 505794, overlap = 5.25
PHY-3002 : Step(251): len = 505266, overlap = 5
PHY-3002 : Step(252): len = 505047, overlap = 5.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00110052
PHY-3002 : Step(253): len = 507207, overlap = 5.5
PHY-3002 : Step(254): len = 509340, overlap = 5
PHY-3002 : Step(255): len = 511835, overlap = 3.25
PHY-3001 : Before Legalized: Len = 511835
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.746688s wall, 0.140625s user + 0.281250s system = 0.421875s CPU (56.5%)

PHY-3001 : After Legalized: Len = 525625, Over = 0
PHY-3001 : Trial Legalized: Len = 525625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 89/7461.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 667256, over cnt = 1180(3%), over = 2311, worst = 10
PHY-1002 : len = 676976, over cnt = 647(1%), over = 1116, worst = 10
PHY-1002 : len = 683176, over cnt = 299(0%), over = 530, worst = 9
PHY-1002 : len = 687608, over cnt = 104(0%), over = 171, worst = 7
PHY-1002 : len = 689320, over cnt = 16(0%), over = 34, worst = 5
PHY-1001 : End global iterations;  1.016782s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (55.3%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 44.12, top10 = 40.28, top15 = 37.77.
PHY-3001 : End congestion estimation;  1.173241s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (58.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112674
PHY-3002 : Step(256): len = 496133, overlap = 9.75
PHY-3002 : Step(257): len = 483657, overlap = 10
PHY-3002 : Step(258): len = 476705, overlap = 13.75
PHY-3002 : Step(259): len = 471475, overlap = 15.25
PHY-3002 : Step(260): len = 467340, overlap = 15.5
PHY-3002 : Step(261): len = 466017, overlap = 12.75
PHY-3002 : Step(262): len = 463722, overlap = 12.5
PHY-3002 : Step(263): len = 463125, overlap = 15.25
PHY-3002 : Step(264): len = 461851, overlap = 13
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000225348
PHY-3002 : Step(265): len = 470165, overlap = 11.5
PHY-3002 : Step(266): len = 477054, overlap = 11
PHY-3002 : Step(267): len = 477565, overlap = 9.25
PHY-3002 : Step(268): len = 477676, overlap = 9.5
PHY-3002 : Step(269): len = 478495, overlap = 9.25
PHY-3001 : Before Legalized: Len = 478495
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010493s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 486123, Over = 0
PHY-3001 : Legalized: Len = 486123, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014872s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.1%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 486159, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 522/7461.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 630320, over cnt = 1186(3%), over = 2320, worst = 11
PHY-1002 : len = 639216, over cnt = 645(1%), over = 1185, worst = 11
PHY-1002 : len = 645504, over cnt = 351(0%), over = 630, worst = 9
PHY-1002 : len = 651056, over cnt = 129(0%), over = 220, worst = 9
PHY-1002 : len = 655088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.079087s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (47.8%)

PHY-1001 : Congestion index: top1 = 48.28, top5 = 41.90, top10 = 38.46, top15 = 36.07.
PHY-1001 : End incremental global routing;  1.215816s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (42.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37148, tnet num: 7459, tinst num: 3315, tnode num: 43109, tedge num: 62524.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.577144s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.942775s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (39.4%)

OPT-1001 : Current memory(MB): used = 430, reserve = 419, peak = 430.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008949s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6997/7461.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 655088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054783s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.5%)

PHY-1001 : Congestion index: top1 = 48.28, top5 = 41.90, top10 = 38.46, top15 = 36.07.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.202463s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (39.7%)

RUN-1003 : finish command "place" in  13.600157s wall, 5.718750s user + 0.671875s system = 6.390625s CPU (47.0%)

RUN-1004 : used memory is 378 MB, reserved memory is 368 MB, peak memory is 435 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.225666s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (73.9%)

RUN-1004 : used memory is 380 MB, reserved memory is 367 MB, peak memory is 510 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3317 instances
RUN-1001 : 1594 mslices, 1594 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7461 nets
RUN-1001 : 3612 nets have 2 pins
RUN-1001 : 2772 nets have [3 - 5] pins
RUN-1001 : 566 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37148, tnet num: 7459, tinst num: 3315, tnode num: 43109, tedge num: 62524.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1594 mslices, 1594 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7459 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3322 clock pins, and constraint 5949 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 625792, over cnt = 1194(3%), over = 2409, worst = 11
PHY-1002 : len = 634176, over cnt = 722(2%), over = 1363, worst = 11
PHY-1002 : len = 643976, over cnt = 221(0%), over = 482, worst = 10
PHY-1002 : len = 650088, over cnt = 3(0%), over = 11, worst = 7
PHY-1002 : len = 650056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.948233s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (36.3%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 41.93, top10 = 38.28, top15 = 35.91.
PHY-1001 : End global routing;  1.090866s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (37.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 475, reserve = 466, peak = 510.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 737, reserve = 731, peak = 737.
PHY-1001 : End build detailed router design. 2.902592s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (35.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.516724s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.1%)

PHY-1001 : Current memory(MB): used = 771, reserve = 766, peak = 771.
PHY-1001 : End phase 1; 0.521290s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (21.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.06782e+06, over cnt = 504(0%), over = 508, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 780, reserve = 775, peak = 780.
PHY-1001 : End initial routed; 28.485377s wall, 15.562500s user + 0.203125s system = 15.765625s CPU (55.3%)

PHY-1001 : Current memory(MB): used = 780, reserve = 775, peak = 780.
PHY-1001 : End phase 2; 28.485412s wall, 15.562500s user + 0.203125s system = 15.765625s CPU (55.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.0469e+06, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.353182s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (31.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0439e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.278849s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (67.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04398e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.085384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04394e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.115044s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (40.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.04396e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.077066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 145 feed throughs used by 85 nets
PHY-1001 : End commit to database; 1.151927s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (24.4%)

PHY-1001 : Current memory(MB): used = 845, reserve = 843, peak = 845.
PHY-1001 : End phase 3; 3.225575s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (31.5%)

PHY-1003 : Routed, final wirelength = 2.04396e+06
PHY-1001 : Current memory(MB): used = 847, reserve = 845, peak = 847.
PHY-1001 : End export database. 0.023416s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-1001 : End detail routing;  35.352773s wall, 17.718750s user + 0.218750s system = 17.937500s CPU (50.7%)

RUN-1003 : finish command "route" in  37.322241s wall, 18.343750s user + 0.234375s system = 18.578125s CPU (49.8%)

RUN-1004 : used memory is 759 MB, reserved memory is 758 MB, peak memory is 847 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                   15
  #output                  17
  #inout                    9

Utilization Statistics
#lut                     5993   out of  19600   30.58%
#reg                     2009   out of  19600   10.25%
#le                      6087
  #lut only              4078   out of   6087   67.00%
  #reg only                94   out of   6087    1.54%
  #lut&reg               1915   out of   6087   31.46%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1573
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              71
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               lslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    17


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6087   |5908    |85      |2019    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5281   |5200    |65      |1376    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |134    |128     |0       |113     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |6      |6       |0       |4       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |5      |5       |0       |4       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |31     |31      |0       |24      |16      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |28     |28      |0       |17      |64      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |2       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |205    |197     |0       |174     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |5      |5       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |395    |311     |20      |300     |0       |0       |
|    u_key_filter      |key_filter           |94     |78      |11      |60      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |71     |49      |9       |50      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |19     |19      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3571  
    #2          2       1786  
    #3          3       486   
    #4          4       500   
    #5        5-10      608   
    #6        11-50     414   
    #7       51-100      43   
    #8       101-500     6    
    #9        >500       1    
  Average     3.77            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.450027s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (70.0%)

RUN-1004 : used memory is 785 MB, reserved memory is 783 MB, peak memory is 854 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3315
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7461, pip num: 110707
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 145
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3025 valid insts, and 283857 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.567392s wall, 47.968750s user + 0.109375s system = 48.078125s CPU (561.2%)

RUN-1004 : used memory is 776 MB, reserved memory is 782 MB, peak memory is 943 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_184554.log"
