; expect: 0f2dc00f2dc1410f2dc70f2dc80f2dc9410f2dcf0f2df80f2df9410f2dff0f2d0425000000000f2d0425ff0000000f2d05f9ffffff0f2d05f80000000f2d05f8ff00000f2d000f2d000f2d80ffff0000410f2d87ffff00000f2d04300f2d8430ffff0000410f2d8437ffff0000420f2d8438ffff00000f2d8470f2ff0f000f2d84b0f4ff0f000f2d84f0f8ff0f000f2d84c4f8ff0f00410f2d84c7f8ff0f00420f2d84fcf8ff0f00430f2d84fef8ff0f000f2d0c25000000000f2d0c25ff0000000f2d0df9ffffff0f2d0df80000000f2d0df8ff00000f2d080f2d080f2d88ffff0000410f2d8fffff00000f2d0c300f2d8c30ffff0000410f2d8c37ffff0000420f2d8c38ffff00000f2d8c70f2ff0f000f2d8cb0f4ff0f000f2d8cf0f8ff0f000f2d8cc4f8ff0f00410f2d8cc7f8ff0f00420f2d8cfcf8ff0f00430f2d8cfef8ff0f000f2d3c25000000000f2d3c25ff0000000f2d3df9ffffff0f2d3df80000000f2d3df8ff00000f2d380f2d380f2db8ffff0000410f2dbfffff00000f2d3c300f2dbc30ffff0000410f2dbc37ffff0000420f2dbc38ffff00000f2dbc70f2ff0f000f2dbcb0f4ff0f000f2dbcf0f8ff0f000f2dbcc4f8ff0f00410f2dbcc7f8ff0f00420f2dbcfcf8ff0f00430f2dbcfef8ff0f00

bits 64

cvtps2pi mm0, xmm0
cvtps2pi mm0, xmm1
cvtps2pi mm0, xmm15
cvtps2pi mm1, xmm0
cvtps2pi mm1, xmm1
cvtps2pi mm1, xmm15
cvtps2pi mm7, xmm0
cvtps2pi mm7, xmm1
cvtps2pi mm7, xmm15
cvtps2pi mm0, qword [0x0]
cvtps2pi mm0, qword [0xFF]
cvtps2pi mm0, qword [rel $ + 0x0]
cvtps2pi mm0, qword [rel $ + 0xFF]
cvtps2pi mm0, qword [rel $ + 0xFFFF]
cvtps2pi mm0, qword [rax]
cvtps2pi mm0, qword [rax + 0x0]
cvtps2pi mm0, qword [rax + 0xFFFF]
cvtps2pi mm0, qword [r15 + 0xFFFF]
cvtps2pi mm0, qword [rax + rsi * 1  + 0x0]
cvtps2pi mm0, qword [rax + rsi + 0xFFFF]
cvtps2pi mm0, qword [r15 + rsi + 0xFFFF]
cvtps2pi mm0, qword [rax + r15 + 0xFFFF]
cvtps2pi mm0, qword [rax + rsi * 2 + 0xFFFF2]
cvtps2pi mm0, qword [rax + rsi * 4 + 0xFFFF4]
cvtps2pi mm0, qword [rax + rsi * 8 + 0xFFFF8]
cvtps2pi mm0, qword [rsp + rax * 8 + 0xFFFF8]
cvtps2pi mm0, qword [r15 + rax * 8 + 0xFFFF8]
cvtps2pi mm0, qword [rsp + r15 * 8 + 0xFFFF8]
cvtps2pi mm0, qword [r14 + r15 * 8 + 0xFFFF8]
cvtps2pi mm1, qword [0x0]
cvtps2pi mm1, qword [0xFF]
cvtps2pi mm1, qword [rel $ + 0x0]
cvtps2pi mm1, qword [rel $ + 0xFF]
cvtps2pi mm1, qword [rel $ + 0xFFFF]
cvtps2pi mm1, qword [rax]
cvtps2pi mm1, qword [rax + 0x0]
cvtps2pi mm1, qword [rax + 0xFFFF]
cvtps2pi mm1, qword [r15 + 0xFFFF]
cvtps2pi mm1, qword [rax + rsi * 1  + 0x0]
cvtps2pi mm1, qword [rax + rsi + 0xFFFF]
cvtps2pi mm1, qword [r15 + rsi + 0xFFFF]
cvtps2pi mm1, qword [rax + r15 + 0xFFFF]
cvtps2pi mm1, qword [rax + rsi * 2 + 0xFFFF2]
cvtps2pi mm1, qword [rax + rsi * 4 + 0xFFFF4]
cvtps2pi mm1, qword [rax + rsi * 8 + 0xFFFF8]
cvtps2pi mm1, qword [rsp + rax * 8 + 0xFFFF8]
cvtps2pi mm1, qword [r15 + rax * 8 + 0xFFFF8]
cvtps2pi mm1, qword [rsp + r15 * 8 + 0xFFFF8]
cvtps2pi mm1, qword [r14 + r15 * 8 + 0xFFFF8]
cvtps2pi mm7, qword [0x0]
cvtps2pi mm7, qword [0xFF]
cvtps2pi mm7, qword [rel $ + 0x0]
cvtps2pi mm7, qword [rel $ + 0xFF]
cvtps2pi mm7, qword [rel $ + 0xFFFF]
cvtps2pi mm7, qword [rax]
cvtps2pi mm7, qword [rax + 0x0]
cvtps2pi mm7, qword [rax + 0xFFFF]
cvtps2pi mm7, qword [r15 + 0xFFFF]
cvtps2pi mm7, qword [rax + rsi * 1  + 0x0]
cvtps2pi mm7, qword [rax + rsi + 0xFFFF]
cvtps2pi mm7, qword [r15 + rsi + 0xFFFF]
cvtps2pi mm7, qword [rax + r15 + 0xFFFF]
cvtps2pi mm7, qword [rax + rsi * 2 + 0xFFFF2]
cvtps2pi mm7, qword [rax + rsi * 4 + 0xFFFF4]
cvtps2pi mm7, qword [rax + rsi * 8 + 0xFFFF8]
cvtps2pi mm7, qword [rsp + rax * 8 + 0xFFFF8]
cvtps2pi mm7, qword [r15 + rax * 8 + 0xFFFF8]
cvtps2pi mm7, qword [rsp + r15 * 8 + 0xFFFF8]
cvtps2pi mm7, qword [r14 + r15 * 8 + 0xFFFF8]
