{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627035083127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627035083127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:11:23 2021 " "Processing started: Fri Jul 23 12:11:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627035083127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035083127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath_123 -c datapath_123 " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035083127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627035083284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627035083284 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../07-MUX/MUX.vhdl " "Entity \"MUX\" obtained from \"../07-MUX/MUX.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1627035091342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-BHV " "Found design unit 1: MUX-BHV" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091342 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091343 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_BIT-BHV " "Found design unit 1: PROGRAM_COUNTER_32_BIT-BHV" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091343 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_BIT " "Found entity 1: PROGRAM_COUNTER_32_BIT" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BHV " "Found design unit 1: RAM-BHV" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091344 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT-BHV " "Found design unit 1: ALU_32_BIT-BHV" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091345 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT " "Found entity 1: ALU_32_BIT" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-BEH " "Found design unit 1: REGISTER_FILE-BEH" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091345 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_123.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath_123.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_123-BHV " "Found design unit 1: DATAPATH_123-BHV" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091346 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_123 " "Found entity 1: DATAPATH_123" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_123_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath_123_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_123_TB-BHV " "Found design unit 1: DATAPATH_123_TB-BHV" {  } { { "datapath_123_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123_tb.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091347 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_123_TB " "Found entity 1: DATAPATH_123_TB" {  } { { "datapath_123_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123_tb.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627035091347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_123 " "Elaborating entity \"datapath_123\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627035091397 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jump_value datapath_123.vhdl(35) " "VHDL Signal Declaration warning at datapath_123.vhdl(35): used explicit default value for signal \"jump_value\" because signal was never assigned a value" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627035091398 "|datapath_123"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_en_ram datapath_123.vhdl(40) " "Verilog HDL or VHDL warning at datapath_123.vhdl(40): object \"out_en_ram\" assigned a value but never read" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627035091399 "|datapath_123"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_32_BIT PROGRAM_COUNTER_32_BIT:PC " "Elaborating entity \"PROGRAM_COUNTER_32_BIT\" for hierarchy \"PROGRAM_COUNTER_32_BIT:PC\"" {  } { { "datapath_123.vhdl" "PC" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035091411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32 REGISTER32:MAR " "Elaborating entity \"REGISTER32\" for hierarchy \"REGISTER32:MAR\"" {  } { { "datapath_123.vhdl" "MAR" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035091412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register32.vhd(23) " "VHDL Process Statement warning at register32.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091413 "|datapath_123|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091413 "|datapath_123|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091413 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] register32.vhd(21) " "Inferred latch for \"data\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091413 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] register32.vhd(21) " "Inferred latch for \"data\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091413 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] register32.vhd(21) " "Inferred latch for \"data\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] register32.vhd(21) " "Inferred latch for \"data\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] register32.vhd(21) " "Inferred latch for \"data\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] register32.vhd(21) " "Inferred latch for \"data\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] register32.vhd(21) " "Inferred latch for \"data\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] register32.vhd(21) " "Inferred latch for \"data\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] register32.vhd(21) " "Inferred latch for \"data\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] register32.vhd(21) " "Inferred latch for \"data\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] register32.vhd(21) " "Inferred latch for \"data\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] register32.vhd(21) " "Inferred latch for \"data\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] register32.vhd(21) " "Inferred latch for \"data\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] register32.vhd(21) " "Inferred latch for \"data\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] register32.vhd(21) " "Inferred latch for \"data\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] register32.vhd(21) " "Inferred latch for \"data\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] register32.vhd(21) " "Inferred latch for \"data\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] register32.vhd(21) " "Inferred latch for \"data\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] register32.vhd(21) " "Inferred latch for \"data\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] register32.vhd(21) " "Inferred latch for \"data\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] register32.vhd(21) " "Inferred latch for \"data\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] register32.vhd(21) " "Inferred latch for \"data\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] register32.vhd(21) " "Inferred latch for \"data\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] register32.vhd(21) " "Inferred latch for \"data\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] register32.vhd(21) " "Inferred latch for \"data\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] register32.vhd(21) " "Inferred latch for \"data\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] register32.vhd(21) " "Inferred latch for \"data\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] register32.vhd(21) " "Inferred latch for \"data\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] register32.vhd(21) " "Inferred latch for \"data\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] register32.vhd(21) " "Inferred latch for \"data\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] register32.vhd(21) " "Inferred latch for \"data\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] register32.vhd(21) " "Inferred latch for \"data\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] register32.vhd(21) " "Inferred latch for \"d_out\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] register32.vhd(21) " "Inferred latch for \"d_out\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] register32.vhd(21) " "Inferred latch for \"d_out\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] register32.vhd(21) " "Inferred latch for \"d_out\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] register32.vhd(21) " "Inferred latch for \"d_out\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] register32.vhd(21) " "Inferred latch for \"d_out\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] register32.vhd(21) " "Inferred latch for \"d_out\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] register32.vhd(21) " "Inferred latch for \"d_out\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[8\] register32.vhd(21) " "Inferred latch for \"d_out\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[9\] register32.vhd(21) " "Inferred latch for \"d_out\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[10\] register32.vhd(21) " "Inferred latch for \"d_out\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[11\] register32.vhd(21) " "Inferred latch for \"d_out\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[12\] register32.vhd(21) " "Inferred latch for \"d_out\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091414 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[13\] register32.vhd(21) " "Inferred latch for \"d_out\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[14\] register32.vhd(21) " "Inferred latch for \"d_out\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[15\] register32.vhd(21) " "Inferred latch for \"d_out\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[16\] register32.vhd(21) " "Inferred latch for \"d_out\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[17\] register32.vhd(21) " "Inferred latch for \"d_out\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[18\] register32.vhd(21) " "Inferred latch for \"d_out\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[19\] register32.vhd(21) " "Inferred latch for \"d_out\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[20\] register32.vhd(21) " "Inferred latch for \"d_out\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[21\] register32.vhd(21) " "Inferred latch for \"d_out\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[22\] register32.vhd(21) " "Inferred latch for \"d_out\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[23\] register32.vhd(21) " "Inferred latch for \"d_out\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[24\] register32.vhd(21) " "Inferred latch for \"d_out\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[25\] register32.vhd(21) " "Inferred latch for \"d_out\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[26\] register32.vhd(21) " "Inferred latch for \"d_out\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[27\] register32.vhd(21) " "Inferred latch for \"d_out\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[28\] register32.vhd(21) " "Inferred latch for \"d_out\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[29\] register32.vhd(21) " "Inferred latch for \"d_out\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[30\] register32.vhd(21) " "Inferred latch for \"d_out\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[31\] register32.vhd(21) " "Inferred latch for \"d_out\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 "|datapath_123|REGISTER32:MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_M " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_M\"" {  } { { "datapath_123.vhdl" "RAM_M" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035091415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_en RAM.vhdl(14) " "VHDL Signal Declaration warning at RAM.vhdl(14): used implicit default value for signal \"out_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627035091424 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en RAM.vhdl(36) " "VHDL Process Statement warning at RAM.vhdl(36): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091424 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt RAM.vhdl(60) " "VHDL Process Statement warning at RAM.vhdl(60): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091424 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAM.vhdl(60) " "VHDL Process Statement warning at RAM.vhdl(60): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091424 "|datapath_123|RAM:RAM_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:RF " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:RF\"" {  } { { "datapath_123.vhdl" "RF" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035091425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(35) " "VHDL Process Statement warning at register_file.vhdl(35): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(43) " "VHDL Process Statement warning at register_file.vhdl(43): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(44) " "VHDL Process Statement warning at register_file.vhdl(44): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091432 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"RB\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[0\] register_file.vhdl(32) " "Inferred latch for \"RB\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[1\] register_file.vhdl(32) " "Inferred latch for \"RB\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[2\] register_file.vhdl(32) " "Inferred latch for \"RB\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[3\] register_file.vhdl(32) " "Inferred latch for \"RB\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[4\] register_file.vhdl(32) " "Inferred latch for \"RB\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[5\] register_file.vhdl(32) " "Inferred latch for \"RB\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[6\] register_file.vhdl(32) " "Inferred latch for \"RB\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[7\] register_file.vhdl(32) " "Inferred latch for \"RB\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[8\] register_file.vhdl(32) " "Inferred latch for \"RB\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[9\] register_file.vhdl(32) " "Inferred latch for \"RB\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[10\] register_file.vhdl(32) " "Inferred latch for \"RB\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[11\] register_file.vhdl(32) " "Inferred latch for \"RB\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[12\] register_file.vhdl(32) " "Inferred latch for \"RB\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[13\] register_file.vhdl(32) " "Inferred latch for \"RB\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[14\] register_file.vhdl(32) " "Inferred latch for \"RB\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[15\] register_file.vhdl(32) " "Inferred latch for \"RB\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[16\] register_file.vhdl(32) " "Inferred latch for \"RB\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[17\] register_file.vhdl(32) " "Inferred latch for \"RB\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[18\] register_file.vhdl(32) " "Inferred latch for \"RB\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[19\] register_file.vhdl(32) " "Inferred latch for \"RB\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[20\] register_file.vhdl(32) " "Inferred latch for \"RB\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[21\] register_file.vhdl(32) " "Inferred latch for \"RB\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[22\] register_file.vhdl(32) " "Inferred latch for \"RB\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[23\] register_file.vhdl(32) " "Inferred latch for \"RB\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[24\] register_file.vhdl(32) " "Inferred latch for \"RB\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[25\] register_file.vhdl(32) " "Inferred latch for \"RB\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[26\] register_file.vhdl(32) " "Inferred latch for \"RB\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[27\] register_file.vhdl(32) " "Inferred latch for \"RB\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[28\] register_file.vhdl(32) " "Inferred latch for \"RB\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[29\] register_file.vhdl(32) " "Inferred latch for \"RB\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[30\] register_file.vhdl(32) " "Inferred latch for \"RB\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[31\] register_file.vhdl(32) " "Inferred latch for \"RB\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[0\] register_file.vhdl(32) " "Inferred latch for \"RA\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[1\] register_file.vhdl(32) " "Inferred latch for \"RA\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[2\] register_file.vhdl(32) " "Inferred latch for \"RA\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[3\] register_file.vhdl(32) " "Inferred latch for \"RA\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[4\] register_file.vhdl(32) " "Inferred latch for \"RA\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[5\] register_file.vhdl(32) " "Inferred latch for \"RA\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091433 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[6\] register_file.vhdl(32) " "Inferred latch for \"RA\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[7\] register_file.vhdl(32) " "Inferred latch for \"RA\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[8\] register_file.vhdl(32) " "Inferred latch for \"RA\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[9\] register_file.vhdl(32) " "Inferred latch for \"RA\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[10\] register_file.vhdl(32) " "Inferred latch for \"RA\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[11\] register_file.vhdl(32) " "Inferred latch for \"RA\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[12\] register_file.vhdl(32) " "Inferred latch for \"RA\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[13\] register_file.vhdl(32) " "Inferred latch for \"RA\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[14\] register_file.vhdl(32) " "Inferred latch for \"RA\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[15\] register_file.vhdl(32) " "Inferred latch for \"RA\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[16\] register_file.vhdl(32) " "Inferred latch for \"RA\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[17\] register_file.vhdl(32) " "Inferred latch for \"RA\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[18\] register_file.vhdl(32) " "Inferred latch for \"RA\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[19\] register_file.vhdl(32) " "Inferred latch for \"RA\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[20\] register_file.vhdl(32) " "Inferred latch for \"RA\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[21\] register_file.vhdl(32) " "Inferred latch for \"RA\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[22\] register_file.vhdl(32) " "Inferred latch for \"RA\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[23\] register_file.vhdl(32) " "Inferred latch for \"RA\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[24\] register_file.vhdl(32) " "Inferred latch for \"RA\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[25\] register_file.vhdl(32) " "Inferred latch for \"RA\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[26\] register_file.vhdl(32) " "Inferred latch for \"RA\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[27\] register_file.vhdl(32) " "Inferred latch for \"RA\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[28\] register_file.vhdl(32) " "Inferred latch for \"RA\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[29\] register_file.vhdl(32) " "Inferred latch for \"RA\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[30\] register_file.vhdl(32) " "Inferred latch for \"RA\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[31\] register_file.vhdl(32) " "Inferred latch for \"RA\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091434 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091435 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091436 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091437 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091438 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091439 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091440 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091441 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091442 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091443 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091444 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091445 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091446 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091447 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091448 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091449 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091450 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091451 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091452 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091453 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091454 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091455 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091456 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091457 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091458 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32_BIT ALU_32_BIT:ALU " "Elaborating entity \"ALU_32_BIT\" for hierarchy \"ALU_32_BIT:ALU\"" {  } { { "datapath_123.vhdl" "ALU" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035091459 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumsub_out alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"sumsub_out\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAG_B alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"FLAG_B\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RZ alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"RZ\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FLAG_B\[7..2\] alu_32_bit.vhd(17) " "Using initial value X (don't care) for net \"FLAG_B\[7..2\]\" at alu_32_bit.vhd(17)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[2\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[3\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[4\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[5\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[6\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[7\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[8\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[9\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[10\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[11\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[12\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[13\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[14\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[15\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[16\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[17\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[18\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[19\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[20\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[21\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[22\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[23\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[24\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[25\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[26\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[27\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[28\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[29\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[30\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[31\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[2\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[3\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[4\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091462 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[5\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[6\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[7\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[8\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[9\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[10\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[11\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[12\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[13\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[14\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[15\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[16\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[17\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[18\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[19\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[20\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[21\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[22\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[23\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[24\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[25\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[26\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[27\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[28\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[29\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[30\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[31\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[32\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[32\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035091463 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[12\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[12\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[13\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[13\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[14\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[14\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[15\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[15\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[16\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[16\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[17\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[17\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[18\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[18\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[19\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[19\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[20\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[20\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[21\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[21\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[22\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[22\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[23\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[23\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[24\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[24\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[25\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[25\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[26\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[26\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[27\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[27\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[28\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[28\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[29\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[29\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[30\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[30\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[31\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[31\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[12\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[12\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[13\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[13\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[14\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[14\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[15\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[15\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[16\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[16\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[17\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[17\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[18\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[18\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[19\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[19\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[20\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[20\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[21\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[21\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[22\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[22\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[23\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[23\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[24\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[24\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[25\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[25\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[26\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[26\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[27\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[27\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[28\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[28\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[29\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[29\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[30\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[30\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[31\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[31\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[2\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[2\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[3\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[3\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[4\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[4\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[5\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[5\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[6\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[6\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[7\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[7\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[8\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[8\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[9\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[9\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[10\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[10\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[11\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[11\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[12\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[12\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[13\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[13\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[14\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[14\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[15\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[15\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[16\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[16\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[17\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[17\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[18\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[18\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[19\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[19\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[20\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[20\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[21\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[21\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[22\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[22\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[23\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[23\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[24\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[24\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[25\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[25\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[26\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[26\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[27\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[27\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[28\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[28\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[29\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[29\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[30\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[30\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627035091800 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1627035091800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[0\] " "Latch ALU_32_BIT:ALU\|RZ\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[1\] " "Latch ALU_32_BIT:ALU\|RZ\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[2\] " "Latch ALU_32_BIT:ALU\|RZ\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[3\] " "Latch ALU_32_BIT:ALU\|RZ\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[4\] " "Latch ALU_32_BIT:ALU\|RZ\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[5\] " "Latch ALU_32_BIT:ALU\|RZ\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[6\] " "Latch ALU_32_BIT:ALU\|RZ\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[7\] " "Latch ALU_32_BIT:ALU\|RZ\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[8\] " "Latch ALU_32_BIT:ALU\|RZ\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[9\] " "Latch ALU_32_BIT:ALU\|RZ\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[10\] " "Latch ALU_32_BIT:ALU\|RZ\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093329 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[11\] " "Latch ALU_32_BIT:ALU\|RZ\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[12\] " "Latch ALU_32_BIT:ALU\|RZ\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[13\] " "Latch ALU_32_BIT:ALU\|RZ\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[14\] " "Latch ALU_32_BIT:ALU\|RZ\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[15\] " "Latch ALU_32_BIT:ALU\|RZ\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[16\] " "Latch ALU_32_BIT:ALU\|RZ\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[17\] " "Latch ALU_32_BIT:ALU\|RZ\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[18\] " "Latch ALU_32_BIT:ALU\|RZ\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[19\] " "Latch ALU_32_BIT:ALU\|RZ\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[20\] " "Latch ALU_32_BIT:ALU\|RZ\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[21\] " "Latch ALU_32_BIT:ALU\|RZ\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[22\] " "Latch ALU_32_BIT:ALU\|RZ\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[23\] " "Latch ALU_32_BIT:ALU\|RZ\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[24\] " "Latch ALU_32_BIT:ALU\|RZ\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[25\] " "Latch ALU_32_BIT:ALU\|RZ\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093330 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[26\] " "Latch ALU_32_BIT:ALU\|RZ\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[27\] " "Latch ALU_32_BIT:ALU\|RZ\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[28\] " "Latch ALU_32_BIT:ALU\|RZ\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[29\] " "Latch ALU_32_BIT:ALU\|RZ\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[30\] " "Latch ALU_32_BIT:ALU\|RZ\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_32_BIT:ALU\|RZ\[31\] " "Latch ALU_32_BIT:ALU\|RZ\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA global_rst " "Ports D and ENA on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093331 ""}  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[0\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093332 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[0\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093332 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[1\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[1\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE reg_file_en " "Ports ENA and PRE on the latch are fed by the same signal reg_file_en" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[2\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[2\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE reg_file_en " "Ports ENA and PRE on the latch are fed by the same signal reg_file_en" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[3\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[3\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093333 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[4\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093334 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[4\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093334 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[5\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093334 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[5\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093334 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[6\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093335 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[6\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093335 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[7\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093335 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[7\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093335 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[8\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093336 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[8\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093336 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[9\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093336 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[9\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093336 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[10\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093337 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[10\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093337 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[11\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093337 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[11\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093338 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[12\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093338 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[12\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093338 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[13\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093339 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[13\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093339 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[14\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093339 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[14\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093339 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[15\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093340 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[15\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093340 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[16\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093340 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[16\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093340 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[17\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093341 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[17\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093341 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[18\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093341 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[18\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093341 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[19\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093342 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[19\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093342 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[20\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093342 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[20\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093343 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[21\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093343 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[21\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093343 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[22\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093344 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[22\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093344 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[23\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093344 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[23\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093344 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[24\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093345 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[24\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093345 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[25\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093345 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[25\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093345 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[26\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093346 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[26\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093346 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[27\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093346 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[27\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093346 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[28\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093347 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[28\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093347 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[29\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093347 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[29\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093347 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[30\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093348 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[30\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093348 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[1\]\[31\] " "Latch REGISTER_FILE:RF\|registers\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093348 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGISTER_FILE:RF\|registers\[2\]\[31\] " "Latch REGISTER_FILE:RF\|registers\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR global_rst " "Ports ENA and CLR on the latch are fed by the same signal global_rst" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627035093349 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627035093349 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[27\]~reg0 RAM:RAM_M\|rm\[27\]~reg0_emulated RAM:RAM_M\|rm\[27\]~1 " "Register \"RAM:RAM_M\|rm\[27\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[27\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[27\]~1\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[27]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[28\]~reg0 RAM:RAM_M\|rm\[28\]~reg0_emulated RAM:RAM_M\|rm\[28\]~5 " "Register \"RAM:RAM_M\|rm\[28\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[28\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[28\]~5\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[28]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[29\]~reg0 RAM:RAM_M\|rm\[29\]~reg0_emulated RAM:RAM_M\|rm\[29\]~9 " "Register \"RAM:RAM_M\|rm\[29\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[29\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[29\]~9\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[29]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[30\]~reg0 RAM:RAM_M\|rm\[30\]~reg0_emulated RAM:RAM_M\|rm\[30\]~13 " "Register \"RAM:RAM_M\|rm\[30\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[30\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[30\]~13\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[30]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[31\]~reg0 RAM:RAM_M\|rm\[31\]~reg0_emulated RAM:RAM_M\|rm\[31\]~17 " "Register \"RAM:RAM_M\|rm\[31\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[31\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[31\]~17\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[31]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[23\]~reg0 RAM:RAM_M\|rm\[23\]~reg0_emulated RAM:RAM_M\|rm\[23\]~21 " "Register \"RAM:RAM_M\|rm\[23\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[23\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[23\]~21\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[23]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[22\]~reg0 RAM:RAM_M\|rm\[22\]~reg0_emulated RAM:RAM_M\|rm\[22\]~25 " "Register \"RAM:RAM_M\|rm\[22\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[22\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[22\]~25\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[22]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[25\]~reg0 RAM:RAM_M\|rm\[25\]~reg0_emulated RAM:RAM_M\|rm\[25\]~29 " "Register \"RAM:RAM_M\|rm\[25\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[25\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[25\]~29\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[25]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[24\]~reg0 RAM:RAM_M\|rm\[24\]~reg0_emulated RAM:RAM_M\|rm\[24\]~33 " "Register \"RAM:RAM_M\|rm\[24\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[24\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[24\]~33\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[24]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[26\]~reg0 RAM:RAM_M\|rm\[26\]~reg0_emulated RAM:RAM_M\|rm\[26\]~37 " "Register \"RAM:RAM_M\|rm\[26\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[26\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[26\]~37\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[18\]~reg0 RAM:RAM_M\|rm\[18\]~reg0_emulated RAM:RAM_M\|rm\[18\]~41 " "Register \"RAM:RAM_M\|rm\[18\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[18\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[18\]~41\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[17\]~reg0 RAM:RAM_M\|rm\[17\]~reg0_emulated RAM:RAM_M\|rm\[17\]~45 " "Register \"RAM:RAM_M\|rm\[17\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[17\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[17\]~45\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[17]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[20\]~reg0 RAM:RAM_M\|rm\[20\]~reg0_emulated RAM:RAM_M\|rm\[20\]~49 " "Register \"RAM:RAM_M\|rm\[20\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[20\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[20\]~49\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[20]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[19\]~reg0 RAM:RAM_M\|rm\[19\]~reg0_emulated RAM:RAM_M\|rm\[19\]~53 " "Register \"RAM:RAM_M\|rm\[19\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[19\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[19\]~53\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[19]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[21\]~reg0 RAM:RAM_M\|rm\[21\]~reg0_emulated RAM:RAM_M\|rm\[21\]~57 " "Register \"RAM:RAM_M\|rm\[21\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[21\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[21\]~57\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[21]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[15\]~reg0 RAM:RAM_M\|rm\[15\]~reg0_emulated RAM:RAM_M\|rm\[15\]~61 " "Register \"RAM:RAM_M\|rm\[15\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[15\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[15\]~61\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[15]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[16\]~reg0 RAM:RAM_M\|rm\[16\]~reg0_emulated RAM:RAM_M\|rm\[16\]~65 " "Register \"RAM:RAM_M\|rm\[16\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[16\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[16\]~65\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[16]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[12\]~reg0 RAM:RAM_M\|rm\[12\]~reg0_emulated RAM:RAM_M\|rm\[12\]~69 " "Register \"RAM:RAM_M\|rm\[12\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[12\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[12\]~69\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[12]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[13\]~reg0 RAM:RAM_M\|rm\[13\]~reg0_emulated RAM:RAM_M\|rm\[13\]~73 " "Register \"RAM:RAM_M\|rm\[13\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[13\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[13\]~73\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[13]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[14\]~reg0 RAM:RAM_M\|rm\[14\]~reg0_emulated RAM:RAM_M\|rm\[14\]~77 " "Register \"RAM:RAM_M\|rm\[14\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[14\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[14\]~77\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627035093390 "|DATAPATH_123|RAM:RAM_M|rm[14]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1627035093390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[2\] GND " "Pin \"flag_out\[2\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[3\] GND " "Pin \"flag_out\[3\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[4\] GND " "Pin \"flag_out\[4\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[5\] GND " "Pin \"flag_out\[5\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[6\] GND " "Pin \"flag_out\[6\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[7\] GND " "Pin \"flag_out\[7\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627035094740 "|DATAPATH_123|flag_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627035094740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627035094922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627035100739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627035100995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627035100995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4566 " "Implemented 4566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627035101203 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627035101203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4511 " "Implemented 4511 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627035101203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627035101203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 317 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 317 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627035101233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:11:41 2021 " "Processing ended: Fri Jul 23 12:11:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627035101233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627035101233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627035101233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627035101233 ""}
