# Validation-bits-Management-Verilog
# Automatic-EstructuralSynthesis-Yosys Estructural Synthesis using Yosys and Verilog for a Flip flop with memory, based on the conductual model.  ## Requirements  - Iverilog - Gtkwave - Yosys - Make package for console  ## Instructions  - Run the makefile as "make" inside the folder with the files. - Check the Makefile to run the other rules as you require.
