// Seed: 1882161517
module module_0;
  wire id_1;
  wire id_2, id_3;
  always_comb
    if (1) begin : LABEL_0
      id_3 = id_1;
    end
  assign module_1.id_1 = 0;
  wire id_4;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1
);
  always id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  xnor primCall (id_1, id_10, id_2, id_3, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
