;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <0
	CMP -207, <-122
	CMP -207, <-122
	SPL -100, 2
	SUB -206, @-122
	SUB 410, -0
	ADD @-146, 100
	ADD @-146, 100
	SUB -206, @-122
	SUB @1, 0
	SUB @121, 103
	ADD @-146, 100
	SUB @1, 0
	SUB @121, 103
	SUB #64, @221
	MOV -1, <-20
	SUB 410, -0
	ADD @-146, 100
	ADD 30, 9
	CMP 1, 20
	SPL 100, #2
	SUB @1, 0
	SUB @1, 0
	JMZ -7, @-20
	SUB 1, 20
	SUB @127, 106
	SLT @14, 10
	ADD 410, -0
	ADD 410, -0
	ADD 30, 9
	SUB -206, @-122
	ADD 30, 9
	ADD 30, 9
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	CMP -207, <-122
	MOV -1, <-20
	CMP -207, <-122
	CMP -207, <-122
	SPL 0, <402
	SPL 80, <402
	CMP -207, <-122
	SPL 0, <402
	JMP @12, #200
	JMP @12, #200
