///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_cc_seq_hwioreg.h : automatically generated by Autoseq  2.9 1/26/2016 
// User Name:jeasley
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_CC_SEQ_REG_H__
#define __DDR_CC_SEQ_REG_H__

#include "seq_hwio.h"
#include "ddr_cc_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRCC_TOP_HW_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_PHYS(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_BMSK                     0xff000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_SHFT                           0x18

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_BMSK                    0x00ff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_SHFT                          0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_BMSK                     0x0000ff00
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_SHFT                            0x8

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_BMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_SHFT                              0x0

//// Register DDRCC_TOP_HW_VERSION ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_PHYS(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_BMSK                  0xf0000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_SHFT                        0x1c

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_BMSK                  0x0fff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_SHFT                        0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_BMSK                   0x0000ffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_SHFT                          0x0

//// Register DDRCC_TOP_CORE_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x)                      (x+0x00000008)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_PHYS(x)                      (x+0x00000008)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_BMSK         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_SHFT                0x0

//// Register DDRCC_TOP_CTRL_CFG ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PHYS(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK                          0x000fffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_BMSK 0x0003fc00
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_BMSK    0x00000200
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_SHFT           0x9

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_BMSK     0x000001fe
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_SHFT            0x1

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_BMSK   0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_SHFT          0x0

//// Register DDRCC_TOP_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x)                     (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_PHYS(x)                     (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK                        0x00ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK   0x00ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT          0x0

//// Register DDRCC_PLLCTRL_GCC_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x)                   (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_PHYS(x)                   (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK                      0x00003fff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_BMSK    0x00003000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_SHFT           0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_BMSK  0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_SHFT         0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_BMSK  0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_SHFT         0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_BMSK  0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_SHFT           0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x)            (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHYS(x)            (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK               0xfffffeff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SHFT                        0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_BMSK 0xf8000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_BMSK 0x07c00000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_BMSK 0x003e0000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_BMSK 0x00000e00
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT         0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x)          (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PHYS(x)          (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_SHFT                      0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_SHFT        0x0

//// Register DDRCC_PLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x)                       (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PHYS(x)                       (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK                          0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_BMSK       0x80000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_SHFT             0x1f

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_BMSK            0x7c000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_SHFT                  0x1a

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_BMSK  0x02000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_SHFT        0x19

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_BMSK        0x01000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_SHFT              0x18

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_BMSK            0x00800000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_SHFT                  0x17

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_BMSK            0x00400000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_SHFT                  0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_BMSK            0x00200000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_SHFT                  0x15

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_BMSK            0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_SHFT                  0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_BMSK           0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_SHFT                 0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_BMSK        0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_SHFT              0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_BMSK           0x0003f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_SHFT                  0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_BMSK               0x00000fc0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_SHFT                      0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_BMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_SHFT                      0x0

//// Register DDRCC_PLLCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x)                     (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PHYS(x)                     (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_BMSK      0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_SHFT            0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_BMSK          0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_BMSK       0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_BMSK    0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_SHFT           0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_BMSK      0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_SHFT             0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_BMSK             0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_SHFT                    0x0

//// Register DDRCC_PLLCTRL_MC_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x)              (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_PHYS(x)              (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK                 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_SHFT                          0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT        0x0

//// Register DDRCC_DLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x)                       (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_PHYS(x)                       (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK                          0x01fffdf3
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_COARSE_TMR_ENH_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_COARSE_TMR_ENH_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CNT_TC_STATUS_CLEAR_BMSK  0x00800000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CNT_TC_STATUS_CLEAR_SHFT        0x17

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_BMSK    0x00400000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_SHFT          0x16

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_BMSK    0x00200000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_BMSK           0x00100000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_SHFT                 0x14

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PD_EN_MODE_SETUP_HOLD_TIMER_BMSK 0x000c0000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PD_EN_MODE_SETUP_HOLD_TIMER_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_DELAY_EN_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_DELAY_EN_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_POST_COARSE_ADJ_TIMER_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_POST_COARSE_ADJ_TIMER_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CPD_EN_BMSK               0x00000800
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CPD_EN_SHFT                      0xb

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_EN_BMSK               0x00000400
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_EN_SHFT                      0xa

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PRE_COARSE_ADJ_TIMER_BMSK 0x000001f0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PRE_COARSE_ADJ_TIMER_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_OUT_EN_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_OUT_EN_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_IN_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_IN_EN_SHFT               0x0

//// Register DDRCC_DLLCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x)                     (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_PHYS(x)                     (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_RMSK                        0x0000001f
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_TRACKING_READY_BMSK     0x00000010
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_TRACKING_READY_SHFT            0x4

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_COARSE_TIMER_TC_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_COARSE_TIMER_TC_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_CONTROL_SM_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_CONTROL_SM_SHFT                0x0

//// Register DDRCC_TXPHYCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x)                     (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHYS(x)                     (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_BMSK      0x80000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_SHFT            0x1f

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_BMSK     0x40000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_SHFT           0x1e

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_BMSK     0x3f000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_SHFT           0x18

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_BMSK        0x00f80000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_BMSK      0x0007c000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_SHFT             0xe

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_BMSK     0x00003e00
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_SHFT            0x9

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_BMSK        0x000001f0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_BMSK             0x00000004
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_SHFT                    0x2

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT              0x0

//// Register DDRCC_TXPHYCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x)                   (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHYS(x)                   (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_BMSK    0x00000020
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_SHFT           0x5

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_BMSK       0x00000007
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_SHFT              0x0

//// Register DDRCC_TXMCCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x)                      (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_PHYS(x)                      (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK                         0x0000001f
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT               0x0

//// Register DDRCC_TXMCCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x)                    (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_PHYS(x)                    (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK                       0x00000007
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_BMSK  0x00000004
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_BMSK         0x00000003
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_SHFT                0x0

//// Register DDRCC_TOP_DEBUG_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x)                   (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_PHYS(x)                   (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_BMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_SHFT                      0x0

//// Register DDRCC_TOP_TEST_CLOCK_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x)              (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_PHYS(x)              (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK                 0x0000007f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_SHFT                          0
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_BMSK 0x00000070
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_SHFT        0x0

//// Register DDRCC_TOP_CGC_CTRL ////

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x)                       (x+0x00000088)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHYS(x)                       (x+0x00000088)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK                          0x00000007
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_BMSK          0x00000004
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_SHFT                 0x2

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_SHFT                 0x0

//// Register DDRCC_TOP_DEBUG_BUS_TEST ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x)                 (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_PHYS(x)                 (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_SHFT                             0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_BMSK           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_SHFT                  0x0

//// Register DDRCC_DLL0_MODE ////

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x)                          (x+0x000000f0)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_PHYS(x)                          (x+0x000000f0)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_RMSK                             0x00003ffe
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_SHFT                                      1
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_MODE_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_MODE_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_EN_BMSK                0x00001000
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_EN_SHFT                       0xc

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_PERIOD_BMSK                  0x00000ff0
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_PERIOD_SHFT                         0x4

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_BYPASS_N_BMSK                0x00000008
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_BYPASS_N_SHFT                       0x3

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_DIFF_MODE_BMSK               0x00000004
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_DIFF_MODE_SHFT                      0x2

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_CMP_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_CMP_EN_SHFT                         0x1

//// Register DDRCC_DLL1_MODE ////

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x)                          (x+0x000000f4)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_PHYS(x)                          (x+0x000000f4)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_RMSK                             0x00003ffe
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_SHFT                                      1
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_MODE_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_MODE_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_EN_BMSK                0x00001000
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_EN_SHFT                       0xc

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_PERIOD_BMSK                  0x00000ff0
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_PERIOD_SHFT                         0x4

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_BYPASS_N_BMSK                0x00000008
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_BYPASS_N_SHFT                       0x3

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_DIFF_MODE_BMSK               0x00000004
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_DIFF_MODE_SHFT                      0x2

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_CMP_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_CMP_EN_SHFT                         0x1

//// Register DDRCC_PLL0_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x)                          (x+0x00000100)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PHYS(x)                          (x+0x00000100)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLL0_L_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x)                         (x+0x00000104)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PHYS(x)                         (x+0x00000104)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_L_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PLL_L_BMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PLL_L_SHFT                             0x0

//// Register DDRCC_PLL0_ALPHA_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x)                     (x+0x00000108)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PHYS(x)                     (x+0x00000108)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PLL_ALPHA_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PLL_ALPHA_SHFT                     0x0

//// Register DDRCC_PLL0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x)                     (x+0x00000110)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PHYS(x)                     (x+0x00000110)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RMSK                        0xf1ffffef
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_31_25_BMSK              0xf0000000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_31_25_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_FRAC_MODE_CTL_BMSK      0x01000000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_FRAC_MODE_CTL_SHFT            0x18

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_23_13_BMSK              0x00ffe000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_23_13_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_PRE_DIV_BMSK            0x00001000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_PRE_DIV_SHFT                   0xc

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_11_10_BMSK              0x00000c00
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_11_10_SHFT                     0xa

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_POST_DIV_CTRL_BMSK          0x00000300
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_POST_DIV_CTRL_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT_CLK_POLARITY_BMSK       0x00000080
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT_CLK_POLARITY_SHFT              0x7

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_6_4_BMSK                0x00000060
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_6_4_SHFT                       0x5

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                0x0

//// Register DDRCC_PLL0_CONFIG_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x)                 (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PHYS(x)                 (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_VDELTA_DELAY_BMSK       0xc0000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_VDELTA_DELAY_SHFT             0x1e

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SNPPW_BMSK              0x30000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SNPPW_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DISPW_BMSK              0x0c000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DISPW_SHFT                    0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_REF_TRIM_BMSK           0x03800000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_REF_TRIM_SHFT                 0x17

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_BMSK  0x00300000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_BMSK   0x000c0000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_BMSK   0x00030000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_SHFT         0x10

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_BMSK   0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_SHFT          0xe

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_P_FFA_SEL_BMSK          0x00003c00
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_P_FFA_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_TM_SEL_BMSK         0x00000300
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_TM_SEL_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_TM_SEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_TM_SEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_FFA_SEL_BMSK        0x00000030
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_FFA_SEL_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_FFA_SEL_BMSK        0x0000000c
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_FFA_SEL_SHFT               0x2

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PF_DZ_SEL_BMSK          0x00000003
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PF_DZ_SEL_SHFT                 0x0

//// Register DDRCC_PLL0_CONFIG_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x)                 (x+0x00000118)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_PHYS(x)                 (x+0x00000118)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RFU_31_2_BMSK           0xfffffffc
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RFU_31_2_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ALPHA_MODE_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ALPHA_MODE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_DDR_CPU_MODE_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_DDR_CPU_MODE_SHFT              0x0

//// Register DDRCC_PLL0_TEST_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x)                   (x+0x0000011c)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PHYS(x)                   (x+0x0000011c)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DFINE_31_26_BMSK          0xfc000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DFINE_31_26_SHFT                0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DEFINEOVERRIDE_BMSK       0x02000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DEFINEOVERRIDE_SHFT             0x19

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWC_BMSK                 0x01fc0000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWC_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWCOVERRIDE_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWCOVERRIDE_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_STAYINCFA_BMSK            0x00010000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_STAYINCFA_SHFT                  0x10

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPFFA_BMSK              0x00008000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPFFA_SHFT                     0xf

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPCFA_BMSK              0x00004000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPCFA_SHFT                     0xe

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFATM_BMSK           0x00002000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFATM_SHFT                  0xd

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFAACCUM_BMSK        0x00001000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFAACCUM_SHFT               0xc

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEDDC_BMSK           0x00000800
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEDDC_SHFT                  0xb

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ENABLELFSR_BMSK           0x00000400
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ENABLELFSR_SHFT                  0xa

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEBBC_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEBBC_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEFBC_BMSK           0x00000100
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEFBC_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PLLSTATUSSEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PLLSTATUSSEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DTESTSEL_BMSK             0x00000020
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DTESTSEL_SHFT                    0x5

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_BYPTESTAMP_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_BYPTESTAMP_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_SEL_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_SEL_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_SEL_BMSK           0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_SEL_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_EN_BMSK            0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_EN_SHFT                   0x1

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_EN_SHFT                   0x0

//// Register DDRCC_PLL0_TEST_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x)                   (x+0x00000120)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PHYS(x)                   (x+0x00000120)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGMODE_BMSK            0x80000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGMODE_SHFT                  0x1f

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDEVAL_BMSK     0x7c000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDEVAL_SHFT           0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDE_BMSK        0x02000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDE_SHFT              0x19

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DIVDCSEL_BMSK             0x01000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DIVDCSEL_SHFT                   0x18

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENCFG_BMSK              0x00c00000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENCFG_SHFT                    0x16

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENEN_BMSK               0x00200000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENEN_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGSEL_BMSK             0x00100000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGSEL_SHFT                   0x14

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEMDIS_BMSK               0x00080000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEMDIS_SHFT                     0x13

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NMOSCEN_BMSK              0x00040000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NMOSCEN_SHFT                    0x12

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IVTESTSEL_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IVTESTSEL_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOEN_BMSK              0x00010000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOEN_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOSEL_BMSK             0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOSEL_SHFT                    0xe

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTSEL_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTSEL_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTVAL_BMSK              0x00001ff0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTVAL_SHFT                     0x4

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OLCSEL_BMSK               0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OLCSEL_SHFT                      0x3

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DFINE_34_32_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DFINE_34_32_SHFT                 0x0

//// Register DDRCC_PLL0_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x)                        (x+0x00000124)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PHYS(x)                        (x+0x00000124)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PLL0_STATUS_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PLL0_STATUS_SHFT                      0x0

//// Register DDRCC_PLL1_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x)                          (x+0x00000140)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PHYS(x)                          (x+0x00000140)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLL1_L_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x)                         (x+0x00000144)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PHYS(x)                         (x+0x00000144)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_L_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PLL_L_BMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PLL_L_SHFT                             0x0

//// Register DDRCC_PLL1_ALPHA_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x)                     (x+0x00000148)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PHYS(x)                     (x+0x00000148)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PLL_ALPHA_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PLL_ALPHA_SHFT                     0x0

//// Register DDRCC_PLL1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x)                     (x+0x00000150)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PHYS(x)                     (x+0x00000150)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RMSK                        0xf1ffffef
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_31_2_BMSK               0xf0000000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_31_2_SHFT                     0x1c

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_FRAC_MODE_CTL_BMSK      0x01000000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_FRAC_MODE_CTL_SHFT            0x18

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_23_13_BMSK              0x00ffe000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_23_13_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_PRE_DIV_BMSK            0x00001000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_PRE_DIV_SHFT                   0xc

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_11_10_BMSK              0x00000c00
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_11_10_SHFT                     0xa

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_POST_DIV_CTRL_BMSK          0x00000300
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_POST_DIV_CTRL_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT_CLK_POLARITY_BMSK       0x00000080
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT_CLK_POLARITY_SHFT              0x7

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_6_4_BMSK                0x00000060
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_6_4_SHFT                       0x5

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                0x0

//// Register DDRCC_PLL1_CONFIG_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x)                 (x+0x00000154)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PHYS(x)                 (x+0x00000154)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_VDELTA_DELAY_BMSK       0xc0000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_VDELTA_DELAY_SHFT             0x1e

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SNPPW_BMSK              0x30000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SNPPW_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DISPW_BMSK              0x0c000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DISPW_SHFT                    0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_REF_TRIM_BMSK           0x03800000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_REF_TRIM_SHFT                 0x17

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_BMSK  0x00300000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_BMSK   0x000c0000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_BMSK   0x00030000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_SHFT         0x10

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_BMSK   0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_SHFT          0xe

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_P_FFA_SEL_BMSK          0x00003c00
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_P_FFA_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_TM_SEL_BMSK         0x00000300
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_TM_SEL_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_TM_SEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_TM_SEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_FFA_SEL_BMSK        0x00000030
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_FFA_SEL_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_FFA_SEL_BMSK        0x0000000c
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_FFA_SEL_SHFT               0x2

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PF_DZ_SEL_BMSK          0x00000003
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PF_DZ_SEL_SHFT                 0x0

//// Register DDRCC_PLL1_CONFIG_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x)                 (x+0x00000158)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_PHYS(x)                 (x+0x00000158)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RFU_31_2_BMSK           0xfffffffc
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RFU_31_2_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ALPHA_MODE_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ALPHA_MODE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_DDR_CPU_MODE_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_DDR_CPU_MODE_SHFT              0x0

//// Register DDRCC_PLL1_TEST_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x)                   (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PHYS(x)                   (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DFINE_31_26_BMSK          0xfc000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DFINE_31_26_SHFT                0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DEFINEOVERRIDE_BMSK       0x02000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DEFINEOVERRIDE_SHFT             0x19

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWC_BMSK                 0x01fc0000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWC_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWCOVERRIDE_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWCOVERRIDE_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_STAYINCFA_BMSK            0x00010000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_STAYINCFA_SHFT                  0x10

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPFFA_BMSK              0x00008000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPFFA_SHFT                     0xf

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPCFA_BMSK              0x00004000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPCFA_SHFT                     0xe

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFATM_BMSK           0x00002000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFATM_SHFT                  0xd

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFAACCUM_BMSK        0x00001000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFAACCUM_SHFT               0xc

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEDDC_BMSK           0x00000800
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEDDC_SHFT                  0xb

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ENABLELFSR_BMSK           0x00000400
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ENABLELFSR_SHFT                  0xa

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEBBC_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEBBC_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEFBC_BMSK           0x00000100
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEFBC_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PLLSTATUSSEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PLLSTATUSSEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DTESTSEL_BMSK             0x00000020
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DTESTSEL_SHFT                    0x5

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_BYPTESTAMP_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_BYPTESTAMP_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_SEL_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_SEL_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_SEL_BMSK           0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_SEL_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_EN_BMSK            0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_EN_SHFT                   0x1

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_EN_SHFT                   0x0

//// Register DDRCC_PLL1_TEST_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x)                   (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PHYS(x)                   (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGMODE_BMSK            0x80000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGMODE_SHFT                  0x1f

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDEVAL_BMSK     0x7c000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDEVAL_SHFT           0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDE_BMSK        0x02000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDE_SHFT              0x19

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DIVDCSEL_BMSK             0x01000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DIVDCSEL_SHFT                   0x18

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENCFG_BMSK              0x00c00000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENCFG_SHFT                    0x16

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENEN_BMSK               0x00200000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENEN_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGSEL_BMSK             0x00100000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGSEL_SHFT                   0x14

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEMDIS_BMSK               0x00080000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEMDIS_SHFT                     0x13

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NMOSCEN_BMSK              0x00040000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NMOSCEN_SHFT                    0x12

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IVTESTSEL_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IVTESTSEL_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOEN_BMSK              0x00010000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOEN_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOSEL_BMSK             0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOSEL_SHFT                    0xe

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTSEL_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTSEL_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTVAL_BMSK              0x00001ff0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTVAL_SHFT                     0x4

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OLCSEL_BMSK               0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OLCSEL_SHFT                      0x3

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DFINE_34_32_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DFINE_34_32_SHFT                 0x0

//// Register DDRCC_PLL1_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x)                        (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PHYS(x)                        (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PLL1_STATUS_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PLL1_STATUS_SHFT                      0x0

//// Register DDRCC_TX0_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x)                    (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_PHYS(x)                    (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x)                      (x+0x00000184)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_PHYS(x)                      (x+0x00000184)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX0_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x)                      (x+0x00000188)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_PHYS(x)                      (x+0x00000188)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX0_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x)                         (x+0x0000018c)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_PHYS(x)                         (x+0x0000018c)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TX1_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x)                    (x+0x00000190)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_PHYS(x)                    (x+0x00000190)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x)                      (x+0x00000194)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_PHYS(x)                      (x+0x00000194)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX1_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x)                      (x+0x00000198)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_PHYS(x)                      (x+0x00000198)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX1_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x)                         (x+0x0000019c)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_PHYS(x)                         (x+0x0000019c)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TXPHY_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x)                  (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_PHYS(x)                  (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_SHFT              0x0

//// Register DDRCC_TXPHY_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x)                    (x+0x000001c4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_PHYS(x)                    (x+0x000001c4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK                       0x001f00ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_BMSK        0x00100000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_SHFT              0x14

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_BMSK                 0x00040000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_BMSK             0x00010000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_SHFT                   0x10

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_SHFT                  0x0

//// Register DDRCC_TXPHY_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x)                    (x+0x000001c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_PHYS(x)                    (x+0x000001c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_SHFT                  0x0

//// Register DDRCC_TXPHY_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x)                       (x+0x000001cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_PHYS(x)                       (x+0x000001cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK                          0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_SHFT                   0x0

//// Register DDRCC_DLL0_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x)                   (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_PHYS(x)                   (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_RMSK                      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_BMSK      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_SHFT             0x0

//// Register DDRCC_DLL0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x)                     (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_PHYS(x)                     (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_UPD_I_BMSK      0x00100000
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_UPD_I_SHFT            0x14

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_ERR_I_BMSK      0x000f0000
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_ERR_I_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_USER_BMSK          0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_USER_SHFT                 0x0

//// Register DDRCC_DLL0_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x)                     (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_PHYS(x)                     (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_CSD_DLL0_TEST_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_CSD_DLL0_TEST_SHFT                 0x0

//// Register DDRCC_DLL0_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x)                        (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_PHYS(x)                        (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_RMSK                           0x000003ff
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_READY_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_READY_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_LOCK_BMSK                  0x00000100
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_LOCK_SHFT                         0x8

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_CSD_DLL0_STATUS_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_CSD_DLL0_STATUS_SHFT                  0x0

//// Register DDRCC_DLL1_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x)                   (x+0x000001e0)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_PHYS(x)                   (x+0x000001e0)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_RMSK                      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_BMSK      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_SHFT             0x0

//// Register DDRCC_DLL1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x)                     (x+0x000001e4)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_PHYS(x)                     (x+0x000001e4)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_UPD_I_BMSK      0x00100000
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_UPD_I_SHFT            0x14

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_ERR_I_BMSK      0x000f0000
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_ERR_I_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_USER_BMSK          0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_USER_SHFT                 0x0

//// Register DDRCC_DLL1_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x)                     (x+0x000001e8)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_PHYS(x)                     (x+0x000001e8)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_CSD_DLL1_TEST_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_CSD_DLL1_TEST_SHFT                 0x0

//// Register DDRCC_DLL1_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x)                        (x+0x000001ec)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_PHYS(x)                        (x+0x000001ec)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_RMSK                           0x000003ff
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_READY_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_READY_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_LOCK_BMSK                  0x00000100
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_LOCK_SHFT                         0x8

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_CSD_DLL1_STATUS_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_CSD_DLL1_STATUS_SHFT                  0x0

//// Register DDRCC_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x)                          (x+0x000001f0)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYS(x)                          (x+0x000001f0)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK                             0x0003f1ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_BMSK      0x0003f000
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_SHFT             0xc

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_BMSK             0x000001ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_SHFT                    0x0

//// Register DDRCC_PKGCLK_CTRL ////

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x)                        (x+0x00000200)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PHYS(x)                        (x+0x00000200)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_RMSK                           0x000000ff
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_SEL_BMSK              0x000000e0
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_SEL_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_EN_BMSK               0x00000010
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_EN_SHFT                      0x4

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_SEL_BMSK              0x0000000e
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_SEL_SHFT                     0x1

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_EN_BMSK               0x00000001
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_EN_SHFT                      0x0

//// Register DDRCC_DLLHIST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x)                       (x+0x00000210)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_PHYS(x)                       (x+0x00000210)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_RMSK                          0x000fffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SW_CPD_ERR_STATUS_CLR_BMSK    0x00080000
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SW_CPD_ERR_STATUS_CLR_SHFT          0x13

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_INTERVAL_BMSK        0x00060000
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_INTERVAL_SHFT              0x11

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_SAMPLE_BMSK          0x0001fffe
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_SAMPLE_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_EN_BMSK              0x00000001
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_EN_SHFT                     0x0

//// Register DDRCC_DLLHIST_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x)                     (x+0x00000214)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_PHYS(x)                     (x+0x00000214)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_RMSK                        0x0000003f
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_UPD_STATUS_BMSK         0x00000020
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_UPD_STATUS_SHFT                0x5

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_ERR_STATUS_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_ERR_STATUS_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_DLL_HIST_READY_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_DLL_HIST_READY_SHFT                0x0

//// Register DDRCC_DLLHIST_BIN_1_2 ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x)                    (x+0x00000218)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_PHYS(x)                    (x+0x00000218)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN2_BMSK         0xffff0000
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN2_SHFT               0x10

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN1_BMSK         0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN1_SHFT                0x0

//// Register DDRCC_DLLHIST_BIN_3_4 ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x)                    (x+0x0000021c)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_PHYS(x)                    (x+0x0000021c)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_SHFT                                0
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN4_BMSK         0xffff0000
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN4_SHFT               0x10

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN3_BMSK         0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN3_SHFT                0x0

//// Register DDRCC_SDPLL0_IE_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x)                     (x+0x00000300)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_PHYS(x)                     (x+0x00000300)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IETRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IETRIM_SHFT                        0x0

//// Register DDRCC_SDPLL0_IP_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x)                     (x+0x00000304)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_PHYS(x)                     (x+0x00000304)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IPTRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IPTRIM_SHFT                        0x0

//// Register DDRCC_SDPLL0_PLL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x)                   (x+0x00000308)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PHYS(x)                   (x+0x00000308)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_RMSK                      0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_FFEN_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_FFEN_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_ORD_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_ORD_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_PHSEL_CONTROL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x)           (x+0x0000030c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PHYS(x)           (x+0x0000030c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_RMSK              0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_SHFT                       0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_SHFT        0x0

//// Register DDRCC_SDPLL0_IPTAT_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x)                  (x+0x00000310)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_PHYS(x)                  (x+0x00000310)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_RMSK                     0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IPTAT_TRIM_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IPTAT_TRIM_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_PHSEL_DC ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x)                (x+0x00000314)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PHYS(x)                (x+0x00000314)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PLL_PHSEL_DC_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PLL_PHSEL_DC_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_CAL_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x)                  (x+0x00000318)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_PHYS(x)                  (x+0x00000318)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_RMSK                     0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_MUX_BMSK     0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_MUX_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_MUX_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_MUX_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_SHFT                 0x0

//// Register DDRCC_SDPLL0_CLKBUFLR_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x)                 (x+0x0000031c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_PHYS(x)                 (x+0x0000031c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_L_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_L_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_R_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_R_EN_SHFT               0x0

//// Register DDRCC_SDPLL0_ATB_SEL1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x)                    (x+0x00000320)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_PHYS(x)                    (x+0x00000320)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ATB_SEL_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ATB_SEL_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL0_ATB_SEL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x)                    (x+0x00000324)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_PHYS(x)                    (x+0x00000324)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_DEBUGBUS_SEL_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_DEBUGBUS_SEL_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ATB_SEL_11_8_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ATB_SEL_11_8_SHFT                 0x0

//// Register DDRCC_SDPLL0_SYSCLK_EN_RESET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x)             (x+0x00000328)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_PHYS(x)             (x+0x00000328)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_RMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SHFT                         1
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SW_RESET_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SW_RESET_SHFT              0x1

//// Register DDRCC_SDPLL0_RESETSM_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x)               (x+0x0000032c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_PHYS(x)               (x+0x0000032c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_VCO_TUNE_MODE_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_VCO_TUNE_MODE_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLLLOCK_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLLLOCK_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_KVCO_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_KVCO_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_BANDGAP_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_BANDGAP_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT           0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x)              (x+0x00000330)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PHYS(x)              (x+0x00000330)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_BYPASS_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_BYPASS_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_BANDGAP_TIMER_BMSK   0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_BANDGAP_TIMER_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_MUX_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_MUX_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_DISABLE_CLKGATING_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_DISABLE_CLKGATING_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x)              (x+0x00000334)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PHYS(x)              (x+0x00000334)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL4 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x)              (x+0x00000338)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PHYS(x)              (x+0x00000338)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL5 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x)              (x+0x0000033c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PHYS(x)              (x+0x0000033c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_RMSK                 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_MUX_BMSK  0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_MUX_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLLWAKEUP_TIMER_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLLWAKEUP_TIMER_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x)               (x+0x00000340)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_PHYS(x)               (x+0x00000340)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x)               (x+0x00000344)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_PHYS(x)               (x+0x00000344)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x)                 (x+0x00000348)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_PHYS(x)                 (x+0x00000348)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_RMSK                    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_KVCO_COUNT_7_0_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_KVCO_COUNT_7_0_SHFT            0x0

//// Register DDRCC_SDPLL0_KVCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x)                 (x+0x0000034c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_PHYS(x)                 (x+0x0000034c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_KVCO_COUNT_9_8_BMSK     0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_KVCO_COUNT_9_8_SHFT            0x0

//// Register DDRCC_SDPLL0_KVCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x)              (x+0x00000350)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_PHYS(x)              (x+0x00000350)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_RMSK                 0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_BMSK 0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_BMSK  0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_SHFT         0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAITTIME_BMSK   0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAITTIME_SHFT          0x0

//// Register DDRCC_SDPLL0_KVCO_CAL_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x)             (x+0x00000354)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_PHYS(x)             (x+0x00000354)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_RMSK                0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_CODE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x)                   (x+0x00000358)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_PHYS(x)                   (x+0x00000358)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_RMSK                      0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_MUX_BMSK        0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_MUX_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_BMSK            0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_SHFT                   0x0

//// Register DDRCC_SDPLL0_VREF_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x)                   (x+0x0000035c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_PHYS(x)                   (x+0x0000035c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_VREF_CFG_7_0_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_VREF_CFG_7_0_SHFT                0x0

//// Register DDRCC_SDPLL0_VREF_CFG2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x)                   (x+0x00000360)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_PHYS(x)                   (x+0x00000360)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_RMSK                      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_VREF_CFG_8_8_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_VREF_CFG_8_8_SHFT                0x0

//// Register DDRCC_SDPLL0_RESOLUTION ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x)                  (x+0x00000364)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_PHYS(x)                  (x+0x00000364)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_VCO_CAL_RESOLUTION_BMSK  0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_VCO_CAL_RESOLUTION_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_KVCO_CAL_RESOLUTION_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_KVCO_CAL_RESOLUTION_SHFT        0x0

//// Register DDRCC_SDPLL0_VCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x)               (x+0x00000368)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_PHYS(x)               (x+0x00000368)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_RMSK                  0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAITTIME_BMSK     0x0000001c
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAITTIME_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAKEUPTIME_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAKEUPTIME_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x)                (x+0x0000036c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_PHYS(x)                (x+0x0000036c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_VCO_DIV_REF_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_VCO_DIV_REF_7_0_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x)                (x+0x00000370)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_PHYS(x)                (x+0x00000370)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_VCO_DIV_REF_9_8_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_VCO_DIV_REF_9_8_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x)                  (x+0x00000374)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_PHYS(x)                  (x+0x00000374)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_VCO_COUNT_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_VCO_COUNT_7_0_SHFT              0x0

//// Register DDRCC_SDPLL0_VCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x)                  (x+0x00000378)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_PHYS(x)                  (x+0x00000378)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_VCO_COUNT_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_VCO_COUNT_15_8_SHFT             0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x)                (x+0x0000037c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PHYS(x)                (x+0x0000037c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_SHFT          0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x)                (x+0x00000380)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PHYS(x)                (x+0x00000380)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_SHFT         0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x)                (x+0x00000384)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PHYS(x)                (x+0x00000384)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_SHFT        0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x)              (x+0x00000388)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PHYS(x)              (x+0x00000388)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_RMSK                 0x000000fe
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_SHFT                          1
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_RNG_BMSK     0x00000018
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_RNG_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_CNT_BMSK     0x00000006
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_CNT_SHFT            0x1

//// Register DDRCC_SDPLL0_PLL_VCO_TUNE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x)                (x+0x0000038c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PHYS(x)                (x+0x0000038c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_BMSK  0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_SHFT         0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_BMSK      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_SHFT             0x0

//// Register DDRCC_SDPLL0_DEC_START ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x)                   (x+0x00000390)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_PHYS(x)                   (x+0x00000390)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_DEC_START_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_DEC_START_SHFT                   0x0

//// Register DDRCC_SDPLL0_SSC_EN_CENTER ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x)               (x+0x00000394)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_PHYS(x)               (x+0x00000394)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_CENTER_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_CENTER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_EN_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_EN_SHFT                  0x0

//// Register DDRCC_SDPLL0_SSC_ADJ_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x)                (x+0x00000398)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_PHYS(x)                (x+0x00000398)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT           0x0

//// Register DDRCC_SDPLL0_SSC_ADJ_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x)                (x+0x0000039c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_PHYS(x)                (x+0x0000039c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT           0x0

//// Register DDRCC_SDPLL0_SSC_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x)                    (x+0x000003a0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_PHYS(x)                    (x+0x000003a0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SSC_PER_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SSC_PER_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL0_SSC_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x)                    (x+0x000003a4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_PHYS(x)                    (x+0x000003a4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SSC_PER_15_8_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SSC_PER_15_8_SHFT                 0x0

//// Register DDRCC_SDPLL0_SSC_STEP_SIZE1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x)              (x+0x000003a8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_PHYS(x)              (x+0x000003a8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_SSC_STEP_SIZE2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x)              (x+0x000003ac)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_PHYS(x)              (x+0x000003ac)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_FORCE_CAL_DONE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x)              (x+0x000003b0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_PHYS(x)              (x+0x000003b0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_RMSK                 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_CORE_READY_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_CORE_READY_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x)             (x+0x000003b4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_PHYS(x)             (x+0x000003b4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_DIV_FRAC_START_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_DIV_FRAC_START_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x)             (x+0x000003b8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_PHYS(x)             (x+0x000003b8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_DIV_FRAC_START_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_DIV_FRAC_START_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x)             (x+0x000003bc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_PHYS(x)             (x+0x000003bc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_RMSK                0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_DIV_FRAC_START_19_16_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_DIV_FRAC_START_19_16_SHFT        0x0

//// Register DDRCC_SDPLL0_PLL_TXCLK_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x)                (x+0x000003c0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PHYS(x)                (x+0x000003c0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_REFCLK_DBLER_EN_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_REFCLK_DBLER_EN_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PLL_TXCLK_EN_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PLL_TXCLK_EN_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_CRCTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x)                  (x+0x000003c4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PHYS(x)                  (x+0x000003c4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_RCTRL_BMSK           0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_RCTRL_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_CCTRL_BMSK           0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_CCTRL_SHFT                  0x0

//// Register DDRCC_SDPLL0_PLL_FREQUPDATE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x)              (x+0x000003c8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PHYS(x)              (x+0x000003c8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PLL_FREQUPDATE_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PLL_FREQUPDATE_SHFT         0x0

//// Register DDRCC_SDPLL0_RESET_SM_READY_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x)       (x+0x000003cc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PHYS(x)       (x+0x000003cc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_KVCO_CAL_DONE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_KVCO_CAL_DONE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_VCO_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_VCO_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PLL_LOCK_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PLL_LOCK_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RESETSM_BMSK  0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RESETSM_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_CORE_READY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_CORE_READY_SHFT        0x0

//// Register DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x)        (x+0x000003d0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_PHYS(x)        (x+0x000003d0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_BMSK 0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_SHFT        0x0

//// Register DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x)       (x+0x000003d4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PHYS(x)       (x+0x000003d4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_RMSK          0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PLL_RANGE_STATUS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PLL_RANGE_STATUS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_SHFT        0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS0 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x)                  (x+0x000003d8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_PHYS(x)                  (x+0x000003d8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT              0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x)                  (x+0x000003dc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_PHYS(x)                  (x+0x000003dc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT             0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x)                  (x+0x000003e0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_PHYS(x)                  (x+0x000003e0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT            0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x)                  (x+0x000003e4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_PHYS(x)                  (x+0x000003e4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT            0x0

//// Register DDRCC_SDPLL0_PLL_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x)                   (x+0x000003e8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PHYS(x)                   (x+0x000003e8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_RMSK                      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PFD_DLY_BMSK              0x00000060
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PFD_DLY_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_CTRL_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_CTRL_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_BYPASS_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_BYPASS_SHFT              0x0

//// Register DDRCC_SDPLL0_BGTRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x)                      (x+0x000003ec)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_PHYS(x)                      (x+0x000003ec)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_BGTRIM_BMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_BGTRIM_SHFT                         0x0

//// Register DDRCC_SDPLL0_CP_SET_CUR ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x)                  (x+0x000003f0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PHYS(x)                  (x+0x000003f0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_RMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PLL_CPMSET_CUR_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PLL_CPMSET_CUR_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_CPCSET_CUR_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_CPCSET_CUR_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_ICPMSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x)                 (x+0x000003f4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PHYS(x)                 (x+0x000003f4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PLL_ICPMSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PLL_ICPMSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ICPMSET_M_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ICPMSET_M_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_ICPCSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x)                 (x+0x000003f8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PHYS(x)                 (x+0x000003f8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_M_BMSK      0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_M_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_ICP_SET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x)                 (x+0x000003fc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PHYS(x)                 (x+0x000003fc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPMSET_BMSK        0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPMSET_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPCSET_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPCSET_SHFT               0x0

//// Register DDRCC_SDPLL0_PLL_LPF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x)                    (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PHYS(x)                    (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP2_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP2_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP1_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP1_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_LPF2_POSTDIV ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x)            (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PHYS(x)            (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_RMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_TX_BAND_BMSK       0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_TX_BAND_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PLL_LPF_RES1_BMSK  0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PLL_LPF_RES1_SHFT         0x0

//// Register DDRCC_SDPLL0_PLL_BANDGAP ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x)                 (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PHYS(x)                 (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_MUX_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_MUX_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_BMSK          0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_SHFT                 0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_MUX_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_MUX_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_BMSK          0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_SHFT                 0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX1_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX1_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_SHFT                   0x0

//// Register DDRCC_SDPLL0_CMN_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_PHYS(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_RMSK                      0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_KVCO_INIT_CODE_BMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_KVCO_INIT_CODE_SHFT              0x0

//// Register DDRCC_SDPLL0_CMN_MISC2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_PHYS(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RSVD_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RSVD_SHFT                        0x0

//// Register DDRCC_SDPLL1_IE_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x)                     (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_PHYS(x)                     (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IETRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IETRIM_SHFT                        0x0

//// Register DDRCC_SDPLL1_IP_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x)                     (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_PHYS(x)                     (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IPTRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IPTRIM_SHFT                        0x0

//// Register DDRCC_SDPLL1_PLL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x)                   (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PHYS(x)                   (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_RMSK                      0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_FFEN_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_FFEN_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_ORD_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_ORD_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_PHSEL_CONTROL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x)           (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PHYS(x)           (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_RMSK              0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_SHFT                       0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_SHFT        0x0

//// Register DDRCC_SDPLL1_IPTAT_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x)                  (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_PHYS(x)                  (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_RMSK                     0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IPTAT_TRIM_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IPTAT_TRIM_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_PHSEL_DC ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PHYS(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PLL_PHSEL_DC_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PLL_PHSEL_DC_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_CAL_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x)                  (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_PHYS(x)                  (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_RMSK                     0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_MUX_BMSK     0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_MUX_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_MUX_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_MUX_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_SHFT                 0x0

//// Register DDRCC_SDPLL1_CLKBUFLR_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x)                 (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_PHYS(x)                 (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_L_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_L_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_R_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_R_EN_SHFT               0x0

//// Register DDRCC_SDPLL1_ATB_SEL1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x)                    (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_PHYS(x)                    (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ATB_SEL_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ATB_SEL_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL1_ATB_SEL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x)                    (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_PHYS(x)                    (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_DEBUGBUS_SEL_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_DEBUGBUS_SEL_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ATB_SEL_11_8_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ATB_SEL_11_8_SHFT                 0x0

//// Register DDRCC_SDPLL1_SYSCLK_EN_RESET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x)             (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_PHYS(x)             (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_RMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SHFT                         1
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SW_RESET_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SW_RESET_SHFT              0x1

//// Register DDRCC_SDPLL1_RESETSM_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_PHYS(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_VCO_TUNE_MODE_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_VCO_TUNE_MODE_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLLLOCK_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLLLOCK_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_KVCO_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_KVCO_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_BANDGAP_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_BANDGAP_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT           0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x)              (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PHYS(x)              (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_BYPASS_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_BYPASS_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_BANDGAP_TIMER_BMSK   0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_BANDGAP_TIMER_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_MUX_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_MUX_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_DISABLE_CLKGATING_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_DISABLE_CLKGATING_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x)              (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PHYS(x)              (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL4 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x)              (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PHYS(x)              (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL5 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x)              (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PHYS(x)              (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_RMSK                 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_MUX_BMSK  0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_MUX_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLLWAKEUP_TIMER_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLLWAKEUP_TIMER_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_PHYS(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_PHYS(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x)                 (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_PHYS(x)                 (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_RMSK                    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_KVCO_COUNT_7_0_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_KVCO_COUNT_7_0_SHFT            0x0

//// Register DDRCC_SDPLL1_KVCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x)                 (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_PHYS(x)                 (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_KVCO_COUNT_9_8_BMSK     0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_KVCO_COUNT_9_8_SHFT            0x0

//// Register DDRCC_SDPLL1_KVCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x)              (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_PHYS(x)              (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_RMSK                 0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_BMSK 0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_BMSK  0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_SHFT         0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAITTIME_BMSK   0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAITTIME_SHFT          0x0

//// Register DDRCC_SDPLL1_KVCO_CAL_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x)             (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_PHYS(x)             (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_RMSK                0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_CODE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x)                   (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_PHYS(x)                   (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_RMSK                      0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_MUX_BMSK        0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_MUX_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_BMSK            0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_SHFT                   0x0

//// Register DDRCC_SDPLL1_VREF_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x)                   (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_PHYS(x)                   (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_VREF_CFG_7_0_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_VREF_CFG_7_0_SHFT                0x0

//// Register DDRCC_SDPLL1_VREF_CFG2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x)                   (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_PHYS(x)                   (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_RMSK                      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_VREF_CFG_8_8_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_VREF_CFG_8_8_SHFT                0x0

//// Register DDRCC_SDPLL1_RESOLUTION ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x)                  (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_PHYS(x)                  (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_VCO_CAL_RESOLUTION_BMSK  0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_VCO_CAL_RESOLUTION_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_KVCO_CAL_RESOLUTION_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_KVCO_CAL_RESOLUTION_SHFT        0x0

//// Register DDRCC_SDPLL1_VCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_PHYS(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_RMSK                  0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAITTIME_BMSK     0x0000001c
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAITTIME_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAKEUPTIME_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAKEUPTIME_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x)                (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_PHYS(x)                (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_VCO_DIV_REF_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_VCO_DIV_REF_7_0_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x)                (x+0x000004f0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_PHYS(x)                (x+0x000004f0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_VCO_DIV_REF_9_8_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_VCO_DIV_REF_9_8_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x)                  (x+0x000004f4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_PHYS(x)                  (x+0x000004f4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_VCO_COUNT_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_VCO_COUNT_7_0_SHFT              0x0

//// Register DDRCC_SDPLL1_VCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x)                  (x+0x000004f8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_PHYS(x)                  (x+0x000004f8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_VCO_COUNT_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_VCO_COUNT_15_8_SHFT             0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x)                (x+0x000004fc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PHYS(x)                (x+0x000004fc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_SHFT          0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x)                (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PHYS(x)                (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_SHFT         0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x)                (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PHYS(x)                (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_SHFT        0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x)              (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PHYS(x)              (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_RMSK                 0x000000fe
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_SHFT                          1
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_RNG_BMSK     0x00000018
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_RNG_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_CNT_BMSK     0x00000006
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_CNT_SHFT            0x1

//// Register DDRCC_SDPLL1_PLL_VCO_TUNE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x)                (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PHYS(x)                (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_BMSK  0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_SHFT         0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_BMSK      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_SHFT             0x0

//// Register DDRCC_SDPLL1_DEC_START ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x)                   (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_PHYS(x)                   (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_DEC_START_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_DEC_START_SHFT                   0x0

//// Register DDRCC_SDPLL1_SSC_EN_CENTER ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x)               (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_PHYS(x)               (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_CENTER_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_CENTER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_EN_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_EN_SHFT                  0x0

//// Register DDRCC_SDPLL1_SSC_ADJ_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x)                (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_PHYS(x)                (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT           0x0

//// Register DDRCC_SDPLL1_SSC_ADJ_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x)                (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_PHYS(x)                (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT           0x0

//// Register DDRCC_SDPLL1_SSC_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x)                    (x+0x00000520)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_PHYS(x)                    (x+0x00000520)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SSC_PER_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SSC_PER_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL1_SSC_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x)                    (x+0x00000524)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_PHYS(x)                    (x+0x00000524)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SSC_PER_15_8_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SSC_PER_15_8_SHFT                 0x0

//// Register DDRCC_SDPLL1_SSC_STEP_SIZE1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x)              (x+0x00000528)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_PHYS(x)              (x+0x00000528)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_SSC_STEP_SIZE2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x)              (x+0x0000052c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_PHYS(x)              (x+0x0000052c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_FORCE_CAL_DONE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x)              (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_PHYS(x)              (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_RMSK                 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_CORE_READY_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_CORE_READY_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x)             (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_PHYS(x)             (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_DIV_FRAC_START_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_DIV_FRAC_START_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x)             (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_PHYS(x)             (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_DIV_FRAC_START_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_DIV_FRAC_START_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x)             (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_PHYS(x)             (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_RMSK                0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_DIV_FRAC_START_19_16_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_DIV_FRAC_START_19_16_SHFT        0x0

//// Register DDRCC_SDPLL1_PLL_TXCLK_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x)                (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PHYS(x)                (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_REFCLK_DBLER_EN_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_REFCLK_DBLER_EN_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PLL_TXCLK_EN_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PLL_TXCLK_EN_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_CRCTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x)                  (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PHYS(x)                  (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_RCTRL_BMSK           0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_RCTRL_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_CCTRL_BMSK           0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_CCTRL_SHFT                  0x0

//// Register DDRCC_SDPLL1_PLL_FREQUPDATE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x)              (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PHYS(x)              (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PLL_FREQUPDATE_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PLL_FREQUPDATE_SHFT         0x0

//// Register DDRCC_SDPLL1_RESET_SM_READY_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PHYS(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_KVCO_CAL_DONE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_KVCO_CAL_DONE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_VCO_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_VCO_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PLL_LOCK_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PLL_LOCK_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RESETSM_BMSK  0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RESETSM_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_CORE_READY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_CORE_READY_SHFT        0x0

//// Register DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x)        (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_PHYS(x)        (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_BMSK 0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_SHFT        0x0

//// Register DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x)       (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_PHYS(x)       (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_RMSK          0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_KVCO_CODE_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_KVCO_CODE_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_SHFT        0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS0 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x)                  (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_PHYS(x)                  (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT              0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x)                  (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_PHYS(x)                  (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT             0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x)                  (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_PHYS(x)                  (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT            0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x)                  (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_PHYS(x)                  (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT            0x0

//// Register DDRCC_SDPLL1_PLL_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x)                   (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PHYS(x)                   (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_RMSK                      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PFD_DLY_BMSK              0x00000060
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PFD_DLY_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_CTRL_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_CTRL_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_BYPASS_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_BYPASS_SHFT              0x0

//// Register DDRCC_SDPLL1_BGTRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_PHYS(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_BGTRIM_BMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_BGTRIM_SHFT                         0x0

//// Register DDRCC_SDPLL1_CP_SET_CUR ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x)                  (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PHYS(x)                  (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_RMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PLL_CPMSET_CUR_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PLL_CPMSET_CUR_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_CPCSET_CUR_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_CPCSET_CUR_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_ICPMSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x)                 (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PHYS(x)                 (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PLL_ICPMSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PLL_ICPMSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ICPMSET_M_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ICPMSET_M_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_ICPCSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x)                 (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PHYS(x)                 (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_M_BMSK      0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_M_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_ICP_SET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x)                 (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PHYS(x)                 (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPMSET_BMSK        0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPMSET_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPCSET_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPCSET_SHFT               0x0

//// Register DDRCC_SDPLL1_PLL_LPF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x)                    (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PHYS(x)                    (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP2_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP2_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP1_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP1_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_LPF2_POSTDIV ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x)            (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PHYS(x)            (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_RMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_TX_BAND_BMSK       0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_TX_BAND_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PLL_LPF_RES1_BMSK  0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PLL_LPF_RES1_SHFT         0x0

//// Register DDRCC_SDPLL1_PLL_BANDGAP ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x)                 (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PHYS(x)                 (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_MUX_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_MUX_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_BMSK          0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_SHFT                 0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_MUX_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_MUX_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_BMSK          0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_SHFT                 0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX1_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX1_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_SHFT                   0x0

//// Register DDRCC_SDPLL1_CMN_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x)                   (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_PHYS(x)                   (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_RMSK                      0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_KVCO_INIT_CODE_BMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_KVCO_INIT_CODE_SHFT              0x0

//// Register DDRCC_SDPLL1_CMN_MISC2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x)                   (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_PHYS(x)                   (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RSVD_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RSVD_SHFT                        0x0

//// Register DDRCC_PHYDLL0_TOP_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x)                   (x+0x00000650)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHYS(x)                   (x+0x00000650)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_RMSK                      0x0fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_SEL_BMSK    0x0e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_SEL_SHFT          0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_ENABLE_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_ENABLE_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_SEL_BMSK     0x00e00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_SEL_SHFT           0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_ENABLE_BMSK  0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_ENABLE_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_CTL_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_CTL_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_OVRD_BMSK       0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_OVRD_SHFT             0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_CTL_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_CTL_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_OVRD_BMSK        0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_OVRD_SHFT              0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_RESET_TIME_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_RESET_TIME_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_TIME_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_TIME_SHFT               0x0

//// Register DDRCC_PHYDLL0_FINE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x)                  (x+0x00000654)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_PHYS(x)                  (x+0x00000654)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_RMSK                     0x3ff01fff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_BIST_MODE_BMSK           0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_BIST_MODE_SHFT                 0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_BMSK            0x1e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_SHFT                  0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_OVRD_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_OVRD_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_CLK_STOP_CNTR_BMSK       0x00f00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_CLK_STOP_CNTR_SHFT             0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SAMPLE_BMSK              0x00001fe0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SAMPLE_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_MODE_BMSK                0x0000001c
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_MODE_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_DIRECTION_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_DIRECTION_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SW_ENABLE_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SW_ENABLE_SHFT                  0x0

//// Register DDRCC_PHYDLL0_FINE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x)                  (x+0x00000658)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_PHYS(x)                  (x+0x00000658)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_DONE_TIMER_BMSK          0xff000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_DONE_TIMER_SHFT                0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_TOLERANCE_BMSK           0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_TOLERANCE_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_THRESHOLD_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_THRESHOLD_SHFT                  0x0

//// Register DDRCC_PHYDLL0_FINE_CFG2 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x)                  (x+0x0000065c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_PHYS(x)                  (x+0x0000065c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_BMSK 0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_SHFT        0x0

//// Register DDRCC_PHYDLL0_FINE_CFG3 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x)                  (x+0x00000660)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_PHYS(x)                  (x+0x00000660)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_RMSK                     0x003fffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_FINE_MODE_RES_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_FINE_MODE_RES_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_XO_CLK_TIMER_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_XO_CLK_TIMER_SHFT               0x0

//// Register DDRCC_PHYDLL0_FINE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x)                  (x+0x00000664)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_PHYS(x)                  (x+0x00000664)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_DEBUG_BMSK               0xffe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_DEBUG_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_LUT_IN_BMSK         0x001c0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_LUT_IN_SHFT               0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_NUMBER_OF_ONES_BMSK      0x0003fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_NUMBER_OF_ONES_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_DONE_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_DONE_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_CTL_OUT_BMSK        0x000001e0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_CTL_OUT_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_FSM_STATE_BMSK      0x0000001f
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_FSM_STATE_SHFT             0x0

//// Register DDRCC_PHYDLL0_COARSE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x)                (x+0x00000670)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_PHYS(x)                (x+0x00000670)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INVERSE_CORRECTION_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INVERSE_CORRECTION_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_NEG_EDGE_DET_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_NEG_EDGE_DET_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_ODD_CTL_BMSK    0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_ODD_CTL_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_EVEN_CTL_BMSK   0x001fe000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_EVEN_CTL_SHFT          0xd

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_CTL_OVRD_BMSK   0x00001000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_CTL_OVRD_SHFT          0xc

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_CLK_GATING_CNTR_BMSK   0x00000ff0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_CLK_GATING_CNTR_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SAMPLE_CNTR_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SAMPLE_CNTR_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_PH_DET_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_PH_DET_EN_SHFT         0x0

//// Register DDRCC_PHYDLL0_COARSE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x)                (x+0x00000674)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_PHYS(x)                (x+0x00000674)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_RMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_MEDIAN_ENABLE_BMSK     0x00000100
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_MEDIAN_ENABLE_SHFT            0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_CTL_BMSK     0x00000080
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_CTL_SHFT            0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_OVRD_BMSK    0x00000040
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_OVRD_SHFT           0x6

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_MC_CLK_BMSK     0x00000020
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_MC_CLK_SHFT            0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_PHY_CLK_BMSK    0x00000010
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_PHY_CLK_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_BMSK  0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_SHFT        0x0

//// Register DDRCC_PHYDLL0_COARSE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x)                (x+0x00000678)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_PHYS(x)                (x+0x00000678)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_DEBUG_STATUS_BMSK      0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_DEBUG_STATUS_SHFT             0x0

//// Register DDRCC_PHYDLL0_COARSE_STA1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x)                (x+0x0000067c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_PHYS(x)                (x+0x0000067c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_DEBUG1_STATUS_BMSK     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_DEBUG1_STATUS_SHFT            0x0

//// Register DDRCC_PHYDLL0_ANALOG_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x)                (x+0x00000680)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PHYS(x)                (x+0x00000680)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PRE_DIV_BMSK           0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PRE_DIV_SHFT                 0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_POST_DIV_BMSK          0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_POST_DIV_SHFT                0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SPARE_RSV_BMSK         0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SPARE_RSV_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DIV_SEL_BMSK           0x001f0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DIV_SEL_SHFT                 0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCADJ_BMSK            0x0000fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCADJ_SHFT                   0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCENABLE_BMSK         0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCENABLE_SHFT                0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_CPSEL_BMSK             0x00000180
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_CPSEL_SHFT                    0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_LDOBIASSEL_BMSK        0x00000060
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_LDOBIASSEL_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_FREQRANGE_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_FREQRANGE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_EN_DIV_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_EN_DIV_SHFT                   0x0

//// Register DDRCC_PHYDLL0_ANALOG_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x)                (x+0x00000684)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_PHYS(x)                (x+0x00000684)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_DTEST_SEL_BMSK  0x00000030
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_DTEST_SEL_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_SEL_BMSK  0x0000000c
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_SEL_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_ENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_ENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_SHFT        0x0

//// Register DDRCC_PHYDLL0_PH_ERR_OVRD ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x)                (x+0x00000688)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PHYS(x)                (x+0x00000688)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_RMSK                   0x000000f3
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_BMSK       0x000000f0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_UPD_OVRD_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_UPD_OVRD_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_EN_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_EN_SHFT           0x0

//// Register DDRCC_PHYDLL1_TOP_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x)                   (x+0x000006a0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHYS(x)                   (x+0x000006a0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_RMSK                      0x0fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_SEL_BMSK    0x0e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_SEL_SHFT          0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_ENABLE_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_ENABLE_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_SEL_BMSK     0x00e00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_SEL_SHFT           0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_ENABLE_BMSK  0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_ENABLE_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_CTL_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_CTL_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_OVRD_BMSK       0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_OVRD_SHFT             0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_CTL_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_CTL_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_OVRD_BMSK        0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_OVRD_SHFT              0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_RESET_TIME_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_RESET_TIME_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_TIME_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_TIME_SHFT               0x0

//// Register DDRCC_PHYDLL1_FINE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x)                  (x+0x000006a4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_PHYS(x)                  (x+0x000006a4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_RMSK                     0x3ff01fff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_BIST_MODE_BMSK           0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_BIST_MODE_SHFT                 0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_BMSK            0x1e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_SHFT                  0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_OVRD_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_OVRD_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_CLK_STOP_CNTR_BMSK       0x00f00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_CLK_STOP_CNTR_SHFT             0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SAMPLE_BMSK              0x00001fe0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SAMPLE_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_MODE_BMSK                0x0000001c
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_MODE_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_DIRECTION_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_DIRECTION_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SW_ENABLE_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SW_ENABLE_SHFT                  0x0

//// Register DDRCC_PHYDLL1_FINE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x)                  (x+0x000006a8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_PHYS(x)                  (x+0x000006a8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_DONE_TIMER_BMSK          0xff000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_DONE_TIMER_SHFT                0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_TOLERANCE_BMSK           0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_TOLERANCE_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_THRESHOLD_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_THRESHOLD_SHFT                  0x0

//// Register DDRCC_PHYDLL1_FINE_CFG2 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x)                  (x+0x000006ac)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_PHYS(x)                  (x+0x000006ac)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_BMSK 0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_SHFT        0x0

//// Register DDRCC_PHYDLL1_FINE_CFG3 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x)                  (x+0x000006b0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_PHYS(x)                  (x+0x000006b0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_RMSK                     0x003fffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_FINE_MODE_RES_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_FINE_MODE_RES_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_XO_CLK_TIMER_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_XO_CLK_TIMER_SHFT               0x0

//// Register DDRCC_PHYDLL1_FINE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x)                  (x+0x000006b4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_PHYS(x)                  (x+0x000006b4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_DEBUG_BMSK               0xffe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_DEBUG_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_LUT_IN_BMSK         0x001c0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_LUT_IN_SHFT               0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_NUMBER_OF_ONES_BMSK      0x0003fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_NUMBER_OF_ONES_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_DONE_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_DONE_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_CTL_OUT_BMSK        0x000001e0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_CTL_OUT_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_FSM_STATE_BMSK      0x0000001f
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_FSM_STATE_SHFT             0x0

//// Register DDRCC_PHYDLL1_COARSE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x)                (x+0x000006c0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_PHYS(x)                (x+0x000006c0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INVERSE_CORRECTION_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INVERSE_CORRECTION_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_NEG_EDGE_DET_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_NEG_EDGE_DET_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_ODD_CTL_BMSK    0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_ODD_CTL_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_EVEN_CTL_BMSK   0x001fe000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_EVEN_CTL_SHFT          0xd

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_CTL_OVRD_BMSK   0x00001000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_CTL_OVRD_SHFT          0xc

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_CLK_GATING_CNTR_BMSK   0x00000ff0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_CLK_GATING_CNTR_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SAMPLE_CNTR_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SAMPLE_CNTR_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_PH_DET_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_PH_DET_EN_SHFT         0x0

//// Register DDRCC_PHYDLL1_COARSE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x)                (x+0x000006c4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_PHYS(x)                (x+0x000006c4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_RMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_MEDIAN_ENABLE_BMSK     0x00000100
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_MEDIAN_ENABLE_SHFT            0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_CTL_BMSK     0x00000080
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_CTL_SHFT            0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_OVRD_BMSK    0x00000040
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_OVRD_SHFT           0x6

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_MC_CLK_BMSK     0x00000020
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_MC_CLK_SHFT            0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_PHY_CLK_BMSK    0x00000010
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_PHY_CLK_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_BMSK  0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_SHFT        0x0

//// Register DDRCC_PHYDLL1_COARSE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x)                (x+0x000006c8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_PHYS(x)                (x+0x000006c8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_DEBUG_STATUS_BMSK      0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_DEBUG_STATUS_SHFT             0x0

//// Register DDRCC_PHYDLL1_COARSE_STA1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x)                (x+0x000006cc)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_PHYS(x)                (x+0x000006cc)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_DEBUG1_STATUS_BMSK     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_DEBUG1_STATUS_SHFT            0x0

//// Register DDRCC_PHYDLL1_ANALOG_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x)                (x+0x000006d0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PHYS(x)                (x+0x000006d0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PRE_DIV_BMSK           0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PRE_DIV_SHFT                 0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_POST_DIV_BMSK          0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_POST_DIV_SHFT                0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SPARE_RSV_BMSK         0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SPARE_RSV_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DIV_SEL_BMSK           0x001f0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DIV_SEL_SHFT                 0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCADJ_BMSK            0x0000fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCADJ_SHFT                   0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCENABLE_BMSK         0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCENABLE_SHFT                0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_CPSEL_BMSK             0x00000180
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_CPSEL_SHFT                    0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_LDOBIASSEL_BMSK        0x00000060
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_LDOBIASSEL_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_FREQRANGE_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_FREQRANGE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_EN_DIV_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_EN_DIV_SHFT                   0x0

//// Register DDRCC_PHYDLL1_ANALOG_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x)                (x+0x000006d4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_PHYS(x)                (x+0x000006d4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_DTEST_SEL_BMSK  0x00000030
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_DTEST_SEL_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_SEL_BMSK  0x0000000c
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_SEL_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_ENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_ENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_SHFT        0x0

//// Register DDRCC_PHYDLL1_PH_ERR_OVRD ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x)                (x+0x000006d8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PHYS(x)                (x+0x000006d8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_RMSK                   0x000000f3
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_BMSK       0x000000f0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_UPD_OVRD_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_UPD_OVRD_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_EN_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_EN_SHFT           0x0

//// Register DDRCC_PCCLL_ADDR_CFG ////

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x)                     (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_PHYS(x)                     (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_1_BMSK              0xffff0000
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_1_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_0_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_0_SHFT                     0x0

//// Register DDRCC_PCC_PC_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x)                         (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHYS(x)                         (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK                            0x0003ffff
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_BMSK          0x00020000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_SHFT                0x11

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_BMSK       0x00010000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_SHFT             0x10

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_BMSK          0x00008000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_SHFT                 0xf

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_BMSK            0x00002000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_SHFT                   0xd

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_BMSK         0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_BMSK                  0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_SHFT                         0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_BMSK            0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_SHFT                   0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_BMSK         0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_BMSK            0x00000080
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_SHFT                   0x7

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_BMSK         0x00000040
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_BMSK              0x00000020
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_EN_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_EN_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_TYPE_BMSK             0x0000000c
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_TYPE_SHFT                    0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_SHFT                         0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_BMSK               0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_SHFT                      0x0

//// Register DDRCC_PCC_LL_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x)                         (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_PHYS(x)                         (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_RMSK                            0x0000013f
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_LL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_LL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_RST_BMSK                 0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_RST_SHFT                        0x8

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_BMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_SHFT                            0x0

//// Register DDRCC_PCC_MEM_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_PHYS(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_RMSK                           0x000011ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_RST_BMSK               0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_RST_SHFT                      0xc

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_BMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_SHFT                          0x0

//// Register DDRCC_PCC_PC_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x)                         (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PHYS(x)                         (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK                            0x00000ff7
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_PRE_CLAMP_N_BMSK             0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_PRE_CLAMP_N_SHFT                    0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_CLAMP_N_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_CLAMP_N_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_BMSK               0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_SHFT                      0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_BMSK               0x000000f0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_SHFT                      0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_BMSK                0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_BMSK                     0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_SHFT                            0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_BMSK                     0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_SHFT                            0x0

//// Register DDRCC_PCC_LL_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x)                         (x+0x000006f4)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PHYS(x)                         (x+0x000006f4)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_RMSK                            0xffff3f3f
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_LL_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_LL_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_ADDR_RD_BMSK              0xffff0000
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_ADDR_RD_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_WR_BMSK             0x00003f00
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_WR_SHFT                    0x8

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_RD_BMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_RD_SHFT                    0x0

//// Register DDRCC_PCC_MEM_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x)                        (x+0x000006f8)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_PHYS(x)                        (x+0x000006f8)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_RMSK                           0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_MEM_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_MEM_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_MEM_INDEX_WR_BMSK              0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_MEM_INDEX_WR_SHFT                     0x0

//// Register DDRCC_PCC_ERR_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x)                        (x+0x000006fc)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_PHYS(x)                        (x+0x000006fc)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_RMSK                           0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_ERR_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_ERR_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_LL_EMPTY_BMSK                  0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_LL_EMPTY_SHFT                         0x0


#endif

