IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
Start generating at 2025-11-05 18:47
Instance: extra_table_ram (E:\workspace_sync\Pango_FPGA\RLE_test\ipcore\extra_table_ram\extra_table_ram.idf)
IP: Pango DRM Based Simple Dual Port RAM (1.10)
Part: Logos2-PG2L100H-FBG676--6
Create directory 'rtl' ...
Copy 'rtl\ipm2l_sdpram_v1_10.v.xml' to 'rtl' ...
Compile file 'rtl\ipm2l_sdpram_v1_10.v.xml' to 'rtl\ipm2l_sdpram_v1_10_extra_table_ram.v' ...
Copy 'ipm2l_sdpram_wrapper_v1_10.v.xml' ...
Compile file 'ipm2l_sdpram_wrapper_v1_10.v.xml' to 'extra_table_ram.v' ...
Found top module 'extra_table_ram' in file 'extra_table_ram.v'.
Copy 'ipm2l_sdpram_wrapper_v1_0_tb.v.xml' ...
Compile file 'ipm2l_sdpram_wrapper_v1_0_tb.v.xml' to 'extra_table_ram_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Run file 'creatResetValue.tcl' ...
Create template file 'extra_table_ram_tmpl.v' ...
Create template file 'extra_table_ram_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
