Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,2954
design__instance__area,41263.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000753535539843142
power__switching__total,0.0001564503472764045
power__leakage__total,0.0000016038694639064488
power__total,0.0009115897119045258
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2849509597822808
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.7530938308346469
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10145001792455124
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.429745806659762
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101450
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.7947639438187165
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.4711515755341922
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5921550084549037
timing__setup__ws__corner:nom_slow_1p08V_125C,11.857650308381107
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.592155
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.857651
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.40683638165427455
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,1.024895197719069
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2838185322651359
timing__setup__ws__corner:nom_typ_1p20V_25C,13.768139018578362
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283819
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.780668
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.7947639438187165
clock__skew__worst_setup,0.7530938308346469
timing__hold__ws,0.10145001792455124
timing__setup__ws,11.857650308381107
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101450
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.857651
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2954
design__instance__area__stdcell,41263.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.686468
design__instance__utilization__stdcell,0.686468
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,147
design__instance__area__class:inverter,843.696
design__instance__count__class:sequential_cell,291
design__instance__area__class:sequential_cell,13092.7
design__instance__count__class:multi_input_combinational_cell,1808
design__instance__area__class:multi_input_combinational_cell,17320.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,651
design__instance__area__class:timing_repair_buffer,9496.57
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,76621.7
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,58.0608
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,439
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3216
route__net__special,2
route__drc_errors__iter:0,1910
route__wirelength__iter:0,85160
route__drc_errors__iter:1,1082
route__wirelength__iter:1,84333
route__drc_errors__iter:2,940
route__wirelength__iter:2,83985
route__drc_errors__iter:3,242
route__wirelength__iter:3,83599
route__drc_errors__iter:4,45
route__wirelength__iter:4,83608
route__drc_errors__iter:5,5
route__wirelength__iter:5,83575
route__drc_errors__iter:6,0
route__wirelength__iter:6,83574
route__drc_errors,0
route__wirelength,83574
route__vias,19242
route__vias__singlecut,19242
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,538.05
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,240
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,240
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,240
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,240
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000110342
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000117643
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000547095
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000117643
design_powergrid__voltage__worst,0.0000117643
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000117643
design_powergrid__drop__worst__net:VPWR,0.0000110342
design_powergrid__voltage__worst__net:VGND,0.0000117643
design_powergrid__drop__worst__net:VGND,0.0000117643
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000005669999999999999923416295344313908799449563957750797271728515625
ir__drop__worst,0.00001099999999999999971398746689832393030883395113050937652587890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
