;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SLT 121, 600
	SUB @0, @7
	SUB @2, -1
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SPL 0, <-742
	JMN @12, #200
	JMN @12, #200
	SLT 121, 80
	JMN @12, #200
	SLT 171, 80
	JMP @270
	SUB #12, @8
	MOV -1, <-26
	SUB @2, -1
	SUB #12, @8
	SUB 1, <-1
	MOV -1, <-26
	ADD @824, 116
	ADD 3, @20
	SUB 240, 160
	MOV -1, <-26
	MOV -1, <-26
	JMP @12, #260
	MOV -1, <-26
	ADD 240, 160
	MOV @121, 106
	ADD @824, 116
	JMP @12, #269
	SUB @13, 0
	MOV @121, 106
	SPL -9, @-12
	SUB @12, @10
	MOV -1, <-26
	MOV @121, 106
	JMP -0, 2
	MOV -1, <-26
	JMP -0, 2
	SUB 0, @17
	SUB @12, @10
	ADD -130, 9
	ADD -130, 9
	SPL -9, @-12
	ADD -130, 9
	ADD -130, 9
	ADD -130, 9
	SUB @2, -1
	SPL 0, <-54
	MOV -7, <-20
