# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.xci
# IP: The module: 'design_1_d_axi_i2s_audio_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] -quiet

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_d_axi_i2s_audio_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/design_1_d_axi_i2s_audio_0_0.xci
# IP: The module: 'design_1_d_axi_i2s_audio_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] -quiet

# IP: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_32 || ORIG_REF_NAME==fifo_32} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_d_axi_i2s_audio_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: d:/Vitis/USERS/10_Zedboard_audio_in/Zedboard-DMA-2018.2-1/vivado_proj/Zedboard-DMA.srcs/sources_1/bd/design_1/ip/design_1_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==fifo_4 || ORIG_REF_NAME==fifo_4} -quiet] {/U0 } ]/U0 ] -quiet] -quiet
