// Seed: 793186562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3 ? id_2 : 1 & 1;
  uwire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  assign id_14 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wand id_10,
    output wand id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
