<?xml version="1.0" ?><IngeniaDictionary>  
    <Header>    
        <Version>2</Version>    
        <DefaultLanguage>en_US</DefaultLanguage>    
    </Header>  
    <Body>    
        <Device Interface="ETH" PartNumber="VIRTUAL-DRIVE" ProductCode="000000" RevisionNumber="000000" family="Summit" firmwareVersion="0.1.0" name="Generic">      
            <Registers>        
                <Register access="r" address="0x000F" dtype="s32" id="DRV_DIAG_ERROR_LAST_COM" subnode="0"/>        
                <Register access="rw" address="0x0090" dtype="u32" id="DIST_CFG_REG0_MAP" storage="270533892" subnode="0"/>        
                <Register access="rw" address="0x0091" dtype="u32" id="DIST_CFG_REG1_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0092" dtype="u32" id="DIST_CFG_REG2_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0093" dtype="u32" id="DIST_CFG_REG3_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0094" dtype="u32" id="DIST_CFG_REG4_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0095" dtype="u32" id="DIST_CFG_REG5_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0096" dtype="u32" id="DIST_CFG_REG6_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0097" dtype="u32" id="DIST_CFG_REG7_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0098" dtype="u32" id="DIST_CFG_REG8_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x0099" dtype="u32" id="DIST_CFG_REG9_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009A" dtype="u32" id="DIST_CFG_REG10_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009B" dtype="u32" id="DIST_CFG_REG11_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009C" dtype="u32" id="DIST_CFG_REG12_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009D" dtype="u32" id="DIST_CFG_REG13_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009E" dtype="u32" id="DIST_CFG_REG14_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x009F" dtype="u32" id="DIST_CFG_REG15_MAP" storage="0" subnode="0"/>        
                <Register access="r" address="0x00A0" dtype="u16" id="DRV_AXIS_NUMBER" subnode="0"/>        
                <Register access="rw" address="0x00A1" dtype="u32" id="COMMS_ETH_IP" storage="3232236054" subnode="0"/>        
                <Register access="rw" address="0x00A2" dtype="u32" id="COMMS_ETH_NET_MASK" storage="4294967040" subnode="0"/>        
                <Register access="rw" address="0x00A3" dtype="u32" id="COMMS_ETH_GW" storage="3232236033" subnode="0"/>        
                <Register access="r" address="0x00AA" dtype="str" id="DRV_BOOT_COCO_VERSION" subnode="0"/>        
                <Register access="r" address="0x00B0" dtype="u32" id="MON_DIST_STATUS" subnode="0"/>        
                <Register access="r" address="0x00B1" dtype="u32" id="MON_CFG_CYCLES_VALUE" subnode="0"/>        
                <Register access="r" address="0x00B2" dtype="u16" id="MON_DATA_VALUE" subnode="0"/>        
                <Register access="r" address="0x00B3" dtype="u32" id="DIST_CFG_CYCLES" subnode="0"/>        
                <Register access="w" address="0x00B4" dtype="u16" id="DIST_DATA_VALUE" subnode="0"/>        
                <Register access="r" address="0x00B5" dtype="u32" id="MON_MAX_SIZE" subnode="0"/>        
                <Register access="r" address="0x00B6" dtype="u32" id="DIST_MAX_SIZE" subnode="0"/>        
                <Register access="r" address="0x00B7" dtype="u32" id="MON_CFG_BYTES_VALUE" subnode="0"/>        
                <Register access="r" address="0x00B8" dtype="u32" id="DIST_CFG_BYTES" subnode="0"/>        
                <Register access="r" address="0x00BA" dtype="u32" id="MON_DIST_VERSION" subnode="0"/>        
                <Register access="rw" address="0x00BC" dtype="u32" id="MON_LIFEGUARD" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00BD" dtype="u32" id="DIST_LIFEGUARD" storage="0" subnode="0"/>        
                <Register access="r" address="0x00BF" dtype="u32" id="DIST_STATUS" subnode="0"/>        
                <Register access="rw" address="0x00C0" dtype="u16" id="MON_DIST_ENABLE" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00C1" dtype="u16" id="MON_DIST_FREQ_DIV" storage="2" subnode="0"/>        
                <Register access="rw" address="0x00C2" dtype="u32" id="MON_CFG_TRIGGER_DELAY" storage="100" subnode="0"/>        
                <Register access="rw" address="0x00C3" dtype="u32" id="MON_CFG_WINDOW_SAMP" storage="200" subnode="0"/>        
                <Register access="rw" address="0x00C4" dtype="u32" id="DIST_CFG_SAMPLES" storage="10000" subnode="0"/>        
                <Register access="rw" address="0x00C5" dtype="u16" id="DIST_FREQ_DIV" storage="4" subnode="0"/>        
                <Register access="rw" address="0x00C7" dtype="u16" id="DIST_ENABLE" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D0" dtype="u32" id="MON_CFG_REG0_MAP" storage="276367364" subnode="0"/>        
                <Register access="rw" address="0x00D1" dtype="u32" id="MON_CFG_REG1_MAP" storage="271582468" subnode="0"/>        
                <Register access="rw" address="0x00D2" dtype="u32" id="MON_CFG_REG2_MAP" storage="275646468" subnode="0"/>        
                <Register access="rw" address="0x00D3" dtype="u32" id="MON_CFG_REG3_MAP" storage="272238596" subnode="0"/>        
                <Register access="rw" address="0x00D4" dtype="u32" id="MON_CFG_REG4_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D5" dtype="u32" id="MON_CFG_REG5_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D6" dtype="u32" id="MON_CFG_REG6_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D7" dtype="u32" id="MON_CFG_REG7_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D8" dtype="u32" id="MON_CFG_REG8_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00D9" dtype="u32" id="MON_CFG_REG9_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DA" dtype="u32" id="MON_CFG_REFG10_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DB" dtype="u32" id="MON_CFG_REFG11_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DC" dtype="u32" id="MON_CFG_REFG12_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DD" dtype="u32" id="MON_CFG_REFG13_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DE" dtype="u32" id="MON_CFG_REFG14_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00DF" dtype="u32" id="MON_CFG_REFG15_MAP" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00E3" dtype="u16" id="MON_CFG_TOTAL_MAP" storage="0" subnode="0"/>        
                <Register access="r" address="0x00E4" dtype="u16" id="MON_CFG_BYTES_PER_BLOCK" subnode="0"/>        
                <Register access="rw" address="0x00E8" dtype="u16" id="DIST_CFG_MAP_REGS" storage="0" subnode="0"/>        
                <Register access="r" address="0x00E9" dtype="u16" id="DIST_CFG_BYTES_PER_BLOCK" subnode="0"/>        
                <Register access="w" address="0x00EA" dtype="u16" id="MON_REMOVE_DATA" subnode="0"/>        
                <Register access="w" address="0x00EB" dtype="u16" id="DIST_REMOVE_DATA" subnode="0"/>        
                <Register access="rw" address="0x00F0" dtype="u16" id="MON_CFG_SOC_TYPE" storage="1" subnode="0"/>        
                <Register access="rw" address="0x00F1" dtype="u16" id="MON_CFG_EOC_TYPE" storage="1" subnode="0"/>        
                <Register access="w" address="0x00F3" dtype="u16" id="MON_CMD_FORCE_TRIGGER" subnode="0"/>        
                <Register access="rw" address="0x00F4" dtype="u32" id="MON_CFG_RISING_CONDITION" storage="0" subnode="0"/>        
                <Register access="rw" address="0x00F5" dtype="u16" id="MON_IDX_CHECK" storage="0" subnode="0"/>        
                <Register access="w" address="0x00F7" dtype="u16" id="MON_REARM" subnode="0"/>        
                <Register access="r" address="0x0649" dtype="s32" id="DRV_DIAG_SYS_ERROR_LAST" subnode="0"/>        
                <Register access="r" address="0x064A" dtype="u16" id="DRV_DIAG_SYS_ERROR_TOTAL_COM" subnode="0"/>        
                <Register access="rw" address="0x064B" dtype="u16" id="DRV_DIAG_SYS_ERROR_LIST_IDX_COM" storage="0" subnode="0"/>        
                <Register access="r" address="0x064C" dtype="s32" id="DRV_DIAG_SYS_ERROR_LIST_CODE_COM" subnode="0"/>        
                <Register access="r" address="0x064D" dtype="u16" id="DRV_DIAG_ERROR_TOTAL_COM" subnode="0"/>        
                <Register access="rw" address="0x064E" dtype="u16" id="DRV_DIAG_ERROR_LIST_IDX_COM" storage="0" subnode="0"/>        
                <Register access="r" address="0x064F" dtype="s32" id="DRV_DIAG_ERROR_LIST_CODE_COM" subnode="0"/>        
                <Register access="rw" address="0x0680" dtype="u8" id="COMMS_EMCY_ERROR_PIN" storage="3" subnode="0"/>        
                <Register access="rw" address="0x06C5" dtype="u32" id="COMMS_CYCLE_TIMEOUT" storage="0" subnode="0"/>        
                <Register access="rw" address="0x06DB" dtype="u32" id="DRV_STORE_COCO_ALL" storage="1" subnode="0"/>        
                <Register access="rw" address="0x06DC" dtype="u32" id="DRV_RESTORE_COCO_ALL" storage="1" subnode="0"/>        
                <Register access="w" address="0x06DE" dtype="u32" id="DRV_BOOT_COCO_FORCE" subnode="0"/>        
                <Register access="w" address="0x06DF" dtype="u32" id="DRV_BOOT_COCO_RESET" subnode="0"/>        
                <Register access="r" address="0x06E0" dtype="u32" id="DRV_ID_VENDOR_ID_COCO" subnode="0"/>        
                <Register access="r" address="0x06E1" dtype="u32" id="DRV_ID_PRODUCT_CODE_COCO" subnode="0"/>        
                <Register access="r" address="0x06E2" dtype="u32" id="DRV_ID_REVISION_NUMBER_COCO" subnode="0"/>        
                <Register access="r" address="0x06E4" dtype="str" id="DRV_APP_COCO_VERSION" subnode="0"/>        
                <Register access="r" address="0x06E6" dtype="u32" id="DRV_ID_SERIAL_NUMBER_COCO" subnode="0"/>        
                <Register access="r" address="0x000F" dtype="s32" id="DRV_DIAG_ERROR_LAST" subnode="1"/>        
                <Register access="rw" address="0x0010" dtype="u16" id="DRV_STATE_CONTROL" storage="0" subnode="1"/>        
                <Register access="r" address="0x0011" dtype="u16" id="DRV_STATE_STATUS" subnode="1"/>        
                <Register access="rw" address="0x0014" dtype="u16" id="DRV_OP_CMD" storage="68" subnode="1"/>        
                <Register access="r" address="0x0015" dtype="u16" id="DRV_OP_VALUE" subnode="1"/>        
                <Register access="rw" address="0x0018" dtype="float" id="CL_VOL_Q_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0019" dtype="float" id="CL_VOL_D_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x001A" dtype="float" id="CL_CUR_Q_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x001B" dtype="float" id="CL_CUR_D_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x001C" dtype="float" id="CL_CUR_A_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x001D" dtype="float" id="CL_CUR_B_SET_POINT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0020" dtype="s32" id="CL_POS_SET_POINT_VALUE" storage="10947" subnode="1"/>        
                <Register access="rw" address="0x0021" dtype="float" id="CL_VEL_SET_POINT_VALUE" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0022" dtype="float" id="CL_TOR_SET_POINT_VALUE" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0024" dtype="u16" id="PROF_POS_OPTION_CODE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0025" dtype="float" id="PROF_MAX_VEL" storage="100.000000" subnode="1"/>        
                <Register access="rw" address="0x0026" dtype="float" id="PROF_MAX_ACC" storage="60.000000" subnode="1"/>        
                <Register access="rw" address="0x0027" dtype="float" id="PROF_MAX_DEC" storage="60.000000" subnode="1"/>        
                <Register access="r" address="0x0029" dtype="float" id="CL_TOR_FBK_VALUE" subnode="1"/>        
                <Register access="r" address="0x0030" dtype="s32" id="CL_POS_FBK_VALUE" subnode="1"/>        
                <Register access="r" address="0x0031" dtype="float" id="CL_VEL_FBK_VALUE" subnode="1"/>        
                <Register access="r" address="0x0033" dtype="u32" id="CL_AUX_FBK_VALUE" subnode="1"/>        
                <Register access="r" address="0x0037" dtype="u16" id="DRV_PROT_IBUS_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0038" dtype="float" id="FBK_CUR_A_VALUE" subnode="1"/>        
                <Register access="r" address="0x0039" dtype="float" id="FBK_CUR_B_VALUE" subnode="1"/>        
                <Register access="r" address="0x003A" dtype="float" id="FBK_CUR_C_VALUE" subnode="1"/>        
                <Register access="r" address="0x003B" dtype="float" id="CL_CUR_Q_VALUE" subnode="1"/>        
                <Register access="r" address="0x003C" dtype="float" id="CL_CUR_D_VALUE" subnode="1"/>        
                <Register access="r" address="0x003D" dtype="u16" id="FBK_CUR_A_COUNTS" subnode="1"/>        
                <Register access="r" address="0x003E" dtype="u16" id="FBK_CUR_B_COUNTS" subnode="1"/>        
                <Register access="r" address="0x003F" dtype="u16" id="FBK_CUR_C_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0040" dtype="float" id="COMMU_ANGLE_VALUE" subnode="1"/>        
                <Register access="r" address="0x0041" dtype="float" id="COMMU_ANGLE_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x004A" dtype="s32" id="FBK_BISS1_SSI1_POS_VALUE" subnode="1"/>        
                <Register access="r" address="0x004B" dtype="u32" id="FBK_BISS1_SSI1_FULL_FRAME_VALUE" subnode="1"/>        
                <Register access="r" address="0x0050" dtype="float" id="FBK_GEN_VALUE" subnode="1"/>        
                <Register access="r" address="0x0051" dtype="s32" id="FBK_SSI2_POS_VALUE" subnode="1"/>        
                <Register access="r" address="0x0052" dtype="s32" id="FBK_BISS2_POS_VALUE" subnode="1"/>        
                <Register access="r" address="0x0053" dtype="float" id="CL_TOR_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0054" dtype="u32" id="FBK_SSI2_FULL_FRAME_VALUE" subnode="1"/>        
                <Register access="r" address="0x0055" dtype="u32" id="FBK_BISS2_FULL_FRAME_VALUE" subnode="1"/>        
                <Register access="r" address="0x005D" dtype="float" id="DRV_PROT_THIRD_TEMP_VALUE" subnode="1"/>        
                <Register access="r" address="0x005E" dtype="u16" id="DRV_PROT_THIRD_TEMP_COUNTS" subnode="1"/>        
                <Register access="r" address="0x005F" dtype="u16" id="DRV_PROT_VBUS_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0060" dtype="float" id="DRV_PROT_VBUS_VALUE" subnode="1"/>        
                <Register access="r" address="0x0061" dtype="float" id="DRV_PROT_PRIM_TEMP_VALUE" subnode="1"/>        
                <Register access="r" address="0x0062" dtype="u16" id="DRV_PROT_PRIM_TEMP_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0063" dtype="float" id="MOT_PROT_TEMP_VALUE" subnode="1"/>        
                <Register access="r" address="0x0064" dtype="float" id="DRV_PROT_RED_TEMP_VALUE" subnode="1"/>        
                <Register access="r" address="0x0066" dtype="u16" id="DRV_PROT_RED_TEMP_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0067" dtype="float" id="DRV_PROT_TEMP_VALUE" subnode="1"/>        
                <Register access="r" address="0x0068" dtype="float" id="FBK_VOL_A_VALUE" subnode="1"/>        
                <Register access="r" address="0x0069" dtype="float" id="FBK_VOL_B_VALUE" subnode="1"/>        
                <Register access="r" address="0x006A" dtype="float" id="FBK_VOL_C_VALUE" subnode="1"/>        
                <Register access="r" address="0x006E" dtype="float" id="CL_VOL_D_CMD" subnode="1"/>        
                <Register access="r" address="0x006F" dtype="float" id="CL_VOL_Q_CMD" subnode="1"/>        
                <Register access="r" address="0x0070" dtype="float" id="CL_VOL_Q_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0071" dtype="float" id="CL_VOL_D_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0072" dtype="float" id="CL_CUR_Q_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0073" dtype="float" id="CL_CUR_D_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0074" dtype="float" id="CL_CUR_A_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0075" dtype="float" id="CL_CUR_B_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0076" dtype="float" id="FBK_CUR_MODULE_VALUE" subnode="1"/>        
                <Register access="r" address="0x0077" dtype="float" id="CL_CUR_CMD_VALUE" subnode="1"/>        
                <Register access="r" address="0x0078" dtype="s32" id="CL_POS_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x0079" dtype="float" id="CL_VEL_REF_VALUE" subnode="1"/>        
                <Register access="r" address="0x007A" dtype="float" id="PROF_ACCEL_REF_VALUE" subnode="1"/>        
                <Register access="rw" address="0x007B" dtype="float" id="CL_VEL_CMD_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x007C" dtype="float" id="CL_CUR_Q_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x007D" dtype="float" id="CL_CUR_D_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0080" dtype="float" id="CL_TOR_CMD_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="r" address="0x0081" dtype="u16" id="IO_ANA1_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0082" dtype="float" id="IO_ANA1_VALUE" subnode="1"/>        
                <Register access="r" address="0x0083" dtype="u16" id="IO_ANA2_COUNTS" subnode="1"/>        
                <Register access="r" address="0x0084" dtype="float" id="IO_ANA2_VALUE" subnode="1"/>        
                <Register access="r" address="0x0096" dtype="float" id="CL_POS_CMD_VALUE" subnode="1"/>        
                <Register access="r" address="0x0097" dtype="float" id="CL_VEL_CMD_VALUE" subnode="1"/>        
                <Register access="r" address="0x0098" dtype="float" id="CL_CUR_Q_CMD_VALUE" subnode="1"/>        
                <Register access="r" address="0x0099" dtype="float" id="CL_CUR_D_CMD_VALUE" subnode="1"/>        
                <Register access="rw" address="0x009A" dtype="float" id="MOT_RATED_TORQUE" storage="1.000000" subnode="1"/>        
                <Register access="r" address="0x009B" dtype="float" id="CL_TOR_CMD_VALUE" subnode="1"/>        
                <Register access="rw" address="0x0100" dtype="float" id="MOT_RATED_CURRENT" storage="5.000000" subnode="1"/>        
                <Register access="rw" address="0x0101" dtype="float" id="DRV_PROT_I2T_PEAK_VALUE" storage="45.000000" subnode="1"/>        
                <Register access="rw" address="0x0102" dtype="u32" id="DRV_PROT_I2T_PEAK_TIME" storage="2000" subnode="1"/>        
                <Register access="rw" address="0x0106" dtype="s16" id="MOT_PAIR_POLES" storage="3" subnode="1"/>        
                <Register access="rw" address="0x0109" dtype="float" id="MOT_PROT_TEMP_THRESHOLD" storage="100.000000" subnode="1"/>        
                <Register access="rw" address="0x010A" dtype="u16" id="MOT_PROT_TEMP_TYPE" storage="6" subnode="1"/>        
                <Register access="rw" address="0x010B" dtype="u32" id="MOT_PROT_TEMP_RES" storage="0" subnode="1"/>        
                <Register access="rw" address="0x010C" dtype="u16" id="MOT_PROT_TEMP_B2585" storage="0" subnode="1"/>        
                <Register access="rw" address="0x010D" dtype="u32" id="MOT_PROT_TEMP_EXT_RES" storage="1650" subnode="1"/>        
                <Register access="rw" address="0x010E" dtype="float" id="MOT_PROT_TEMP_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x010F" dtype="float" id="MOT_PROT_TEMP_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0110" dtype="float" id="MOT_PROT_TEMP_VREF" storage="3.300000" subnode="1"/>        
                <Register access="rw" address="0x0111" dtype="float" id="MOT_PROT_TEMP_TEMP0" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0112" dtype="float" id="MOT_PROT_TEMP_RES0" storage="1000.000000" subnode="1"/>        
                <Register access="rw" address="0x0113" dtype="float" id="MOT_PROT_TEMP_TEMP1" storage="100.000000" subnode="1"/>        
                <Register access="rw" address="0x0114" dtype="float" id="MOT_PROT_TEMP_RES1" storage="1385.000000" subnode="1"/>        
                <Register access="rw" address="0x0120" dtype="float" id="DRV_PROT_INT_SHUNT_ENA_VOLT" storage="60.000000" subnode="1"/>        
                <Register access="rw" address="0x0121" dtype="float" id="DRV_PROT_INT_SHUNT_DIS_VOLT" storage="58.000000" subnode="1"/>        
                <Register access="rw" address="0x0122" dtype="float" id="DRV_PROT_EXT_SHUNT_ENA_VOLT" storage="52.000000" subnode="1"/>        
                <Register access="rw" address="0x0123" dtype="float" id="DRV_PROT_EXT_SHUNT_DIS_VOLT" storage="50.000000" subnode="1"/>        
                <Register access="rw" address="0x0124" dtype="u16" id="MOT_BRAKE_ACTIVATION_DUTY" storage="58" subnode="1"/>        
                <Register access="rw" address="0x0125" dtype="u16" id="MOT_BRAKE_HOLDING_DUTY" storage="28" subnode="1"/>        
                <Register access="rw" address="0x0126" dtype="u32" id="MOT_BRAKE_PRE_TIME" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0127" dtype="u32" id="MOT_BRAKE_POST_TIME" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0128" dtype="u32" id="MOT_BRAKE_ACTIVATION_TIME" storage="50" subnode="1"/>        
                <Register access="rw" address="0x0129" dtype="u16" id="MOT_BRAKE_OVERRIDE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x014F" dtype="u16" id="MOT_COMMU_MOD" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0150" dtype="float" id="COMMU_ANGLE_OFFSET" storage="0.345703" subnode="1"/>        
                <Register access="rw" address="0x0151" dtype="u16" id="COMMU_ANGLE_SENSOR" storage="4" subnode="1"/>        
                <Register access="rw" address="0x0152" dtype="float" id="COMMU_ANGLE_REF_OFFSET" storage="0.333333" subnode="1"/>        
                <Register access="rw" address="0x0153" dtype="u16" id="COMMU_ANGLE_REF_SENSOR" storage="5" subnode="1"/>        
                <Register access="rw" address="0x0154" dtype="u16" id="COMMU_PHASING_MODE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0155" dtype="float" id="COMMU_PHASING_MAX_CURRENT" storage="2.000000" subnode="1"/>        
                <Register access="rw" address="0x0156" dtype="u16" id="COMMU_PHASING_TIMEOUT" storage="2000" subnode="1"/>        
                <Register access="rw" address="0x0157" dtype="u16" id="COMMU_PHASING_ACCURACY" storage="60000" subnode="1"/>        
                <Register access="w" address="0x017B" dtype="u16" id="FBK_RESTART_ALL" subnode="1"/>        
                <Register access="rw" address="0x017C" dtype="u16" id="FBK_SET_PWR_STATUS" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0181" dtype="s32" id="PROF_IP_POS_INPUT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0182" dtype="float" id="PROF_IP_VEL_INPUT" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0183" dtype="u16" id="PROF_IP_TIME_INPUT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0184" dtype="u16" id="PROF_IP_INTEGRITY_INPUT" storage="0" subnode="1"/>        
                <Register access="r" address="0x0185" dtype="u16" id="PROF_IP_STATUS" subnode="1"/>        
                <Register access="rw" address="0x01C8" dtype="u16" id="PROF_LATCH_MODE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01D6" dtype="float" id="PROF_VEL_THRESHOLD" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x01D7" dtype="u32" id="PROF_VEL_THRESHOLD_TIME" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01DC" dtype="float" id="CL_VEL_FOLLOWING_WINDOW" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x01DD" dtype="u32" id="CL_VEL_FOLLOWING_TIMEOUT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01DE" dtype="s32" id="CL_POS_REF_MIN_RANGE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01DF" dtype="s32" id="CL_POS_REF_MAX_RANGE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01E0" dtype="float" id="CL_CUR_REF_MAX" storage="30.000000" subnode="1"/>        
                <Register access="r" address="0x01E2" dtype="s32" id="CL_POS_ERROR_FOLLOWING" subnode="1"/>        
                <Register access="r" address="0x01E3" dtype="float" id="CL_VEL_ERROR_FOLLOWING" subnode="1"/>        
                <Register access="r" address="0x01E4" dtype="float" id="CL_TOR_ERROR_FOLLOWING" subnode="1"/>        
                <Register access="r" address="0x01E5" dtype="float" id="CL_CUR_D_ERROR_FOLLOWING" subnode="1"/>        
                <Register access="r" address="0x01E6" dtype="float" id="CL_CUR_Q_ERROR_FOLLOWING" subnode="1"/>        
                <Register access="rw" address="0x01E8" dtype="float" id="CL_VEL_REF_MAX" storage="100.000000" subnode="1"/>        
                <Register access="rw" address="0x01EA" dtype="s32" id="CL_POS_REF_MIN" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01EB" dtype="s32" id="CL_POS_REF_MAX" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01EC" dtype="float" id="CL_POS_ERROR_WINDOW" storage="200.000000" subnode="1"/>        
                <Register access="rw" address="0x01ED" dtype="u32" id="CL_POS_ERROR_TIMEOUT" storage="0" subnode="1"/>        
                <Register access="r" address="0x01EE" dtype="float" id="CL_ERROR_FOLLOWING_1" subnode="1"/>        
                <Register access="rw" address="0x01EF" dtype="float" id="PROF_IP_TIME_MANTISSA" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x01F0" dtype="float" id="PROF_IP_TIME_EXP" storage="0.001000" subnode="1"/>        
                <Register access="rw" address="0x01F1" dtype="u32" id="PROF_POS_WINDOW_VALUE" storage="200" subnode="1"/>        
                <Register access="rw" address="0x01F2" dtype="u32" id="PROF_POS_WINDOW_TIME" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01F3" dtype="float" id="PROF_VEL_WINDOW_VALUE" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x01F4" dtype="u32" id="PROF_VEL_WINDOW_TIME" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01F5" dtype="float" id="DRV_STATE_QS_DEC" storage="1.000000" subnode="1"/>        
                <Register access="w" address="0x01F6" dtype="u16" id="PROF_IP_CLEAR_DATA" subnode="1"/>        
                <Register access="rw" address="0x01F7" dtype="u16" id="PROF_IP_BUF_SIZE" storage="16" subnode="1"/>        
                <Register access="r" address="0x01F8" dtype="u16" id="PROF_IP_BUF_ELEMENTS" subnode="1"/>        
                <Register access="r" address="0x01F9" dtype="u16" id="PROF_IP_BUF_MAX_SIZE" subnode="1"/>        
                <Register access="rw" address="0x01FB" dtype="u16" id="MON_DIST_SELECTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01FC" dtype="u16" id="MON_CFG_CH1_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01FD" dtype="u16" id="MON_CFG_CH2_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01FE" dtype="u16" id="MON_CFG_CH3_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x01FF" dtype="u16" id="MON_CFG_CH4_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0200" dtype="u16" id="DIST_CFG_CH1_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0201" dtype="u16" id="DIST_CFG_CH2_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0202" dtype="u16" id="DIST_CFG_CH3_MAP" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0203" dtype="u16" id="DIST_CFG_CH4_MAP" storage="0" subnode="1"/>        
                <Register access="r" address="0x0204" dtype="u32" id="MON_HR_CH1_SAMP1" subnode="1"/>        
                <Register access="r" address="0x0205" dtype="u32" id="MON_HR_CH2_SAMP1" subnode="1"/>        
                <Register access="r" address="0x0206" dtype="u32" id="MON_HR_CH3_SAMP1" subnode="1"/>        
                <Register access="r" address="0x0207" dtype="u32" id="MON_HR_CH4_SAMP1" subnode="1"/>        
                <Register access="r" address="0x0208" dtype="u32" id="MON_HR_CH1_SAMP2" subnode="1"/>        
                <Register access="r" address="0x0209" dtype="u32" id="MON_HR_CH2_SAMP2" subnode="1"/>        
                <Register access="r" address="0x020A" dtype="u32" id="MON_HR_CH3_SAMP2" subnode="1"/>        
                <Register access="r" address="0x020B" dtype="u32" id="MON_HR_CH4_SAMP2" subnode="1"/>        
                <Register access="rw" address="0x020C" dtype="u32" id="DIST_HR_CH1_SAMP1" storage="0" subnode="1"/>        
                <Register access="rw" address="0x020D" dtype="u32" id="DIST_HR_CH2_SAMP1" storage="0" subnode="1"/>        
                <Register access="rw" address="0x020E" dtype="u32" id="DIST_HR_CH3_SAMP1" storage="0" subnode="1"/>        
                <Register access="rw" address="0x020F" dtype="u32" id="DIST_HR_CH4_SAMP1" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0210" dtype="u32" id="DIST_HR_CH1_SAMP2" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0211" dtype="u32" id="DIST_HR_CH2_SAMP2" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0212" dtype="u32" id="DIST_HR_CH3_SAMP2" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0213" dtype="u32" id="DIST_HR_CH4_SAMP2" storage="0" subnode="1"/>        
                <Register access="r" address="0x02E0" dtype="u16" id="SET_POINT_SRC" subnode="1"/>        
                <Register access="r" address="0x02E1" dtype="u16" id="SET_POINT_SRC_2" subnode="1"/>        
                <Register access="rw" address="0x02E8" dtype="float" id="IO_ANA1_GAIN" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x02E9" dtype="float" id="IO_ANA1_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x02EC" dtype="float" id="IO_ANA2_GAIN" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x02ED" dtype="float" id="IO_ANA2_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="r" address="0x035F" dtype="u32" id="FBK_ENA_MASK" subnode="1"/>        
                <Register access="rw" address="0x0360" dtype="u16" id="CL_VEL_FBK_SENSOR" storage="4" subnode="1"/>        
                <Register access="rw" address="0x0361" dtype="u16" id="CL_POS_FBK_SENSOR" storage="4" subnode="1"/>        
                <Register access="rw" address="0x0362" dtype="u16" id="CL_AUX_FBK_SENSOR" storage="4" subnode="1"/>        
                <Register access="rw" address="0x0364" dtype="float" id="PROF_POS_VEL_RATIO" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x036F" dtype="u16" id="FBK_BISS1_SSI1_PROTOCOL" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0370" dtype="u16" id="FBK_BISS1_SSI1_FRAME_SIZE" storage="28" subnode="1"/>        
                <Register access="rw" address="0x0371" dtype="u16" id="FBK_BISS1_SSI1_ERROR_TOLERANCE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0372" dtype="u16" id="FBK_BISS1_SSI1_WAIT_CYCLES" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0373" dtype="u16" id="FBK_BISS1_SSI1_POS_POLARITY" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0374" dtype="u16" id="FBK_BISS1_SSI1_FRAME_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0375" dtype="u16" id="FBK_BISS1_SSI1_POS_BITS" storage="20" subnode="1"/>        
                <Register access="rw" address="0x0376" dtype="u16" id="FBK_BISS1_SSI1_POS_ST_BITS" storage="20" subnode="1"/>        
                <Register access="rw" address="0x0377" dtype="u16" id="FBK_BISS1_SSI1_POS_START_BIT" storage="8" subnode="1"/>        
                <Register access="rw" address="0x0378" dtype="u16" id="FBK_SSI2_FRAME_SIZE" storage="24" subnode="1"/>        
                <Register access="rw" address="0x0379" dtype="u16" id="FBK_SSI2_ERROR_TOLERANCE" storage="5" subnode="1"/>        
                <Register access="rw" address="0x037A" dtype="u16" id="FBK_SSI2_WAIT_CYCLES" storage="2" subnode="1"/>        
                <Register access="rw" address="0x037B" dtype="u16" id="FBK_SSI2_POS_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x037C" dtype="u16" id="FBK_SSI2_FRAME_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x037D" dtype="u16" id="FBK_SSI2_POS_BITS" storage="22" subnode="1"/>        
                <Register access="rw" address="0x037E" dtype="u16" id="FBK_SSI2_POS_ST_BITS" storage="22" subnode="1"/>        
                <Register access="rw" address="0x037F" dtype="u16" id="FBK_SSI2_POS_START_BIT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0380" dtype="u16" id="FBK_GEN_MODE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0381" dtype="float" id="FBK_GEN_FREQ" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x0382" dtype="float" id="FBK_GEN_GAIN" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x0383" dtype="float" id="FBK_GEN_OFFSET" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0384" dtype="u32" id="FBK_GEN_CYCLES" storage="0" subnode="1"/>        
                <Register access="w" address="0x0385" dtype="u16" id="FBK_GEN_REARM" subnode="1"/>        
                <Register access="rw" address="0x0386" dtype="u32" id="FBK_BISS1_SSI1_BAUD" storage="5000" subnode="1"/>        
                <Register access="rw" address="0x0387" dtype="u32" id="FBK_SSI2_BAUD" storage="1000" subnode="1"/>        
                <Register access="rw" address="0x0388" dtype="u32" id="FBK_DIGENC1_RESOLUTION" storage="4096" subnode="1"/>        
                <Register access="rw" address="0x0389" dtype="u16" id="FBK_DIGENC1_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x038A" dtype="u16" id="FBK_DIGENC1_FILTER" storage="0" subnode="1"/>        
                <Register access="r" address="0x038B" dtype="s32" id="FBK_DIGENC1_VALUE" subnode="1"/>        
                <Register access="rw" address="0x038C" dtype="u32" id="FBK_DIGENC2_RESOLUTION" storage="2000" subnode="1"/>        
                <Register access="rw" address="0x038D" dtype="u16" id="FBK_DIGENC2_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x038E" dtype="u16" id="FBK_DIGENC2_FILTER" storage="0" subnode="1"/>        
                <Register access="r" address="0x038F" dtype="s32" id="FBK_DIGENC2_VALUE" subnode="1"/>        
                <Register access="rw" address="0x0390" dtype="u16" id="FBK_DIGHALL_POLARITY" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0391" dtype="u16" id="FBK_DIGHALL_FILTER" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0392" dtype="u16" id="FBK_DIGHALL_PAIRPOLES" storage="3" subnode="1"/>        
                <Register access="r" address="0x0393" dtype="u16" id="FBK_DIGHALL_VALUE" subnode="1"/>        
                <Register access="rw" address="0x0394" dtype="u16" id="FBK_PROT_AGAINST_HALLS" storage="4" subnode="1"/>        
                <Register access="rw" address="0x0395" dtype="u16" id="FBK_BISS_CHAIN" storage="2" subnode="1"/>        
                <Register access="rw" address="0x0400" dtype="u16" id="FBK_BISS2_FRAME_SIZE" storage="28" subnode="1"/>        
                <Register access="rw" address="0x0401" dtype="u16" id="FBK_BISS2_ERROR_TOLERANCE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0403" dtype="u16" id="FBK_BISS2_POS_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0404" dtype="u16" id="FBK_BISS2_FRAME_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0405" dtype="u16" id="FBK_BISS2_POS_BITS" storage="20" subnode="1"/>        
                <Register access="rw" address="0x0406" dtype="u16" id="FBK_BISS2_POS_ST_BITS" storage="20" subnode="1"/>        
                <Register access="rw" address="0x0407" dtype="u16" id="FBK_BISS2_POS_START_BIT" storage="8" subnode="1"/>        
                <Register access="r" address="0x0408" dtype="u16" id="FBK_BISS1_SSI1_CRC_POLY" subnode="1"/>        
                <Register access="r" address="0x0409" dtype="u16" id="FBK_BISS1_SSI1_CRC_BITS" subnode="1"/>        
                <Register access="r" address="0x040A" dtype="u16" id="FBK_BISS2_CRC_POLY" subnode="1"/>        
                <Register access="r" address="0x040B" dtype="u16" id="FBK_BISS2_CRC_BITS" subnode="1"/>        
                <Register access="r" address="0x040C" dtype="u16" id="FBK_BISS1_SSI1_CRC_SEED" subnode="1"/>        
                <Register access="r" address="0x040D" dtype="u16" id="FBK_BISS2_CRC_SEED" subnode="1"/>        
                <Register access="rw" address="0x0438" dtype="s32" id="FBK_BISS1_SSI1_OFFSET" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0439" dtype="s32" id="FBK_BISS2_OFFSET" storage="0" subnode="1"/>        
                <Register access="rw" address="0x043A" dtype="s32" id="FBK_SSI2_OFFSET" storage="0" subnode="1"/>        
                <Register access="rw" address="0x043B" dtype="float" id="TORQUE_ESTIM_KT" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x0450" dtype="u16" id="HOM_MODE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0451" dtype="s32" id="HOM_OFFSET" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0452" dtype="u32" id="HOM_SEQ_TIMEOUT" storage="60000" subnode="1"/>        
                <Register access="rw" address="0x0453" dtype="float" id="HOM_SPEED_SEARCH" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0454" dtype="float" id="HOM_SPEED_ZERO" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0455" dtype="u16" id="IO_IN_POS_HOM_SWITCH" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0456" dtype="u16" id="IO_IN_NEG_HOM_SWITCH" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0457" dtype="u16" id="HOM_IDX_PULSE_SRC" storage="0" subnode="1"/>        
                <Register access="r" address="0x0458" dtype="u32" id="CL_CUR_FREQ" subnode="1"/>        
                <Register access="rw" address="0x04FF" dtype="u16" id="FBK_CUR_RANGE_SELECTION" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0500" dtype="float" id="CL_CUR_Q_KP" storage="1.079252" subnode="1"/>        
                <Register access="rw" address="0x0501" dtype="float" id="CL_CUR_Q_KI" storage="1096.973999" subnode="1"/>        
                <Register access="rw" address="0x0502" dtype="float" id="CL_CUR_Q_MAX_OUT" storage="48.000000" subnode="1"/>        
                <Register access="rw" address="0x0503" dtype="float" id="CL_CUR_Q_MIN_OUT" storage="-48.000000" subnode="1"/>        
                <Register access="rw" address="0x0505" dtype="float" id="CL_CUR_D_KP" storage="1.079252" subnode="1"/>        
                <Register access="rw" address="0x0506" dtype="float" id="CL_CUR_D_KI" storage="1096.973999" subnode="1"/>        
                <Register access="rw" address="0x0507" dtype="float" id="CL_CUR_D_MAX_OUT" storage="48.000000" subnode="1"/>        
                <Register access="rw" address="0x0508" dtype="float" id="CL_CUR_D_MIN_OUT" storage="-48.000000" subnode="1"/>        
                <Register access="rw" address="0x050A" dtype="float" id="CL_VEL_PID_KP" storage="0.258458" subnode="1"/>        
                <Register access="rw" address="0x050B" dtype="float" id="CL_VEL_PID_KI" storage="6.282464" subnode="1"/>        
                <Register access="rw" address="0x050C" dtype="float" id="CL_VEL_PID_KD" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x050D" dtype="float" id="CL_VEL_PID_KD_FILTER" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x050E" dtype="float" id="CL_VEL_PID_MAX_OUT" storage="38.599998" subnode="1"/>        
                <Register access="rw" address="0x050F" dtype="float" id="CL_VEL_PID_MIN_OUT" storage="-38.599998" subnode="1"/>        
                <Register access="r" address="0x0510" dtype="u16" id="CL_FBK_OPTION" subnode="1"/>        
                <Register access="rw" address="0x0511" dtype="float" id="CL_POS_PID_KP" storage="0.015000" subnode="1"/>        
                <Register access="rw" address="0x0512" dtype="float" id="CL_POS_PID_KI" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0513" dtype="float" id="CL_POS_PID_KD" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0514" dtype="float" id="CL_POS_PID_KD_FILTER" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0515" dtype="float" id="CL_POS_PID_MAX_OUT" storage="100.000000" subnode="1"/>        
                <Register access="rw" address="0x0516" dtype="float" id="CL_POS_PID_MIN_OUT" storage="-100.000000" subnode="1"/>        
                <Register access="r" address="0x0517" dtype="u32" id="CL_CUR_STATUS" subnode="1"/>        
                <Register access="r" address="0x0518" dtype="u32" id="CL_VEL_STATUS" subnode="1"/>        
                <Register access="r" address="0x0519" dtype="u32" id="CL_POS_STATUS" subnode="1"/>        
                <Register access="r" address="0x051A" dtype="u16" id="DRV_PROT_STO_STATUS" subnode="1"/>        
                <Register access="w" address="0x051B" dtype="u16" id="CL_VEL_PID_RESET" subnode="1"/>        
                <Register access="w" address="0x051C" dtype="u16" id="CL_POS_PID_RESET" subnode="1"/>        
                <Register access="r" address="0x051D" dtype="float" id="CL_VEL_PID_INTEGRAL" subnode="1"/>        
                <Register access="r" address="0x051E" dtype="float" id="CL_POS_PID_INTEGRAL" subnode="1"/>        
                <Register access="r" address="0x051F" dtype="float" id="DRV_MAX_VBUS_UTIL" subnode="1"/>        
                <Register access="r" address="0x0520" dtype="u32" id="DRV_POS_VEL_RATE" subnode="1"/>        
                <Register access="rw" address="0x0521" dtype="u16" id="DRV_PS_FREQ_SELECTION" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0522" dtype="u32" id="CL_CFG_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0523" dtype="float" id="CL_TOR_PID_KP" storage="1.000000" subnode="1"/>        
                <Register access="rw" address="0x0524" dtype="float" id="CL_TOR_PID_KI" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0527" dtype="float" id="CL_TOR_PID_MAX_OUT" storage="60.000000" subnode="1"/>        
                <Register access="rw" address="0x0528" dtype="float" id="CL_TOR_PID_MIN_OUT" storage="-60.000000" subnode="1"/>        
                <Register access="rw" address="0x0530" dtype="u16" id="CL_POS_FBK_FILTER1_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0531" dtype="u32" id="CL_POS_FBK_FILTER1_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0532" dtype="float" id="CL_POS_FBK_FILTER1_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x0533" dtype="float" id="CL_POS_FBK_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0538" dtype="u16" id="CL_POS_FBK_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0539" dtype="u32" id="CL_POS_FBK_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x053A" dtype="float" id="CL_POS_FBK_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x053B" dtype="float" id="CL_POS_FBK_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0540" dtype="u16" id="CL_POS_REF_FILTER1_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0541" dtype="u32" id="CL_POS_REF_FILTER1_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0542" dtype="float" id="CL_POS_REF_FILTER1_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x0543" dtype="float" id="CL_POS_REF_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0548" dtype="u16" id="CL_POS_REF_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0549" dtype="u32" id="CL_POS_REF_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x054A" dtype="float" id="CL_POS_REF_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x054B" dtype="float" id="CL_POS_REF_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0550" dtype="u16" id="CL_VEL_FBK_FILTER1_TYPE" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0551" dtype="u32" id="CL_VEL_FBK_FILTER1_FREQ" storage="1853" subnode="1"/>        
                <Register access="rw" address="0x0552" dtype="float" id="CL_VEL_FBK_FILTER1_Q" storage="0.707000" subnode="1"/>        
                <Register access="rw" address="0x0553" dtype="float" id="CL_VEL_FBK_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0558" dtype="u16" id="CL_VEL_FBK_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0559" dtype="u32" id="CL_VEL_FBK_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x055A" dtype="float" id="CL_VEL_FBK_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x055B" dtype="float" id="CL_VEL_FBK_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0560" dtype="u16" id="CL_VEL_REF_FILTER1_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0561" dtype="u32" id="CL_VEL_REF_FILTER1_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0562" dtype="float" id="CL_VEL_REF_FILTER1_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x0563" dtype="float" id="CL_VEL_REF_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0568" dtype="u16" id="CL_VEL_REF_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0569" dtype="u32" id="CL_VEL_REF_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x056A" dtype="float" id="CL_VEL_REF_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x056B" dtype="float" id="CL_VEL_REF_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0570" dtype="u16" id="CL_CUR_FBK_FILTER1_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0571" dtype="u32" id="CL_CUR_FBK_FILTER1_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0572" dtype="float" id="CL_CUR_FBK_FILTER1_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x0573" dtype="float" id="CL_CUR_FBK_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0578" dtype="u16" id="CL_CUR_FBK_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0579" dtype="u32" id="CL_CUR_FBK_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x057A" dtype="float" id="CL_CUR_FBK_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x057B" dtype="float" id="CL_CUR_FBK_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0580" dtype="u16" id="CL_CUR_REF_FILTER1_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0581" dtype="u32" id="CL_CUR_REF_FILTER1_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0582" dtype="float" id="CL_CUR_REF_FILTER1_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x0583" dtype="float" id="CL_CUR_REF_FILTER1_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0588" dtype="u16" id="CL_CUR_REF_FILTER2_TYPE" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0589" dtype="u32" id="CL_CUR_REF_FILTER2_FREQ" storage="100" subnode="1"/>        
                <Register access="rw" address="0x058A" dtype="float" id="CL_CUR_REF_FILTER2_Q" storage="0.707100" subnode="1"/>        
                <Register access="rw" address="0x058B" dtype="float" id="CL_CUR_REF_FILTER2_GAIN" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0590" dtype="float" id="CL_VEL_FF_KA" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0591" dtype="float" id="CL_POS_FF_KVEL" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x0592" dtype="float" id="CL_POS_FF_KACC" storage="0.000000" subnode="1"/>        
                <Register access="rw" address="0x05FC" dtype="u16" id="IO_OUT_MAP_1" storage="0" subnode="1"/>        
                <Register access="rw" address="0x05FD" dtype="u16" id="IO_OUT_MAP_2" storage="0" subnode="1"/>        
                <Register access="rw" address="0x05FE" dtype="u16" id="IO_OUT_MAP_3" storage="3" subnode="1"/>        
                <Register access="rw" address="0x05FF" dtype="u16" id="IO_OUT_MAP_4" storage="2" subnode="1"/>        
                <Register access="r" address="0x0600" dtype="u32" id="IO_IN_VALUE" subnode="1"/>        
                <Register access="r" address="0x0601" dtype="u32" id="IO_OUT_VALUE" subnode="1"/>        
                <Register access="rw" address="0x0602" dtype="u32" id="IO_OUT_SET_POINT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0603" dtype="u32" id="IO_OUT_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0604" dtype="u32" id="IO_IN_POLARITY" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0608" dtype="u16" id="IO_IN_POS_LIM_SWITCH" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0609" dtype="u16" id="IO_IN_NEG_LIM_SWITCH" storage="0" subnode="1"/>        
                <Register access="rw" address="0x060A" dtype="u16" id="IO_IN_QS" storage="0" subnode="1"/>        
                <Register access="rw" address="0x060B" dtype="s16" id="ERROR_STATE_QS_OPTION" storage="5" subnode="1"/>        
                <Register access="rw" address="0x060D" dtype="u16" id="ERROR_PROT_EXT_ERROR_REACTION" storage="1" subnode="1"/>        
                <Register access="rw" address="0x060F" dtype="u16" id="ERROR_PROT_I2T_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0610" dtype="u16" id="ERROR_POS_OUT_LIMITS_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0611" dtype="u16" id="ERROR_VEL_OUT_LIMITS_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0612" dtype="u16" id="ERROR_POS_FOLLOWING_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0613" dtype="u16" id="ERROR_PROT_OVER_TEMP_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0614" dtype="u16" id="ERROR_MOT_OVER_TEMP_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0615" dtype="u16" id="ERROR_PROT_UNDER_TEMP_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0616" dtype="u16" id="ERROR_PROT_OVER_VOLT_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0617" dtype="u16" id="ERROR_PROT_UNDER_VOLT_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0618" dtype="u16" id="ERROR_PROT_EXT_FAULT_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0619" dtype="u16" id="ERROR_DIGHALL_SEQ_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x061A" dtype="u16" id="ERROR_DIGENC_AGAINST_HALL_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x061B" dtype="u16" id="ERROR_PROT_OVER_CUR_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x061C" dtype="u16" id="COMMS_WATCHDOG_ERROR_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x061D" dtype="u16" id="CL_VEL_FOLLOWING_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0620" dtype="s16" id="ERROR_STATE_HALT_OPTION" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0621" dtype="u16" id="IO_IN_HALT" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0624" dtype="u16" id="IO_IN_FLT_RESET" storage="0" subnode="1"/>        
                <Register access="rw" address="0x062B" dtype="u32" id="FAULT_REACTION_TIMEOUT" storage="10000" subnode="1"/>        
                <Register access="rw" address="0x062F" dtype="u16" id="DRV_PROT_OVER_VOLT_SENS" storage="1" subnode="1"/>        
                <Register access="rw" address="0x0630" dtype="float" id="DRV_PROT_USER_OVER_VOLT" storage="60.000000" subnode="1"/>        
                <Register access="rw" address="0x0631" dtype="float" id="DRV_PROT_USER_UNDER_VOLT" storage="10.000000" subnode="1"/>        
                <Register access="rw" address="0x0632" dtype="float" id="DRV_PROT_USER_OVER_TEMP" storage="110.000000" subnode="1"/>        
                <Register access="rw" address="0x0633" dtype="float" id="DRV_PROT_USER_UNDER_TEMP" storage="-40.000000" subnode="1"/>        
                <Register access="rw" address="0x0641" dtype="u16" id="COMMS_SYNC_SIGNAL_CFG" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0642" dtype="u32" id="COMMS_WATCHDOG_WINDOW" storage="0" subnode="1"/>        
                <Register access="rw" address="0x0643" dtype="u32" id="COMMS_SYNC_SIGNAL_FREQ" storage="1000" subnode="1"/>        
                <Register access="rw" address="0x0644" dtype="u32" id="COMMS_SYNC_PLL_CUTOFF" storage="100" subnode="1"/>        
                <Register access="rw" address="0x0645" dtype="float" id="COMMS_SYNC_PLL_PHASE" storage="0.250000" subnode="1"/>        
                <Register access="rw" address="0x0646" dtype="float" id="COMMS_SYNC_PLL_KP" storage="0.010000" subnode="1"/>        
                <Register access="r" address="0x064D" dtype="u16" id="DRV_DIAG_ERROR_TOTAL" subnode="1"/>        
                <Register access="rw" address="0x064E" dtype="u16" id="DRV_DIAG_ERROR_LIST_IDX" storage="0" subnode="1"/>        
                <Register access="r" address="0x064F" dtype="s32" id="DRV_DIAG_ERROR_LIST_CODE" subnode="1"/>        
                <Register access="rw" address="0x06DB" dtype="u32" id="DRV_STORE_MOCO_ALL" storage="1" subnode="1"/>        
                <Register access="rw" address="0x06DC" dtype="u32" id="DRV_RESTORE_MOCO_ALL" storage="1" subnode="1"/>        
                <Register access="w" address="0x06DD" dtype="u32" id="DICT_ACCESS_PWD" subnode="1"/>        
                <Register access="w" address="0x06DF" dtype="u32" id="DRV_BOOT_RESET" subnode="1"/>        
                <Register access="r" address="0x06E0" dtype="u32" id="DRV_ID_VENDOR_ID" subnode="1"/>        
                <Register access="r" address="0x06E1" dtype="u32" id="DRV_ID_PRODUCT_CODE" subnode="1"/>        
                <Register access="r" address="0x06E2" dtype="u32" id="DRV_ID_REVISION_NUMBER" subnode="1"/>        
                <Register access="r" address="0x06E4" dtype="str" id="DRV_ID_SOFTWARE_VERSION" subnode="1"/>        
                <Register access="r" address="0x06E5" dtype="str" id="DRV_ID_WEB" subnode="1"/>        
                <Register access="r" address="0x06E6" dtype="u32" id="DRV_ID_SERIAL_NUMBER" subnode="1"/>        
                <Register access="r" address="0x0700" dtype="u32" id="DRV_PS_FREQ_1" subnode="1"/>        
                <Register access="r" address="0x0701" dtype="u32" id="DRV_PS_FREQ_2" subnode="1"/>        
                <Register access="r" address="0x0702" dtype="u32" id="DRV_PS_FREQ_3" subnode="1"/>        
                <Register access="r" address="0x0703" dtype="u32" id="DRV_PS_FREQ_4" subnode="1"/>        
                <Register access="r" address="0x0704" dtype="u32" id="DRV_PS_DEAD_TIME" subnode="1"/>        
                <Register access="r" address="0x0706" dtype="u32" id="DRV_PS_MIN_LOW_SIDE_ON_TIME" subnode="1"/>        
                <Register access="r" address="0x0707" dtype="u32" id="DRV_PS_MIN_HIGH_SIDE_ON_TIME" subnode="1"/>        
                <Register access="r" address="0x0709" dtype="u16" id="DRV_PROT_CURR_OVER_RANGE_THRESHOLD" subnode="1"/>        
                <Register access="r" address="0x070A" dtype="u16" id="DRV_PROT_CURR_UNDER_RANGE_THRESHOLD" subnode="1"/>        
                <Register access="r" address="0x0710" dtype="float" id="DRV_PROT_MAN_OVER_TEMP" subnode="1"/>        
                <Register access="r" address="0x0711" dtype="float" id="DRV_PROT_MAN_UNDER_TEMP" subnode="1"/>        
                <Register access="r" address="0x0712" dtype="float" id="DRV_PROT_MAN_OVER_VOLT" subnode="1"/>        
                <Register access="r" address="0x0713" dtype="float" id="DRV_PROT_MAN_UNDER_VOLT" subnode="1"/>        
                <Register access="r" address="0x071D" dtype="float" id="DRV_PROT_MAN_MAX_CONT_CURRENT_VALUE" subnode="1"/>        
                <Register access="r" address="0x071E" dtype="u32" id="DRV_PROT_MAN_MAX_PEAK_CURRENT_TIME" subnode="1"/>        
                <Register access="r" address="0x071F" dtype="float" id="DRV_PROT_MAN_MAX_PEAK_CURRENT_VALUE" subnode="1"/>        
                <Register access="r" address="0x0720" dtype="float" id="FBK_CUR_MEAS_RANGE1" subnode="1"/>        
                <Register access="r" address="0x0721" dtype="float" id="FBK_CUR_MEAS_RANGE2" subnode="1"/>        
                <Register access="r" address="0x0722" dtype="float" id="FBK_CUR_MEAS_RANGE3" subnode="1"/>        
                <Register access="r" address="0x0723" dtype="float" id="FBK_CUR_MEAS_RANGE4" subnode="1"/>        
                <Register access="r" address="0x0728" dtype="u16" id="FBK_CUR_MASK" subnode="1"/>        
                <Register access="r" address="0x0729" dtype="u16" id="FBK_CUR_ACQ_TIME" subnode="1"/>        
                <Register access="r" address="0x072A" dtype="u16" id="FBK_CUR_ACQ_ADVANCE_TIME" subnode="1"/>        
                <Register access="r" address="0x072B" dtype="u32" id="DRV_PS_MIN_LOW_SIDE_ON_TIME_2" subnode="1"/>        
                <Register access="r" address="0x072C" dtype="u32" id="DRV_PS_MIN_LOW_SIDE_ON_TIME_3" subnode="1"/>        
                <Register access="r" address="0x072D" dtype="u32" id="DRV_PS_MIN_LOW_SIDE_ON_TIME_4" subnode="1"/>        
                <Register access="r" address="0x0732" dtype="float" id="DRV_PROT_VBUS_MEAS_RANGE" subnode="1"/>        
                <Register access="r" address="0x0733" dtype="float" id="DRV_PROT_VBUS_OFFSET" subnode="1"/>        
                <Register access="r" address="0x0734" dtype="u16" id="DRV_PROT_PRIM_TEMP_TYPE" subnode="1"/>        
                <Register access="r" address="0x0735" dtype="u32" id="DRV_PROT_PRIM_TEMP_RES" subnode="1"/>        
                <Register access="r" address="0x0736" dtype="u16" id="DRV_PROT_PRIM_TEMP_B2585" subnode="1"/>        
                <Register access="r" address="0x0737" dtype="u32" id="DRV_PROT_PRIM_TEMP_EXT_RES" subnode="1"/>        
                <Register access="r" address="0x0738" dtype="float" id="DRV_PROT_PRIM_TEMP_GAIN" subnode="1"/>        
                <Register access="r" address="0x0739" dtype="float" id="DRV_PROT_PRIM_TEMP_OFFSET" subnode="1"/>        
                <Register access="r" address="0x0740" dtype="u32" id="DRV_PROT_STO_CFG" subnode="1"/>        
                <Register access="r" address="0x0741" dtype="u32" id="MOT_BRAKE_CONFIGURATION" subnode="1"/>        
                <Register access="r" address="0x0742" dtype="u32" id="MOT_BRAKE_MAX_FREQ" subnode="1"/>        
                <Register access="rw" address="0x0743" dtype="u32" id="MOT_BRAKE_FREQ" storage="20000" subnode="1"/>        
                <Register access="r" address="0x0746" dtype="u16" id="DRV_PROT_RED_TEMP_TYPE" subnode="1"/>        
                <Register access="r" address="0x0747" dtype="u32" id="DRV_PROT_RED_TEMP_RES" subnode="1"/>        
                <Register access="r" address="0x0748" dtype="u16" id="DRV_PROT_RED_TEMP_B2585" subnode="1"/>        
                <Register access="r" address="0x0749" dtype="u32" id="DRV_PROT_RED_TEMP_EXT_RES" subnode="1"/>        
                <Register access="r" address="0x074A" dtype="float" id="DRV_PROT_RED_TEMP_GAIN" subnode="1"/>        
                <Register access="r" address="0x074B" dtype="float" id="DRV_PROT_RED_TEMP_OFFSET" subnode="1"/>        
                <Register access="r" address="0x0750" dtype="float" id="DRV_PROT_DERATING_CONST" subnode="1"/>        
                <Register access="r" address="0x0751" dtype="float" id="DRV_PROT_DERATING_FREQ_CONST1" subnode="1"/>        
                <Register access="r" address="0x0752" dtype="float" id="DRV_PROT_DERATING_FREQ_CONST2" subnode="1"/>        
                <Register access="r" address="0x0753" dtype="float" id="DRV_PROT_DERATING_FREQ_CONST3" subnode="1"/>        
                <Register access="r" address="0x0754" dtype="float" id="DRV_PROT_DERATING_FREQ_CONST4" subnode="1"/>        
                <Register access="r" address="0x075A" dtype="float" id="DRV_PROT_DERATING_TEMP_THRESHOLD_1" subnode="1"/>        
                <Register access="r" address="0x075B" dtype="float" id="DRV_PROT_DERATING_TEMP_THRESHOLD_2" subnode="1"/>        
                <Register access="r" address="0x075C" dtype="float" id="DRV_PROT_DERATING_TEMP_THRESHOLD_3" subnode="1"/>        
                <Register access="r" address="0x075D" dtype="float" id="DRV_PROT_DERATING_TEMP_THRESHOLD_4" subnode="1"/>        
                <Register access="r" address="0x0760" dtype="u16" id="DRV_PROT_THIRD_TEMP_TYPE" subnode="1"/>        
                <Register access="r" address="0x0761" dtype="u32" id="DRV_PROT_THIRD_TEMP_RES" subnode="1"/>        
                <Register access="r" address="0x0762" dtype="u16" id="DRV_PROT_THIRD_TEMP_B2585" subnode="1"/>        
                <Register access="r" address="0x0763" dtype="u32" id="DRV_PROT_THIRD_TEMP_EXT_RES" subnode="1"/>        
                <Register access="r" address="0x0764" dtype="float" id="DRV_PROT_THIRD_TEMP_GAIN" subnode="1"/>        
                <Register access="r" address="0x0765" dtype="float" id="DRV_PROT_THIRD_TEMP_OFFSET" subnode="1"/>        
            </Registers>      
        </Device>    
      </Body>  
  </IngeniaDictionary>