/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SER */
#define SER__0__INTTYPE CYREG_PICU2_INTTYPE0
#define SER__0__MASK 0x01u
#define SER__0__PC CYREG_PRT2_PC0
#define SER__0__PORT 2u
#define SER__0__SHIFT 0u
#define SER__AG CYREG_PRT2_AG
#define SER__AMUX CYREG_PRT2_AMUX
#define SER__BIE CYREG_PRT2_BIE
#define SER__BIT_MASK CYREG_PRT2_BIT_MASK
#define SER__BYP CYREG_PRT2_BYP
#define SER__CTL CYREG_PRT2_CTL
#define SER__DM0 CYREG_PRT2_DM0
#define SER__DM1 CYREG_PRT2_DM1
#define SER__DM2 CYREG_PRT2_DM2
#define SER__DR CYREG_PRT2_DR
#define SER__INP_DIS CYREG_PRT2_INP_DIS
#define SER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SER__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SER__LCD_EN CYREG_PRT2_LCD_EN
#define SER__MASK 0x01u
#define SER__PORT 2u
#define SER__PRT CYREG_PRT2_PRT
#define SER__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SER__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SER__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SER__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SER__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SER__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SER__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SER__PS CYREG_PRT2_PS
#define SER__SHIFT 0u
#define SER__SLW CYREG_PRT2_SLW

/* RCLK */
#define RCLK__0__INTTYPE CYREG_PICU2_INTTYPE2
#define RCLK__0__MASK 0x04u
#define RCLK__0__PC CYREG_PRT2_PC2
#define RCLK__0__PORT 2u
#define RCLK__0__SHIFT 2u
#define RCLK__AG CYREG_PRT2_AG
#define RCLK__AMUX CYREG_PRT2_AMUX
#define RCLK__BIE CYREG_PRT2_BIE
#define RCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define RCLK__BYP CYREG_PRT2_BYP
#define RCLK__CTL CYREG_PRT2_CTL
#define RCLK__DM0 CYREG_PRT2_DM0
#define RCLK__DM1 CYREG_PRT2_DM1
#define RCLK__DM2 CYREG_PRT2_DM2
#define RCLK__DR CYREG_PRT2_DR
#define RCLK__INP_DIS CYREG_PRT2_INP_DIS
#define RCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RCLK__LCD_EN CYREG_PRT2_LCD_EN
#define RCLK__MASK 0x04u
#define RCLK__PORT 2u
#define RCLK__PRT CYREG_PRT2_PRT
#define RCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RCLK__PS CYREG_PRT2_PS
#define RCLK__SHIFT 2u
#define RCLK__SLW CYREG_PRT2_SLW

/* TS_1 */
#define TS_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define TS_1__0__MASK 0x40u
#define TS_1__0__PC CYREG_PRT1_PC6
#define TS_1__0__PORT 1u
#define TS_1__0__SHIFT 6u
#define TS_1__AG CYREG_PRT1_AG
#define TS_1__AMUX CYREG_PRT1_AMUX
#define TS_1__BIE CYREG_PRT1_BIE
#define TS_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define TS_1__BYP CYREG_PRT1_BYP
#define TS_1__CTL CYREG_PRT1_CTL
#define TS_1__DM0 CYREG_PRT1_DM0
#define TS_1__DM1 CYREG_PRT1_DM1
#define TS_1__DM2 CYREG_PRT1_DM2
#define TS_1__DR CYREG_PRT1_DR
#define TS_1__INP_DIS CYREG_PRT1_INP_DIS
#define TS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TS_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TS_1__LCD_EN CYREG_PRT1_LCD_EN
#define TS_1__MASK 0x40u
#define TS_1__PORT 1u
#define TS_1__PRT CYREG_PRT1_PRT
#define TS_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TS_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TS_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TS_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TS_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TS_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TS_1__PS CYREG_PRT1_PS
#define TS_1__SHIFT 6u
#define TS_1__SLW CYREG_PRT1_SLW

/* TS_n */
#define TS_n__0__INTTYPE CYREG_PICU1_INTTYPE7
#define TS_n__0__MASK 0x80u
#define TS_n__0__PC CYREG_PRT1_PC7
#define TS_n__0__PORT 1u
#define TS_n__0__SHIFT 7u
#define TS_n__AG CYREG_PRT1_AG
#define TS_n__AMUX CYREG_PRT1_AMUX
#define TS_n__BIE CYREG_PRT1_BIE
#define TS_n__BIT_MASK CYREG_PRT1_BIT_MASK
#define TS_n__BYP CYREG_PRT1_BYP
#define TS_n__CTL CYREG_PRT1_CTL
#define TS_n__DM0 CYREG_PRT1_DM0
#define TS_n__DM1 CYREG_PRT1_DM1
#define TS_n__DM2 CYREG_PRT1_DM2
#define TS_n__DR CYREG_PRT1_DR
#define TS_n__INP_DIS CYREG_PRT1_INP_DIS
#define TS_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TS_n__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TS_n__LCD_EN CYREG_PRT1_LCD_EN
#define TS_n__MASK 0x80u
#define TS_n__PORT 1u
#define TS_n__PRT CYREG_PRT1_PRT
#define TS_n__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TS_n__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TS_n__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TS_n__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TS_n__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TS_n__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TS_n__PS CYREG_PRT1_PS
#define TS_n__SHIFT 7u
#define TS_n__SLW CYREG_PRT1_SLW

/* lala */
#define lala_0__0__INTTYPE CYREG_PICU1_INTTYPE5
#define lala_0__0__MASK 0x20u
#define lala_0__0__PC CYREG_PRT1_PC5
#define lala_0__0__PORT 1u
#define lala_0__0__SHIFT 5u
#define lala_0__AG CYREG_PRT1_AG
#define lala_0__AMUX CYREG_PRT1_AMUX
#define lala_0__BIE CYREG_PRT1_BIE
#define lala_0__BIT_MASK CYREG_PRT1_BIT_MASK
#define lala_0__BYP CYREG_PRT1_BYP
#define lala_0__CTL CYREG_PRT1_CTL
#define lala_0__DM0 CYREG_PRT1_DM0
#define lala_0__DM1 CYREG_PRT1_DM1
#define lala_0__DM2 CYREG_PRT1_DM2
#define lala_0__DR CYREG_PRT1_DR
#define lala_0__INP_DIS CYREG_PRT1_INP_DIS
#define lala_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define lala_0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define lala_0__LCD_EN CYREG_PRT1_LCD_EN
#define lala_0__MASK 0x20u
#define lala_0__PORT 1u
#define lala_0__PRT CYREG_PRT1_PRT
#define lala_0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define lala_0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define lala_0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define lala_0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define lala_0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define lala_0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define lala_0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define lala_0__PS CYREG_PRT1_PS
#define lala_0__SHIFT 5u
#define lala_0__SLW CYREG_PRT1_SLW
#define lala_Sync_ctrl_reg__0__MASK 0x01u
#define lala_Sync_ctrl_reg__0__POS 0
#define lala_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define lala_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define lala_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define lala_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define lala_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define lala_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define lala_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define lala_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define lala_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define lala_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define lala_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define lala_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define lala_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define lala_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define lala_Sync_ctrl_reg__MASK 0x01u
#define lala_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define lala_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define lala_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK

/* SRCLK */
#define SRCLK__0__INTTYPE CYREG_PICU2_INTTYPE1
#define SRCLK__0__MASK 0x02u
#define SRCLK__0__PC CYREG_PRT2_PC1
#define SRCLK__0__PORT 2u
#define SRCLK__0__SHIFT 1u
#define SRCLK__AG CYREG_PRT2_AG
#define SRCLK__AMUX CYREG_PRT2_AMUX
#define SRCLK__BIE CYREG_PRT2_BIE
#define SRCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRCLK__BYP CYREG_PRT2_BYP
#define SRCLK__CTL CYREG_PRT2_CTL
#define SRCLK__DM0 CYREG_PRT2_DM0
#define SRCLK__DM1 CYREG_PRT2_DM1
#define SRCLK__DM2 CYREG_PRT2_DM2
#define SRCLK__DR CYREG_PRT2_DR
#define SRCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SRCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SRCLK__MASK 0x02u
#define SRCLK__PORT 2u
#define SRCLK__PRT CYREG_PRT2_PRT
#define SRCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRCLK__PS CYREG_PRT2_PS
#define SRCLK__SHIFT 1u
#define SRCLK__SLW CYREG_PRT2_SLW

/* Z_Out */
#define Z_Out__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Z_Out__0__MASK 0x01u
#define Z_Out__0__PC CYREG_PRT0_PC0
#define Z_Out__0__PORT 0u
#define Z_Out__0__SHIFT 0u
#define Z_Out__AG CYREG_PRT0_AG
#define Z_Out__AMUX CYREG_PRT0_AMUX
#define Z_Out__BIE CYREG_PRT0_BIE
#define Z_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define Z_Out__BYP CYREG_PRT0_BYP
#define Z_Out__CTL CYREG_PRT0_CTL
#define Z_Out__DM0 CYREG_PRT0_DM0
#define Z_Out__DM1 CYREG_PRT0_DM1
#define Z_Out__DM2 CYREG_PRT0_DM2
#define Z_Out__DR CYREG_PRT0_DR
#define Z_Out__INP_DIS CYREG_PRT0_INP_DIS
#define Z_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Z_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Z_Out__LCD_EN CYREG_PRT0_LCD_EN
#define Z_Out__MASK 0x01u
#define Z_Out__PORT 0u
#define Z_Out__PRT CYREG_PRT0_PRT
#define Z_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Z_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Z_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Z_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Z_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Z_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Z_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Z_Out__PS CYREG_PRT0_PS
#define Z_Out__SHIFT 0u
#define Z_Out__SLW CYREG_PRT0_SLW

/* Mode_0 */
#define Mode_0__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Mode_0__0__MASK 0x04u
#define Mode_0__0__PC CYREG_PRT1_PC2
#define Mode_0__0__PORT 1u
#define Mode_0__0__SHIFT 2u
#define Mode_0__AG CYREG_PRT1_AG
#define Mode_0__AMUX CYREG_PRT1_AMUX
#define Mode_0__BIE CYREG_PRT1_BIE
#define Mode_0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mode_0__BYP CYREG_PRT1_BYP
#define Mode_0__CTL CYREG_PRT1_CTL
#define Mode_0__DM0 CYREG_PRT1_DM0
#define Mode_0__DM1 CYREG_PRT1_DM1
#define Mode_0__DM2 CYREG_PRT1_DM2
#define Mode_0__DR CYREG_PRT1_DR
#define Mode_0__INP_DIS CYREG_PRT1_INP_DIS
#define Mode_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mode_0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mode_0__LCD_EN CYREG_PRT1_LCD_EN
#define Mode_0__MASK 0x04u
#define Mode_0__PORT 1u
#define Mode_0__PRT CYREG_PRT1_PRT
#define Mode_0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mode_0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mode_0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mode_0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mode_0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mode_0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mode_0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mode_0__PS CYREG_PRT1_PS
#define Mode_0__SHIFT 2u
#define Mode_0__SLW CYREG_PRT1_SLW

/* Mode_1 */
#define Mode_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Mode_1__0__MASK 0x10u
#define Mode_1__0__PC CYREG_PRT1_PC4
#define Mode_1__0__PORT 1u
#define Mode_1__0__SHIFT 4u
#define Mode_1__AG CYREG_PRT1_AG
#define Mode_1__AMUX CYREG_PRT1_AMUX
#define Mode_1__BIE CYREG_PRT1_BIE
#define Mode_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Mode_1__BYP CYREG_PRT1_BYP
#define Mode_1__CTL CYREG_PRT1_CTL
#define Mode_1__DM0 CYREG_PRT1_DM0
#define Mode_1__DM1 CYREG_PRT1_DM1
#define Mode_1__DM2 CYREG_PRT1_DM2
#define Mode_1__DR CYREG_PRT1_DR
#define Mode_1__INP_DIS CYREG_PRT1_INP_DIS
#define Mode_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Mode_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Mode_1__LCD_EN CYREG_PRT1_LCD_EN
#define Mode_1__MASK 0x10u
#define Mode_1__PORT 1u
#define Mode_1__PRT CYREG_PRT1_PRT
#define Mode_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Mode_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Mode_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Mode_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Mode_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Mode_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Mode_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Mode_1__PS CYREG_PRT1_PS
#define Mode_1__SHIFT 4u
#define Mode_1__SLW CYREG_PRT1_SLW

/* RampIn */
#define RampIn__0__INTTYPE CYREG_PICU0_INTTYPE7
#define RampIn__0__MASK 0x80u
#define RampIn__0__PC CYREG_PRT0_PC7
#define RampIn__0__PORT 0u
#define RampIn__0__SHIFT 7u
#define RampIn__AG CYREG_PRT0_AG
#define RampIn__AMUX CYREG_PRT0_AMUX
#define RampIn__BIE CYREG_PRT0_BIE
#define RampIn__BIT_MASK CYREG_PRT0_BIT_MASK
#define RampIn__BYP CYREG_PRT0_BYP
#define RampIn__CTL CYREG_PRT0_CTL
#define RampIn__DM0 CYREG_PRT0_DM0
#define RampIn__DM1 CYREG_PRT0_DM1
#define RampIn__DM2 CYREG_PRT0_DM2
#define RampIn__DR CYREG_PRT0_DR
#define RampIn__INP_DIS CYREG_PRT0_INP_DIS
#define RampIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RampIn__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RampIn__LCD_EN CYREG_PRT0_LCD_EN
#define RampIn__MASK 0x80u
#define RampIn__PORT 0u
#define RampIn__PRT CYREG_PRT0_PRT
#define RampIn__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RampIn__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RampIn__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RampIn__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RampIn__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RampIn__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RampIn__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RampIn__PS CYREG_PRT0_PS
#define RampIn__SHIFT 7u
#define RampIn__SLW CYREG_PRT0_SLW

/* TS_Int */
#define TS_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define TS_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define TS_Int__INTC_MASK 0x02u
#define TS_Int__INTC_NUMBER 1u
#define TS_Int__INTC_PRIOR_NUM 7u
#define TS_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define TS_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define TS_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* ModeReg */
#define ModeReg_Sync_ctrl_reg__0__MASK 0x01u
#define ModeReg_Sync_ctrl_reg__0__POS 0
#define ModeReg_Sync_ctrl_reg__1__MASK 0x02u
#define ModeReg_Sync_ctrl_reg__1__POS 1
#define ModeReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ModeReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ModeReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ModeReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ModeReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ModeReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define ModeReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ModeReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define ModeReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ModeReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ModeReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define ModeReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define ModeReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define ModeReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define ModeReg_Sync_ctrl_reg__MASK 0x03u
#define ModeReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ModeReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ModeReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* RampEnd */
#define RampEnd__0__INTTYPE CYREG_PICU0_INTTYPE5
#define RampEnd__0__MASK 0x20u
#define RampEnd__0__PC CYREG_PRT0_PC5
#define RampEnd__0__PORT 0u
#define RampEnd__0__SHIFT 5u
#define RampEnd__AG CYREG_PRT0_AG
#define RampEnd__AMUX CYREG_PRT0_AMUX
#define RampEnd__BIE CYREG_PRT0_BIE
#define RampEnd__BIT_MASK CYREG_PRT0_BIT_MASK
#define RampEnd__BYP CYREG_PRT0_BYP
#define RampEnd__CTL CYREG_PRT0_CTL
#define RampEnd__DM0 CYREG_PRT0_DM0
#define RampEnd__DM1 CYREG_PRT0_DM1
#define RampEnd__DM2 CYREG_PRT0_DM2
#define RampEnd__DR CYREG_PRT0_DR
#define RampEnd__INP_DIS CYREG_PRT0_INP_DIS
#define RampEnd__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RampEnd__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RampEnd__LCD_EN CYREG_PRT0_LCD_EN
#define RampEnd__MASK 0x20u
#define RampEnd__PORT 0u
#define RampEnd__PRT CYREG_PRT0_PRT
#define RampEnd__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RampEnd__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RampEnd__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RampEnd__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RampEnd__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RampEnd__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RampEnd__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RampEnd__PS CYREG_PRT0_PS
#define RampEnd__SHIFT 5u
#define RampEnd__SLW CYREG_PRT0_SLW

/* TS1_Comp */
#define TS1_Comp_ctComp__CLK CYREG_CMP1_CLK
#define TS1_Comp_ctComp__CMP_MASK 0x02u
#define TS1_Comp_ctComp__CMP_NUMBER 1u
#define TS1_Comp_ctComp__CR CYREG_CMP1_CR
#define TS1_Comp_ctComp__LUT__CR CYREG_LUT1_CR
#define TS1_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define TS1_Comp_ctComp__LUT__MSK_MASK 0x02u
#define TS1_Comp_ctComp__LUT__MSK_SHIFT 1u
#define TS1_Comp_ctComp__LUT__MX CYREG_LUT1_MX
#define TS1_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define TS1_Comp_ctComp__LUT__SR_MASK 0x02u
#define TS1_Comp_ctComp__LUT__SR_SHIFT 1u
#define TS1_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define TS1_Comp_ctComp__PM_ACT_MSK 0x02u
#define TS1_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define TS1_Comp_ctComp__PM_STBY_MSK 0x02u
#define TS1_Comp_ctComp__SW0 CYREG_CMP1_SW0
#define TS1_Comp_ctComp__SW2 CYREG_CMP1_SW2
#define TS1_Comp_ctComp__SW3 CYREG_CMP1_SW3
#define TS1_Comp_ctComp__SW4 CYREG_CMP1_SW4
#define TS1_Comp_ctComp__SW6 CYREG_CMP1_SW6
#define TS1_Comp_ctComp__TR0 CYREG_CMP1_TR0
#define TS1_Comp_ctComp__TR1 CYREG_CMP1_TR1
#define TS1_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define TS1_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define TS1_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define TS1_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define TS1_Comp_ctComp__WRK CYREG_CMP_WRK
#define TS1_Comp_ctComp__WRK_MASK 0x02u
#define TS1_Comp_ctComp__WRK_SHIFT 1u

/* TSn_Comp */
#define TSn_Comp_ctComp__CLK CYREG_CMP3_CLK
#define TSn_Comp_ctComp__CMP_MASK 0x08u
#define TSn_Comp_ctComp__CMP_NUMBER 3u
#define TSn_Comp_ctComp__CR CYREG_CMP3_CR
#define TSn_Comp_ctComp__LUT__CR CYREG_LUT3_CR
#define TSn_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define TSn_Comp_ctComp__LUT__MSK_MASK 0x08u
#define TSn_Comp_ctComp__LUT__MSK_SHIFT 3u
#define TSn_Comp_ctComp__LUT__MX CYREG_LUT3_MX
#define TSn_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define TSn_Comp_ctComp__LUT__SR_MASK 0x08u
#define TSn_Comp_ctComp__LUT__SR_SHIFT 3u
#define TSn_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define TSn_Comp_ctComp__PM_ACT_MSK 0x08u
#define TSn_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define TSn_Comp_ctComp__PM_STBY_MSK 0x08u
#define TSn_Comp_ctComp__SW0 CYREG_CMP3_SW0
#define TSn_Comp_ctComp__SW2 CYREG_CMP3_SW2
#define TSn_Comp_ctComp__SW3 CYREG_CMP3_SW3
#define TSn_Comp_ctComp__SW4 CYREG_CMP3_SW4
#define TSn_Comp_ctComp__SW6 CYREG_CMP3_SW6
#define TSn_Comp_ctComp__TR0 CYREG_CMP3_TR0
#define TSn_Comp_ctComp__TR1 CYREG_CMP3_TR1
#define TSn_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define TSn_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define TSn_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define TSn_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define TSn_Comp_ctComp__WRK CYREG_CMP_WRK
#define TSn_Comp_ctComp__WRK_MASK 0x08u
#define TSn_Comp_ctComp__WRK_SHIFT 3u

/* Timeslot */
#define Timeslot_sts_sts_reg__0__MASK 0x01u
#define Timeslot_sts_sts_reg__0__POS 0
#define Timeslot_sts_sts_reg__1__MASK 0x02u
#define Timeslot_sts_sts_reg__1__POS 1
#define Timeslot_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timeslot_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Timeslot_sts_sts_reg__2__MASK 0x04u
#define Timeslot_sts_sts_reg__2__POS 2
#define Timeslot_sts_sts_reg__3__MASK 0x08u
#define Timeslot_sts_sts_reg__3__POS 3
#define Timeslot_sts_sts_reg__MASK 0x0Fu
#define Timeslot_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define Timeslot_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timeslot_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Timeslot_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timeslot_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Timeslot_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Timeslot_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Ramp_IOut */
#define Ramp_IOut__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Ramp_IOut__0__MASK 0x40u
#define Ramp_IOut__0__PC CYREG_PRT0_PC6
#define Ramp_IOut__0__PORT 0u
#define Ramp_IOut__0__SHIFT 6u
#define Ramp_IOut__AG CYREG_PRT0_AG
#define Ramp_IOut__AMUX CYREG_PRT0_AMUX
#define Ramp_IOut__BIE CYREG_PRT0_BIE
#define Ramp_IOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ramp_IOut__BYP CYREG_PRT0_BYP
#define Ramp_IOut__CTL CYREG_PRT0_CTL
#define Ramp_IOut__DM0 CYREG_PRT0_DM0
#define Ramp_IOut__DM1 CYREG_PRT0_DM1
#define Ramp_IOut__DM2 CYREG_PRT0_DM2
#define Ramp_IOut__DR CYREG_PRT0_DR
#define Ramp_IOut__INP_DIS CYREG_PRT0_INP_DIS
#define Ramp_IOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ramp_IOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ramp_IOut__LCD_EN CYREG_PRT0_LCD_EN
#define Ramp_IOut__MASK 0x40u
#define Ramp_IOut__PORT 0u
#define Ramp_IOut__PRT CYREG_PRT0_PRT
#define Ramp_IOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ramp_IOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ramp_IOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ramp_IOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ramp_IOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ramp_IOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ramp_IOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ramp_IOut__PS CYREG_PRT0_PS
#define Ramp_IOut__SHIFT 6u
#define Ramp_IOut__SLW CYREG_PRT0_SLW

/* Sweep_End */
#define Sweep_End__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Sweep_End__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Sweep_End__INTC_MASK 0x01u
#define Sweep_End__INTC_NUMBER 0u
#define Sweep_End__INTC_PRIOR_NUM 7u
#define Sweep_End__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Sweep_End__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Sweep_End__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VSense_A0 */
#define VSense_A0__0__INTTYPE CYREG_PICU0_INTTYPE1
#define VSense_A0__0__MASK 0x02u
#define VSense_A0__0__PC CYREG_PRT0_PC1
#define VSense_A0__0__PORT 0u
#define VSense_A0__0__SHIFT 1u
#define VSense_A0__AG CYREG_PRT0_AG
#define VSense_A0__AMUX CYREG_PRT0_AMUX
#define VSense_A0__BIE CYREG_PRT0_BIE
#define VSense_A0__BIT_MASK CYREG_PRT0_BIT_MASK
#define VSense_A0__BYP CYREG_PRT0_BYP
#define VSense_A0__CTL CYREG_PRT0_CTL
#define VSense_A0__DM0 CYREG_PRT0_DM0
#define VSense_A0__DM1 CYREG_PRT0_DM1
#define VSense_A0__DM2 CYREG_PRT0_DM2
#define VSense_A0__DR CYREG_PRT0_DR
#define VSense_A0__INP_DIS CYREG_PRT0_INP_DIS
#define VSense_A0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VSense_A0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VSense_A0__LCD_EN CYREG_PRT0_LCD_EN
#define VSense_A0__MASK 0x02u
#define VSense_A0__PORT 0u
#define VSense_A0__PRT CYREG_PRT0_PRT
#define VSense_A0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VSense_A0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VSense_A0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VSense_A0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VSense_A0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VSense_A0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VSense_A0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VSense_A0__PS CYREG_PRT0_PS
#define VSense_A0__SHIFT 1u
#define VSense_A0__SLW CYREG_PRT0_SLW

/* VSense_A1 */
#define VSense_A1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define VSense_A1__0__MASK 0x04u
#define VSense_A1__0__PC CYREG_PRT0_PC2
#define VSense_A1__0__PORT 0u
#define VSense_A1__0__SHIFT 2u
#define VSense_A1__AG CYREG_PRT0_AG
#define VSense_A1__AMUX CYREG_PRT0_AMUX
#define VSense_A1__BIE CYREG_PRT0_BIE
#define VSense_A1__BIT_MASK CYREG_PRT0_BIT_MASK
#define VSense_A1__BYP CYREG_PRT0_BYP
#define VSense_A1__CTL CYREG_PRT0_CTL
#define VSense_A1__DM0 CYREG_PRT0_DM0
#define VSense_A1__DM1 CYREG_PRT0_DM1
#define VSense_A1__DM2 CYREG_PRT0_DM2
#define VSense_A1__DR CYREG_PRT0_DR
#define VSense_A1__INP_DIS CYREG_PRT0_INP_DIS
#define VSense_A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VSense_A1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VSense_A1__LCD_EN CYREG_PRT0_LCD_EN
#define VSense_A1__MASK 0x04u
#define VSense_A1__PORT 0u
#define VSense_A1__PRT CYREG_PRT0_PRT
#define VSense_A1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VSense_A1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VSense_A1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VSense_A1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VSense_A1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VSense_A1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VSense_A1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VSense_A1__PS CYREG_PRT0_PS
#define VSense_A1__SHIFT 2u
#define VSense_A1__SLW CYREG_PRT0_SLW

/* VSense_A2 */
#define VSense_A2__0__INTTYPE CYREG_PICU0_INTTYPE3
#define VSense_A2__0__MASK 0x08u
#define VSense_A2__0__PC CYREG_PRT0_PC3
#define VSense_A2__0__PORT 0u
#define VSense_A2__0__SHIFT 3u
#define VSense_A2__AG CYREG_PRT0_AG
#define VSense_A2__AMUX CYREG_PRT0_AMUX
#define VSense_A2__BIE CYREG_PRT0_BIE
#define VSense_A2__BIT_MASK CYREG_PRT0_BIT_MASK
#define VSense_A2__BYP CYREG_PRT0_BYP
#define VSense_A2__CTL CYREG_PRT0_CTL
#define VSense_A2__DM0 CYREG_PRT0_DM0
#define VSense_A2__DM1 CYREG_PRT0_DM1
#define VSense_A2__DM2 CYREG_PRT0_DM2
#define VSense_A2__DR CYREG_PRT0_DR
#define VSense_A2__INP_DIS CYREG_PRT0_INP_DIS
#define VSense_A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define VSense_A2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define VSense_A2__LCD_EN CYREG_PRT0_LCD_EN
#define VSense_A2__MASK 0x08u
#define VSense_A2__PORT 0u
#define VSense_A2__PRT CYREG_PRT0_PRT
#define VSense_A2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define VSense_A2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define VSense_A2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define VSense_A2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define VSense_A2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define VSense_A2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define VSense_A2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define VSense_A2__PS CYREG_PRT0_PS
#define VSense_A2__SHIFT 3u
#define VSense_A2__SLW CYREG_PRT0_SLW

/* VSense_In */
#define VSense_In__0__INTTYPE CYREG_PICU15_INTTYPE4
#define VSense_In__0__MASK 0x10u
#define VSense_In__0__PC CYREG_IO_PC_PRT15_PC4
#define VSense_In__0__PORT 15u
#define VSense_In__0__SHIFT 4u
#define VSense_In__AG CYREG_PRT15_AG
#define VSense_In__AMUX CYREG_PRT15_AMUX
#define VSense_In__BIE CYREG_PRT15_BIE
#define VSense_In__BIT_MASK CYREG_PRT15_BIT_MASK
#define VSense_In__BYP CYREG_PRT15_BYP
#define VSense_In__CTL CYREG_PRT15_CTL
#define VSense_In__DM0 CYREG_PRT15_DM0
#define VSense_In__DM1 CYREG_PRT15_DM1
#define VSense_In__DM2 CYREG_PRT15_DM2
#define VSense_In__DR CYREG_PRT15_DR
#define VSense_In__INP_DIS CYREG_PRT15_INP_DIS
#define VSense_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define VSense_In__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define VSense_In__LCD_EN CYREG_PRT15_LCD_EN
#define VSense_In__MASK 0x10u
#define VSense_In__PORT 15u
#define VSense_In__PRT CYREG_PRT15_PRT
#define VSense_In__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define VSense_In__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define VSense_In__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define VSense_In__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define VSense_In__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define VSense_In__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define VSense_In__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define VSense_In__PS CYREG_PRT15_PS
#define VSense_In__SHIFT 4u
#define VSense_In__SLW CYREG_PRT15_SLW

/* Display_CS */
#define Display_CS__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Display_CS__0__MASK 0x02u
#define Display_CS__0__PC CYREG_PRT12_PC1
#define Display_CS__0__PORT 12u
#define Display_CS__0__SHIFT 1u
#define Display_CS__AG CYREG_PRT12_AG
#define Display_CS__BIE CYREG_PRT12_BIE
#define Display_CS__BIT_MASK CYREG_PRT12_BIT_MASK
#define Display_CS__BYP CYREG_PRT12_BYP
#define Display_CS__DM0 CYREG_PRT12_DM0
#define Display_CS__DM1 CYREG_PRT12_DM1
#define Display_CS__DM2 CYREG_PRT12_DM2
#define Display_CS__DR CYREG_PRT12_DR
#define Display_CS__INP_DIS CYREG_PRT12_INP_DIS
#define Display_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Display_CS__MASK 0x02u
#define Display_CS__PORT 12u
#define Display_CS__PRT CYREG_PRT12_PRT
#define Display_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Display_CS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Display_CS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Display_CS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Display_CS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Display_CS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Display_CS__PS CYREG_PRT12_PS
#define Display_CS__SHIFT 1u
#define Display_CS__SIO_CFG CYREG_PRT12_SIO_CFG
#define Display_CS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Display_CS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Display_CS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Display_CS__SLW CYREG_PRT12_SLW

/* Display_DC */
#define Display_DC__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Display_DC__0__MASK 0x04u
#define Display_DC__0__PC CYREG_PRT12_PC2
#define Display_DC__0__PORT 12u
#define Display_DC__0__SHIFT 2u
#define Display_DC__AG CYREG_PRT12_AG
#define Display_DC__BIE CYREG_PRT12_BIE
#define Display_DC__BIT_MASK CYREG_PRT12_BIT_MASK
#define Display_DC__BYP CYREG_PRT12_BYP
#define Display_DC__DM0 CYREG_PRT12_DM0
#define Display_DC__DM1 CYREG_PRT12_DM1
#define Display_DC__DM2 CYREG_PRT12_DM2
#define Display_DC__DR CYREG_PRT12_DR
#define Display_DC__INP_DIS CYREG_PRT12_INP_DIS
#define Display_DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Display_DC__MASK 0x04u
#define Display_DC__PORT 12u
#define Display_DC__PRT CYREG_PRT12_PRT
#define Display_DC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Display_DC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Display_DC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Display_DC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Display_DC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Display_DC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Display_DC__PS CYREG_PRT12_PS
#define Display_DC__SHIFT 2u
#define Display_DC__SIO_CFG CYREG_PRT12_SIO_CFG
#define Display_DC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Display_DC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Display_DC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Display_DC__SLW CYREG_PRT12_SLW

/* Readout_SR */
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_B0_UDB06_A0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_B0_UDB06_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_B0_UDB06_D0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_B0_UDB06_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_B0_UDB06_F0
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_B0_UDB06_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_B0_UDB07_A0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_B0_UDB07_A1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_B0_UDB07_D0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_B0_UDB07_D1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_B0_UDB07_F0
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_B0_UDB07_F1
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Readout_SR_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Readout_SR_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Readout_SR_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Readout_SR_bSR_StsReg__3__MASK 0x08u
#define Readout_SR_bSR_StsReg__3__POS 3
#define Readout_SR_bSR_StsReg__4__MASK 0x10u
#define Readout_SR_bSR_StsReg__4__POS 4
#define Readout_SR_bSR_StsReg__5__MASK 0x20u
#define Readout_SR_bSR_StsReg__5__POS 5
#define Readout_SR_bSR_StsReg__6__MASK 0x40u
#define Readout_SR_bSR_StsReg__6__POS 6
#define Readout_SR_bSR_StsReg__MASK 0x78u
#define Readout_SR_bSR_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define Readout_SR_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Readout_SR_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Readout_SR_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Readout_SR_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Readout_SR_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Readout_SR_bSR_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define Readout_SR_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define Readout_SR_bSR_SyncCtl_CtrlReg__0__POS 0
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB07_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define Readout_SR_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Readout_SR_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB07_MSK

/* StepX_IDAC */
#define StepX_IDAC_viDAC8__CR0 CYREG_DAC1_CR0
#define StepX_IDAC_viDAC8__CR1 CYREG_DAC1_CR1
#define StepX_IDAC_viDAC8__D CYREG_DAC1_D
#define StepX_IDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define StepX_IDAC_viDAC8__PM_ACT_MSK 0x02u
#define StepX_IDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define StepX_IDAC_viDAC8__PM_STBY_MSK 0x02u
#define StepX_IDAC_viDAC8__STROBE CYREG_DAC1_STROBE
#define StepX_IDAC_viDAC8__SW0 CYREG_DAC1_SW0
#define StepX_IDAC_viDAC8__SW2 CYREG_DAC1_SW2
#define StepX_IDAC_viDAC8__SW3 CYREG_DAC1_SW3
#define StepX_IDAC_viDAC8__SW4 CYREG_DAC1_SW4
#define StepX_IDAC_viDAC8__TR CYREG_DAC1_TR
#define StepX_IDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define StepX_IDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define StepX_IDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define StepX_IDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define StepX_IDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define StepX_IDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define StepX_IDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define StepX_IDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define StepX_IDAC_viDAC8__TST CYREG_DAC1_TST

/* StepX_IOUT */
#define StepX_IOUT__0__INTTYPE CYREG_PICU3_INTTYPE0
#define StepX_IOUT__0__MASK 0x01u
#define StepX_IOUT__0__PC CYREG_PRT3_PC0
#define StepX_IOUT__0__PORT 3u
#define StepX_IOUT__0__SHIFT 0u
#define StepX_IOUT__AG CYREG_PRT3_AG
#define StepX_IOUT__AMUX CYREG_PRT3_AMUX
#define StepX_IOUT__BIE CYREG_PRT3_BIE
#define StepX_IOUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define StepX_IOUT__BYP CYREG_PRT3_BYP
#define StepX_IOUT__CTL CYREG_PRT3_CTL
#define StepX_IOUT__DM0 CYREG_PRT3_DM0
#define StepX_IOUT__DM1 CYREG_PRT3_DM1
#define StepX_IOUT__DM2 CYREG_PRT3_DM2
#define StepX_IOUT__DR CYREG_PRT3_DR
#define StepX_IOUT__INP_DIS CYREG_PRT3_INP_DIS
#define StepX_IOUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define StepX_IOUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define StepX_IOUT__LCD_EN CYREG_PRT3_LCD_EN
#define StepX_IOUT__MASK 0x01u
#define StepX_IOUT__PORT 3u
#define StepX_IOUT__PRT CYREG_PRT3_PRT
#define StepX_IOUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define StepX_IOUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define StepX_IOUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define StepX_IOUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define StepX_IOUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define StepX_IOUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define StepX_IOUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define StepX_IOUT__PS CYREG_PRT3_PS
#define StepX_IOUT__SHIFT 0u
#define StepX_IOUT__SLW CYREG_PRT3_SLW

/* StepY_IDAC */
#define StepY_IDAC_viDAC8__CR0 CYREG_DAC3_CR0
#define StepY_IDAC_viDAC8__CR1 CYREG_DAC3_CR1
#define StepY_IDAC_viDAC8__D CYREG_DAC3_D
#define StepY_IDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define StepY_IDAC_viDAC8__PM_ACT_MSK 0x08u
#define StepY_IDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define StepY_IDAC_viDAC8__PM_STBY_MSK 0x08u
#define StepY_IDAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define StepY_IDAC_viDAC8__SW0 CYREG_DAC3_SW0
#define StepY_IDAC_viDAC8__SW2 CYREG_DAC3_SW2
#define StepY_IDAC_viDAC8__SW3 CYREG_DAC3_SW3
#define StepY_IDAC_viDAC8__SW4 CYREG_DAC3_SW4
#define StepY_IDAC_viDAC8__TR CYREG_DAC3_TR
#define StepY_IDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define StepY_IDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define StepY_IDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define StepY_IDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define StepY_IDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define StepY_IDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define StepY_IDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define StepY_IDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define StepY_IDAC_viDAC8__TST CYREG_DAC3_TST

/* StepY_IOUT */
#define StepY_IOUT__0__INTTYPE CYREG_PICU3_INTTYPE1
#define StepY_IOUT__0__MASK 0x02u
#define StepY_IOUT__0__PC CYREG_PRT3_PC1
#define StepY_IOUT__0__PORT 3u
#define StepY_IOUT__0__SHIFT 1u
#define StepY_IOUT__AG CYREG_PRT3_AG
#define StepY_IOUT__AMUX CYREG_PRT3_AMUX
#define StepY_IOUT__BIE CYREG_PRT3_BIE
#define StepY_IOUT__BIT_MASK CYREG_PRT3_BIT_MASK
#define StepY_IOUT__BYP CYREG_PRT3_BYP
#define StepY_IOUT__CTL CYREG_PRT3_CTL
#define StepY_IOUT__DM0 CYREG_PRT3_DM0
#define StepY_IOUT__DM1 CYREG_PRT3_DM1
#define StepY_IOUT__DM2 CYREG_PRT3_DM2
#define StepY_IOUT__DR CYREG_PRT3_DR
#define StepY_IOUT__INP_DIS CYREG_PRT3_INP_DIS
#define StepY_IOUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define StepY_IOUT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define StepY_IOUT__LCD_EN CYREG_PRT3_LCD_EN
#define StepY_IOUT__MASK 0x02u
#define StepY_IOUT__PORT 3u
#define StepY_IOUT__PRT CYREG_PRT3_PRT
#define StepY_IOUT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define StepY_IOUT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define StepY_IOUT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define StepY_IOUT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define StepY_IOUT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define StepY_IOUT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define StepY_IOUT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define StepY_IOUT__PS CYREG_PRT3_PS
#define StepY_IOUT__SHIFT 1u
#define StepY_IOUT__SLW CYREG_PRT3_SLW

/* Sweep_Comp */
#define Sweep_Comp_ctComp__CLK CYREG_CMP0_CLK
#define Sweep_Comp_ctComp__CMP_MASK 0x01u
#define Sweep_Comp_ctComp__CMP_NUMBER 0u
#define Sweep_Comp_ctComp__CR CYREG_CMP0_CR
#define Sweep_Comp_ctComp__LUT__CR CYREG_LUT0_CR
#define Sweep_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define Sweep_Comp_ctComp__LUT__MSK_MASK 0x01u
#define Sweep_Comp_ctComp__LUT__MSK_SHIFT 0u
#define Sweep_Comp_ctComp__LUT__MX CYREG_LUT0_MX
#define Sweep_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define Sweep_Comp_ctComp__LUT__SR_MASK 0x01u
#define Sweep_Comp_ctComp__LUT__SR_SHIFT 0u
#define Sweep_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Sweep_Comp_ctComp__PM_ACT_MSK 0x01u
#define Sweep_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Sweep_Comp_ctComp__PM_STBY_MSK 0x01u
#define Sweep_Comp_ctComp__SW0 CYREG_CMP0_SW0
#define Sweep_Comp_ctComp__SW2 CYREG_CMP0_SW2
#define Sweep_Comp_ctComp__SW3 CYREG_CMP0_SW3
#define Sweep_Comp_ctComp__SW4 CYREG_CMP0_SW4
#define Sweep_Comp_ctComp__SW6 CYREG_CMP0_SW6
#define Sweep_Comp_ctComp__TR0 CYREG_CMP0_TR0
#define Sweep_Comp_ctComp__TR1 CYREG_CMP0_TR1
#define Sweep_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define Sweep_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define Sweep_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define Sweep_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define Sweep_Comp_ctComp__WRK CYREG_CMP_WRK
#define Sweep_Comp_ctComp__WRK_MASK 0x01u
#define Sweep_Comp_ctComp__WRK_SHIFT 0u

/* Sweep_IDAC */
#define Sweep_IDAC_viDAC8__CR0 CYREG_DAC0_CR0
#define Sweep_IDAC_viDAC8__CR1 CYREG_DAC0_CR1
#define Sweep_IDAC_viDAC8__D CYREG_DAC0_D
#define Sweep_IDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Sweep_IDAC_viDAC8__PM_ACT_MSK 0x01u
#define Sweep_IDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Sweep_IDAC_viDAC8__PM_STBY_MSK 0x01u
#define Sweep_IDAC_viDAC8__STROBE CYREG_DAC0_STROBE
#define Sweep_IDAC_viDAC8__SW0 CYREG_DAC0_SW0
#define Sweep_IDAC_viDAC8__SW2 CYREG_DAC0_SW2
#define Sweep_IDAC_viDAC8__SW3 CYREG_DAC0_SW3
#define Sweep_IDAC_viDAC8__SW4 CYREG_DAC0_SW4
#define Sweep_IDAC_viDAC8__TR CYREG_DAC0_TR
#define Sweep_IDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define Sweep_IDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define Sweep_IDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define Sweep_IDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define Sweep_IDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define Sweep_IDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define Sweep_IDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define Sweep_IDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define Sweep_IDAC_viDAC8__TST CYREG_DAC0_TST

/* Sweep_Tick */
#define Sweep_Tick_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Sweep_Tick_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Sweep_Tick_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Sweep_Tick_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Sweep_Tick_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Sweep_Tick_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Sweep_Tick_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Sweep_Tick_TimerHW__PER0 CYREG_TMR0_PER0
#define Sweep_Tick_TimerHW__PER1 CYREG_TMR0_PER1
#define Sweep_Tick_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Sweep_Tick_TimerHW__PM_ACT_MSK 0x01u
#define Sweep_Tick_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Sweep_Tick_TimerHW__PM_STBY_MSK 0x01u
#define Sweep_Tick_TimerHW__RT0 CYREG_TMR0_RT0
#define Sweep_Tick_TimerHW__RT1 CYREG_TMR0_RT1
#define Sweep_Tick_TimerHW__SR0 CYREG_TMR0_SR0

/* VSense_ADC */
#define VSense_ADC_Bypass_P32__0__INTTYPE CYREG_PICU3_INTTYPE2
#define VSense_ADC_Bypass_P32__0__MASK 0x04u
#define VSense_ADC_Bypass_P32__0__PC CYREG_PRT3_PC2
#define VSense_ADC_Bypass_P32__0__PORT 3u
#define VSense_ADC_Bypass_P32__0__SHIFT 2u
#define VSense_ADC_Bypass_P32__AG CYREG_PRT3_AG
#define VSense_ADC_Bypass_P32__AMUX CYREG_PRT3_AMUX
#define VSense_ADC_Bypass_P32__BIE CYREG_PRT3_BIE
#define VSense_ADC_Bypass_P32__BIT_MASK CYREG_PRT3_BIT_MASK
#define VSense_ADC_Bypass_P32__BYP CYREG_PRT3_BYP
#define VSense_ADC_Bypass_P32__CTL CYREG_PRT3_CTL
#define VSense_ADC_Bypass_P32__DM0 CYREG_PRT3_DM0
#define VSense_ADC_Bypass_P32__DM1 CYREG_PRT3_DM1
#define VSense_ADC_Bypass_P32__DM2 CYREG_PRT3_DM2
#define VSense_ADC_Bypass_P32__DR CYREG_PRT3_DR
#define VSense_ADC_Bypass_P32__INP_DIS CYREG_PRT3_INP_DIS
#define VSense_ADC_Bypass_P32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VSense_ADC_Bypass_P32__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VSense_ADC_Bypass_P32__LCD_EN CYREG_PRT3_LCD_EN
#define VSense_ADC_Bypass_P32__MASK 0x04u
#define VSense_ADC_Bypass_P32__PORT 3u
#define VSense_ADC_Bypass_P32__PRT CYREG_PRT3_PRT
#define VSense_ADC_Bypass_P32__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VSense_ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VSense_ADC_Bypass_P32__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VSense_ADC_Bypass_P32__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VSense_ADC_Bypass_P32__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VSense_ADC_Bypass_P32__PS CYREG_PRT3_PS
#define VSense_ADC_Bypass_P32__SHIFT 2u
#define VSense_ADC_Bypass_P32__SLW CYREG_PRT3_SLW
#define VSense_ADC_DEC__COHER CYREG_DEC_COHER
#define VSense_ADC_DEC__CR CYREG_DEC_CR
#define VSense_ADC_DEC__DR1 CYREG_DEC_DR1
#define VSense_ADC_DEC__DR2 CYREG_DEC_DR2
#define VSense_ADC_DEC__DR2H CYREG_DEC_DR2H
#define VSense_ADC_DEC__GCOR CYREG_DEC_GCOR
#define VSense_ADC_DEC__GCORH CYREG_DEC_GCORH
#define VSense_ADC_DEC__GVAL CYREG_DEC_GVAL
#define VSense_ADC_DEC__OCOR CYREG_DEC_OCOR
#define VSense_ADC_DEC__OCORH CYREG_DEC_OCORH
#define VSense_ADC_DEC__OCORM CYREG_DEC_OCORM
#define VSense_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define VSense_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define VSense_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define VSense_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define VSense_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define VSense_ADC_DEC__PM_ACT_MSK 0x01u
#define VSense_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define VSense_ADC_DEC__PM_STBY_MSK 0x01u
#define VSense_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define VSense_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define VSense_ADC_DEC__SR CYREG_DEC_SR
#define VSense_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define VSense_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define VSense_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define VSense_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define VSense_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define VSense_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define VSense_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define VSense_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define VSense_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define VSense_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define VSense_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define VSense_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define VSense_ADC_DSM__CLK CYREG_DSM0_CLK
#define VSense_ADC_DSM__CR0 CYREG_DSM0_CR0
#define VSense_ADC_DSM__CR1 CYREG_DSM0_CR1
#define VSense_ADC_DSM__CR10 CYREG_DSM0_CR10
#define VSense_ADC_DSM__CR11 CYREG_DSM0_CR11
#define VSense_ADC_DSM__CR12 CYREG_DSM0_CR12
#define VSense_ADC_DSM__CR13 CYREG_DSM0_CR13
#define VSense_ADC_DSM__CR14 CYREG_DSM0_CR14
#define VSense_ADC_DSM__CR15 CYREG_DSM0_CR15
#define VSense_ADC_DSM__CR16 CYREG_DSM0_CR16
#define VSense_ADC_DSM__CR17 CYREG_DSM0_CR17
#define VSense_ADC_DSM__CR2 CYREG_DSM0_CR2
#define VSense_ADC_DSM__CR3 CYREG_DSM0_CR3
#define VSense_ADC_DSM__CR4 CYREG_DSM0_CR4
#define VSense_ADC_DSM__CR5 CYREG_DSM0_CR5
#define VSense_ADC_DSM__CR6 CYREG_DSM0_CR6
#define VSense_ADC_DSM__CR7 CYREG_DSM0_CR7
#define VSense_ADC_DSM__CR8 CYREG_DSM0_CR8
#define VSense_ADC_DSM__CR9 CYREG_DSM0_CR9
#define VSense_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define VSense_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define VSense_ADC_DSM__MISC CYREG_DSM0_MISC
#define VSense_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define VSense_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define VSense_ADC_DSM__REF0 CYREG_DSM0_REF0
#define VSense_ADC_DSM__REF1 CYREG_DSM0_REF1
#define VSense_ADC_DSM__REF2 CYREG_DSM0_REF2
#define VSense_ADC_DSM__REF3 CYREG_DSM0_REF3
#define VSense_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define VSense_ADC_DSM__SW0 CYREG_DSM0_SW0
#define VSense_ADC_DSM__SW2 CYREG_DSM0_SW2
#define VSense_ADC_DSM__SW3 CYREG_DSM0_SW3
#define VSense_ADC_DSM__SW4 CYREG_DSM0_SW4
#define VSense_ADC_DSM__SW6 CYREG_DSM0_SW6
#define VSense_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define VSense_ADC_DSM__TST0 CYREG_DSM0_TST0
#define VSense_ADC_DSM__TST1 CYREG_DSM0_TST1
#define VSense_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define VSense_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define VSense_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define VSense_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define VSense_ADC_Ext_CP_Clk__INDEX 0x00u
#define VSense_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VSense_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define VSense_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VSense_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define VSense_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VSense_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VSense_ADC_IRQ__INTC_MASK 0x08u
#define VSense_ADC_IRQ__INTC_NUMBER 3u
#define VSense_ADC_IRQ__INTC_PRIOR_NUM 7u
#define VSense_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define VSense_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VSense_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define VSense_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define VSense_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define VSense_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define VSense_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define VSense_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define VSense_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define VSense_ADC_theACLK__INDEX 0x00u
#define VSense_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define VSense_ADC_theACLK__PM_ACT_MSK 0x01u
#define VSense_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define VSense_ADC_theACLK__PM_STBY_MSK 0x01u

/* VSense_EOC */
#define VSense_EOC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define VSense_EOC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define VSense_EOC__INTC_MASK 0x20000000u
#define VSense_EOC__INTC_NUMBER 29u
#define VSense_EOC__INTC_PRIOR_NUM 7u
#define VSense_EOC__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define VSense_EOC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define VSense_EOC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Display_CLK */
#define Display_CLK__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Display_CLK__0__MASK 0x01u
#define Display_CLK__0__PC CYREG_PRT12_PC0
#define Display_CLK__0__PORT 12u
#define Display_CLK__0__SHIFT 0u
#define Display_CLK__AG CYREG_PRT12_AG
#define Display_CLK__BIE CYREG_PRT12_BIE
#define Display_CLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define Display_CLK__BYP CYREG_PRT12_BYP
#define Display_CLK__DM0 CYREG_PRT12_DM0
#define Display_CLK__DM1 CYREG_PRT12_DM1
#define Display_CLK__DM2 CYREG_PRT12_DM2
#define Display_CLK__DR CYREG_PRT12_DR
#define Display_CLK__INP_DIS CYREG_PRT12_INP_DIS
#define Display_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Display_CLK__MASK 0x01u
#define Display_CLK__PORT 12u
#define Display_CLK__PRT CYREG_PRT12_PRT
#define Display_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Display_CLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Display_CLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Display_CLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Display_CLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Display_CLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Display_CLK__PS CYREG_PRT12_PS
#define Display_CLK__SHIFT 0u
#define Display_CLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define Display_CLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Display_CLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Display_CLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Display_CLK__SLW CYREG_PRT12_SLW

/* Display_DIN */
#define Display_DIN__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Display_DIN__0__MASK 0x08u
#define Display_DIN__0__PC CYREG_PRT12_PC3
#define Display_DIN__0__PORT 12u
#define Display_DIN__0__SHIFT 3u
#define Display_DIN__AG CYREG_PRT12_AG
#define Display_DIN__BIE CYREG_PRT12_BIE
#define Display_DIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define Display_DIN__BYP CYREG_PRT12_BYP
#define Display_DIN__DM0 CYREG_PRT12_DM0
#define Display_DIN__DM1 CYREG_PRT12_DM1
#define Display_DIN__DM2 CYREG_PRT12_DM2
#define Display_DIN__DR CYREG_PRT12_DR
#define Display_DIN__INP_DIS CYREG_PRT12_INP_DIS
#define Display_DIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Display_DIN__MASK 0x08u
#define Display_DIN__PORT 12u
#define Display_DIN__PRT CYREG_PRT12_PRT
#define Display_DIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Display_DIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Display_DIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Display_DIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Display_DIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Display_DIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Display_DIN__PS CYREG_PRT12_PS
#define Display_DIN__SHIFT 3u
#define Display_DIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define Display_DIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Display_DIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Display_DIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Display_DIN__SLW CYREG_PRT12_SLW

/* Display_RST */
#define Display_RST__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Display_RST__0__MASK 0x10u
#define Display_RST__0__PC CYREG_PRT12_PC4
#define Display_RST__0__PORT 12u
#define Display_RST__0__SHIFT 4u
#define Display_RST__AG CYREG_PRT12_AG
#define Display_RST__BIE CYREG_PRT12_BIE
#define Display_RST__BIT_MASK CYREG_PRT12_BIT_MASK
#define Display_RST__BYP CYREG_PRT12_BYP
#define Display_RST__DM0 CYREG_PRT12_DM0
#define Display_RST__DM1 CYREG_PRT12_DM1
#define Display_RST__DM2 CYREG_PRT12_DM2
#define Display_RST__DR CYREG_PRT12_DR
#define Display_RST__INP_DIS CYREG_PRT12_INP_DIS
#define Display_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Display_RST__MASK 0x10u
#define Display_RST__PORT 12u
#define Display_RST__PRT CYREG_PRT12_PRT
#define Display_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Display_RST__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Display_RST__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Display_RST__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Display_RST__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Display_RST__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Display_RST__PS CYREG_PRT12_PS
#define Display_RST__SHIFT 4u
#define Display_RST__SIO_CFG CYREG_PRT12_SIO_CFG
#define Display_RST__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Display_RST__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Display_RST__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Display_RST__SLW CYREG_PRT12_SLW

/* Display_SPI */
#define Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Display_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Display_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Display_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Display_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Display_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Display_SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define Display_SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Display_SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define Display_SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Display_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Display_SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define Display_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Display_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define Display_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define Display_SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Display_SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define Display_SPI_BSPIM_RxStsReg__4__POS 4
#define Display_SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define Display_SPI_BSPIM_RxStsReg__5__POS 5
#define Display_SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define Display_SPI_BSPIM_RxStsReg__6__POS 6
#define Display_SPI_BSPIM_RxStsReg__MASK 0x70u
#define Display_SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define Display_SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Display_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Display_SPI_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Display_SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Display_SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Display_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Display_SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB07_A0
#define Display_SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB07_A1
#define Display_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Display_SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB07_D0
#define Display_SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB07_D1
#define Display_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Display_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Display_SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB07_F0
#define Display_SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB07_F1
#define Display_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Display_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Display_SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define Display_SPI_BSPIM_TxStsReg__0__POS 0
#define Display_SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define Display_SPI_BSPIM_TxStsReg__1__POS 1
#define Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Display_SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define Display_SPI_BSPIM_TxStsReg__2__POS 2
#define Display_SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define Display_SPI_BSPIM_TxStsReg__3__POS 3
#define Display_SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define Display_SPI_BSPIM_TxStsReg__4__POS 4
#define Display_SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define Display_SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define Display_SPI_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Display_SPI_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Display_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Display_SPI_BSPIM_TxStsReg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define Display_SPI_BSPIM_TxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define Display_SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define Display_SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Display_SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Display_SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Display_SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Display_SPI_IntClock__INDEX 0x02u
#define Display_SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Display_SPI_IntClock__PM_ACT_MSK 0x04u
#define Display_SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Display_SPI_IntClock__PM_STBY_MSK 0x04u
#define Display_SPI_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Display_SPI_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Display_SPI_TxInternalInterrupt__INTC_MASK 0x04u
#define Display_SPI_TxInternalInterrupt__INTC_NUMBER 2u
#define Display_SPI_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define Display_SPI_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Display_SPI_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Display_SPI_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* Display_Control */
#define Display_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Display_Control_Sync_ctrl_reg__0__POS 0
#define Display_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Display_Control_Sync_ctrl_reg__1__POS 1
#define Display_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Display_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Display_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Display_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Display_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Display_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Display_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Display_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Display_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Display_Control_Sync_ctrl_reg__2__MASK 0x04u
#define Display_Control_Sync_ctrl_reg__2__POS 2
#define Display_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Display_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Display_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Display_Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Display_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Display_Control_Sync_ctrl_reg__MASK 0x07u
#define Display_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Display_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Display_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Readout_Control */
#define Readout_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Readout_Control_Sync_ctrl_reg__0__POS 0
#define Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Readout_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Readout_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Readout_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Readout_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Readout_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Readout_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Readout_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Readout_Control_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Readout_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Readout_Control_Sync_ctrl_reg__MASK 0x01u
#define Readout_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Readout_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Readout_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Readout_Counter */
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB05_A0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB05_A1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB05_D0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB05_D1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB05_F0
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB05_F1
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Readout_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Prototype_01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
