dummy_page	,	V_45
nbio_v7_0_get_rev_id	,	F_1
mmBIOS_SCRATCH_0	,	V_9
def	,	V_34
RCC_DOORBELL_APER_EN	,	V_25
GPU_HDP_FLUSH_DONE__CP5_MASK	,	V_67
tmp	,	V_3
enable	,	V_11
mmINTERRUPT_CNTL2	,	V_44
val	,	V_10
BIF_SDMA0_DOORBELL_RANGE	,	V_22
nbio_v7_0_sdma_doorbell_range	,	F_11
SIZE	,	V_24
GPU_HDP_FLUSH_DONE__CP4_MASK	,	V_65
nbio_7_0_read_syshub_ind_mmr	,	F_18
GPU_HDP_FLUSH_DONE__CP7_MASK	,	V_71
RREG32_PCIE	,	F_21
doorbell_range	,	V_20
nbio_sdma_doorbell_range_reg	,	V_21
mmRCC_DEV0_EPF0_STRAP0	,	V_5
ih_doorbell_range	,	V_27
adev	,	V_2
NBIF_MGCG_CTRL_LCLK__NBIF_MGCG_EN_LCLK_MASK	,	V_38
BIF_IH_DOORBELL_RANGE	,	V_29
ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK	,	V_41
mmINTERRUPT_CNTL	,	V_47
nbio_v7_0_get_memsize	,	F_10
nbio_v7_0_ih_doorbell_range	,	F_17
cg_flags	,	V_36
RREG32	,	F_12
GPU_HDP_FLUSH_DONE__CP8_MASK	,	V_73
interrupt_cntl	,	V_43
RREG32_SOC15	,	F_2
OFFSET	,	V_23
BIF_DOORBELL_APER_EN	,	V_26
GPU_HDP_FLUSH_DONE__SDMA1_MASK	,	V_79
doorbell_index	,	V_19
mmPCIE_DATA2	,	V_84
WREG32_PCIE	,	F_22
nbio_v7_0_pcie_index_data	,	V_80
nbio_v7_0_enable_doorbell_aperture	,	F_15
uint32_t	,	T_2
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_15
INTERRUPT_CNTL	,	V_48
nbio_v7_0_ih_control	,	F_23
nbio_v7_0_init	,	F_24
ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK	,	V_39
hdp_flush_req_offset	,	V_52
instance	,	V_17
data	,	V_31
mmBIF_FB_EN	,	V_12
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_57
nbio_7_0_write_syshub_ind_mmr	,	F_19
mmGPU_HDP_FLUSH_DONE	,	V_55
nbio_v7_0_set_atombios_scratch_regs	,	F_5
u32	,	T_1
GPU_HDP_FLUSH_DONE__CP1_MASK	,	V_59
use_doorbell	,	V_18
mmSYSHUB_INDEX	,	V_32
REG_SET_FIELD	,	F_13
nbio_v7_0_mc_access_enable	,	F_7
offset	,	V_30
WREG32_SOC15	,	F_8
IH_REQ_NONSNOOP_EN	,	V_50
index_offset	,	V_81
nbio_v7_0_update_medium_grain_clock_gating	,	F_20
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_61
mmPCIE_INDEX2	,	V_82
WREG32_FIELD15	,	F_16
ref_and_mask_cp3	,	V_62
ref_and_mask_cp2	,	V_60
ref_and_mask_cp1	,	V_58
ref_and_mask_cp0	,	V_56
smnNBIF_MGCG_CTRL_LCLK	,	V_35
IH_DUMMY_RD_OVERRIDE	,	V_49
mmRCC_CONFIG_MEMSIZE	,	V_16
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_14
ref_and_mask_cp9	,	V_74
ref_and_mask_cp8	,	V_72
idx	,	V_8
ref_and_mask_cp7	,	V_70
ref_and_mask_cp6	,	V_68
nbio_v7_0_get_atombios_scratch_regs	,	F_3
ref_and_mask_cp5	,	V_66
ref_and_mask_cp4	,	V_64
GPU_HDP_FLUSH_DONE__CP3_MASK	,	V_63
nbio_v7_0_hdp_flush_reg	,	V_51
WREG32	,	F_14
BIF_FB_EN__FB_READ_EN_MASK	,	V_13
RREG32_SOC15_OFFSET	,	F_4
nbio_v7_0_hdp_flush	,	F_9
hdp_flush_done_offset	,	V_54
mmBIF_IH_DOORBELL_RANGE	,	V_28
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK	,	V_6
RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT	,	V_7
WREG32_SOC15_OFFSET	,	F_6
SYSHUB_MMREG_DIRECT_SYSHUB_MGCG_CTRL_SOCCLK__SYSHUB_MGCG_EN_SOCCLK_MASK	,	V_40
AMD_CG_SUPPORT_BIF_MGCG	,	V_37
addr	,	V_46
SOC15_REG_OFFSET	,	F_25
amdgpu_device	,	V_1
mmGPU_HDP_FLUSH_REQ	,	V_53
mmSYSHUB_DATA	,	V_33
data_offset	,	V_83
GPU_HDP_FLUSH_DONE__SDMA0_MASK	,	V_77
ref_and_mask_sdma0	,	V_76
SYSHUB_MMREG_DIRECT_SYSHUB_MGCG_CTRL_SHUBCLK__SYSHUB_MGCG_EN_SHUBCLK_MASK	,	V_42
ref_and_mask_sdma1	,	V_78
GPU_HDP_FLUSH_DONE__CP9_MASK	,	V_75
NBIO	,	V_4
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_69
