// Seed: 2856835516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_11(
      .id_0(id_8),
      .id_1(id_10),
      .find(id_10),
      .id_2(1),
      .id_3(id_9),
      .id_4(1),
      .id_5(1),
      .id_6(1 == id_5)
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_11,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    output wand id_6,
    input wand id_7,
    input logic id_8,
    output wor id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12
  );
  always @(posedge id_2 or posedge {1, 1}) id_0 <= id_8;
endmodule
