<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: RD-LAPTOP

# Fri Jul 22 15:51:29 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v" (library work)
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":207:16:207:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":209:16:209:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":213:16:213:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":215:16:215:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":219:16:219:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":221:16:221:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":225:16:225:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":227:16:227:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":231:16:231:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":233:16:233:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":237:16:237:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":239:16:239:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":243:16:243:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":245:16:245:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":249:16:249:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":251:16:251:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":255:16:255:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":257:16:257:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":261:16:261:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":263:16:263:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":267:16:267:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":269:16:269:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":274:16:274:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":276:16:276:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":281:16:281:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":283:16:283:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":288:16:288:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":290:16:290:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":295:16:295:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":297:16:297:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":302:16:302:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":304:16:304:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":309:16:309:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":311:16:311:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":316:16:316:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":318:16:318:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":323:16:323:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":325:16:325:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":330:16:330:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":332:16:332:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":337:16:337:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":339:16:339:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":344:16:344:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":346:16:346:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":351:16:351:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":353:16:353:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":358:16:358:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":360:16:360:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":365:16:365:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":367:16:367:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":372:16:372:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":374:16:374:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":379:16:379:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":381:16:381:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":386:16:386:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":388:16:388:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":393:16:393:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":395:16:395:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":400:16:400:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":402:16:402:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":407:16:407:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":409:16:409:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":414:16:414:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":416:16:416:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":421:16:421:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":423:16:423:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":428:16:428:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":430:16:430:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":435:16:435:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":437:16:437:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":442:16:442:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":444:16:444:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":449:16:449:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":451:16:451:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":456:16:456:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":458:16:458:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":463:16:463:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":465:16:465:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":470:16:470:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":472:16:472:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":477:16:477:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":479:16:479:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":484:16:484:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":486:16:486:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":491:16:491:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":493:16:493:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":498:16:498:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":500:16:500:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":505:16:505:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":507:16:507:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":512:16:512:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":514:16:514:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":519:16:519:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":521:16:521:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":527:16:527:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":529:16:529:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":535:16:535:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":537:16:537:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":543:16:543:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":545:16:545:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":551:16:551:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":553:16:553:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":559:16:559:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":561:16:561:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":567:16:567:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":569:16:569:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":575:16:575:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":577:16:577:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":583:16:583:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":585:16:585:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":591:16:591:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":593:16:593:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":599:16:599:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":601:16:601:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":607:16:607:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":609:16:609:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":615:16:615:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":617:16:617:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":623:16:623:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":625:16:625:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":631:16:631:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":633:16:633:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":639:16:639:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":641:16:641:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":647:16:647:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":649:16:649:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":655:16:655:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":657:16:657:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":663:16:663:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":665:16:665:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":671:16:671:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":673:16:673:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":679:16:679:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":681:16:681:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":687:16:687:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":689:16:689:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":695:16:695:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":697:16:697:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":703:16:703:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":705:16:705:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":711:16:711:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":713:16:713:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":719:16:719:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":721:16:721:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":727:16:727:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":729:16:729:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":735:16:735:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":737:16:737:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":743:16:743:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":745:16:745:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":751:16:751:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":753:16:753:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":759:16:759:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":761:16:761:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":767:16:767:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":769:16:769:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":775:16:775:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":777:16:777:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":783:16:783:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":785:16:785:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":791:16:791:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":793:16:793:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":799:16:799:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":801:16:801:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":807:16:807:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":809:16:809:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":815:16:815:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":817:16:817:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":823:16:823:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":825:16:825:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":831:16:831:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":833:16:833:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":839:16:839:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":841:16:841:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":847:16:847:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":849:16:849:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":855:16:855:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":857:16:857:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":863:16:863:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":865:16:865:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":871:16:871:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":873:16:873:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":879:16:879:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":881:16:881:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":887:16:887:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":889:16:889:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":895:16:895:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":897:16:897:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":903:16:903:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":905:16:905:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":911:16:911:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":913:16:913:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":919:16:919:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":921:16:921:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":927:16:927:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":929:16:929:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":935:16:935:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":937:16:937:27|Read directive translate_on.
@N: CG334 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":943:16:943:28|Read directive translate_off.
@N: CG333 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":945:16:945:27|Read directive translate_on.

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synlog\Modulator_impl1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synlog\Modulator_impl1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Registers.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\Arbiter.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\QAM.v" (library work)
@I::"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v" (library work)
Verilog syntax check successful!
File C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v changed - recompiling
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":8:8:8:17|Synthesizing module Structures in library work.
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Registers.v":15:0:15:5|Synthesizing module work_C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v_unit in library work.
Selecting top level module Modulator
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v":26:7:26:10|Synthesizing module UART in library work.
Running optimization stage 1 on UART .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v":10:7:10:18|Synthesizing module UART_Packets in library work.
Running optimization stage 1 on UART_Packets .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":8:7:8:16|Synthesizing module Controller in library work.
Running optimization stage 1 on Controller .......
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[0] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[1] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[2] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[3] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[4] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[5] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[6] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Register bit opTxStream.Length[7] is always 0.
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Registers.v":18:7:18:15|Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\Arbiter.v":7:7:7:13|Synthesizing module Arbiter in library work.
Running optimization stage 1 on Arbiter .......
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\Arbiter.v":39:0:39:5|Register bit TxStreamBuffer.SoP is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\Arbiter.v":39:0:39:5|Register bit TxStreamBuffer.Valid is always 1.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":147:7:147:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":797:7:797:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1324:7:1324:10|Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1214:7:1214:13|Synthesizing module ROM16X1 in library work.
Running optimization stage 1 on ROM16X1 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1574:7:1574:12|Synthesizing module DP16KB in library work.
Running optimization stage 1 on DP16KB .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":391:7:391:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":442:7:442:13|Synthesizing module FD1S3BX in library work.
Running optimization stage 1 on FD1S3BX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":452:7:452:13|Synthesizing module FD1S3DX in library work.
Running optimization stage 1 on FD1S3DX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":336:7:336:12|Synthesizing module FADD2B in library work.
Running optimization stage 1 on FADD2B .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":106:7:106:9|Synthesizing module CB2 in library work.
Running optimization stage 1 on CB2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":138:7:138:11|Synthesizing module ALEB2 in library work.
Running optimization stage 1 on ALEB2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":128:7:128:11|Synthesizing module AGEB2 in library work.
Running optimization stage 1 on AGEB2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":223:7:223:9|Synthesizing module CU2 in library work.
Running optimization stage 1 on CU2 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1269:7:1269:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1274:7:1274:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v":8:7:8:10|Synthesizing module FIFO in library work.
Running optimization stage 1 on FIFO .......
@W: CL168 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v":771:8:771:14|Removing instance r_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v":745:8:745:14|Removing instance w_ctr_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v":643:12:643:15|Removing instance FF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\FIFO.v":564:12:564:16|Removing instance FF_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":8:7:8:14|Synthesizing module Streamer in library work.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":82:4:82:9|Object rUpper is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Streamer .......
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[0] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[1] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[2] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[3] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[4] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[5] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[6] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Destination[7] is always 1.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1225:7:1225:14|Synthesizing module ROM256X1 in library work.
Running optimization stage 1 on ROM256X1 .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":885:7:885:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\IP\SineTable.v":8:7:8:15|Synthesizing module SineTable in library work.
Running optimization stage 1 on SineTable .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v":8:7:8:9|Synthesizing module NCO in library work.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v":18:10:18:14|Object Reset is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on NCO .......
@W: CL169 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\NCO.v":22:0:22:5|Pruning unused register nReset. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\QAM.v":8:7:8:9|Synthesizing module QAM in library work.
Running optimization stage 1 on QAM .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\DSP\PWM.v":6:7:6:9|Synthesizing module PWM in library work.
Running optimization stage 1 on PWM .......
@N: CG364 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v":8:7:8:15|Synthesizing module Modulator in library work.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":26:13:26:18|Object RxStream1.Source is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":27:13:27:23|Object RxStream1.Destination is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":28:13:28:18|Object RxStream1.Length is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":30:13:30:15|Object RxStream1.SoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":31:13:31:15|Object RxStream1.EoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":32:13:32:16|Object RxStream1.Data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":33:13:33:17|Object RxStream1.Valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":26:13:26:18|Object RxStream2.Source is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":27:13:27:23|Object RxStream2.Destination is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":28:13:28:18|Object RxStream2.Length is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":30:13:30:15|Object RxStream2.SoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":31:13:31:15|Object RxStream2.EoP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":32:13:32:16|Object RxStream2.Data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Structures.v":33:13:33:17|Object RxStream2.Valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.v":53:5:53:9|Removing wire Valid, as there is no assignment to it.
Running optimization stage 1 on Modulator .......
Running optimization stage 2 on Modulator .......
Running optimization stage 2 on PWM .......
Running optimization stage 2 on QAM .......
Running optimization stage 2 on NCO .......
Running optimization stage 2 on SineTable .......
Running optimization stage 2 on MUX41 .......
Running optimization stage 2 on ROM256X1 .......
Running optimization stage 2 on Streamer .......
@W: CL279 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning register bits 7 to 5 of opTxStream.Source[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning register bits 3 to 1 of opTxStream.Source[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning register bits 7 to 2 of opTxStream.Length[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning register bits 7 to 1 of opTxStream.Data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Source[0] is always 0.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Source[4] is always 1.
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Register bit opTxStream.Length[1] is always 0.
@W: CL260 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning register bit 1 of opTxStream.Length[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning unused register opTxStream.EoP. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning unused register opTxStream.SoP. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Pruning unused register opTxStream.Data[0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":203:0:203:5|Trying to extract state machine for register tState.
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":164:0:164:5|Trying to extract state machine for register rState.
Extracted state machine for register rState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":89:0:89:5|Trying to extract state machine for register modeState.
Extracted state machine for register modeState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL246 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":12:29:12:38|Input port bits 34 to 27 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Streamer.v":12:29:12:38|Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on FIFO .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on CU2 .......
Running optimization stage 2 on AGEB2 .......
Running optimization stage 2 on ALEB2 .......
Running optimization stage 2 on CB2 .......
Running optimization stage 2 on FADD2B .......
Running optimization stage 2 on FD1S3DX .......
Running optimization stage 2 on FD1S3BX .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on DP16KB .......
Running optimization stage 2 on ROM16X1 .......
Running optimization stage 2 on XOR2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on Arbiter .......
Running optimization stage 2 on Registers .......
Running optimization stage 2 on Controller .......
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Trying to extract state machine for register tState.
Extracted state machine for register tState
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":40:0:40:5|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@W: CL246 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":19:22:19:31|Input port bits 18 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Data\Controller.v":19:22:19:31|Input port bit 9 of ipRxStream[34:0] is unused

Running optimization stage 2 on UART_Packets .......
@N: CL189 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v":75:0:75:5|Register bit txBuffer.Valid is always 1.
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v":75:0:75:5|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART_Packets.v":158:0:158:5|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
Running optimization stage 2 on UART .......
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v":114:0:114:5|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N: CL201 :"C:\Users\reeve\git\EEE5118Z_Project\Modulator\Comms\UART.v":66:0:66:5|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:08s; Memory used current: 103MB peak: 108MB)

Process took 0h:00m:10s realtime, 0h:00m:08s cputime

Process completed successfully.
# Fri Jul 22 15:51:40 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 22 15:51:40 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synwork\Modulator_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime

Process completed successfully.
# Fri Jul 22 15:51:40 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synwork\Modulator_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jul 22 15:51:42 2022

###########################################################]
# Fri Jul 22 15:51:42 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.fdc
@W: derive_clock_uncertainty  not supported.
@W:"c:/users/reeve/git/eee5118z_project/modulator/modulator.fdc":6:0:6:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5118z_project/modulator/modulator.fdc":7:0:7:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5118z_project/modulator/modulator.fdc":8:0:8:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@W:"c:/users/reeve/git/eee5118z_project/modulator/modulator.fdc":9:0:9:0|Duplicate parameter "-syn_tdm" and "-disable" for param "-". Check if any short form of the parameter is specified. This could cause incorrect CC result. Constraint will be disabled.
@L: C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\Modulator_impl1_scck.rpt 
@W: MF499 |Found issues with constraints. Check report file C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\Modulator_impl1_scck.rpt.
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: FX493 |Applying initial value "00000000" on instance txData[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000000" on instance rxData[7:0].
@A: FX681 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart.v":66:0:66:5|Initial value on register txClkCount[9:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0000000000" on instance txClkCount[9:0].
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":346:11:346:23|Instance pdp_ram_0_3_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":346:11:346:23|Instance pdp_ram_0_3_0 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":296:11:296:23|Instance pdp_ram_0_2_1 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":296:11:296:23|Instance pdp_ram_0_2_1 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":246:11:246:23|Instance pdp_ram_0_1_2 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":246:11:246:23|Instance pdp_ram_0_1_2 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":196:11:196:23|Instance pdp_ram_0_0_3 parameter type does not match module declaration.
@W: FX367 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":196:11:196:23|Instance pdp_ram_0_0_3 parameter type does not match module declaration.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":89:0:89:5|Removing sequential instance Streamer1.opStreamValid because it is equivalent to instance Streamer1.RE. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulatedValid (in view: work.QAM(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":89:0:89:5|Removing sequential instance opQAMBlockValid (in view: work.Streamer(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine rxState[1:0] (in view: work.UART(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart.v":114:0:114:5|There are no possible illegal states for state machine rxState[1:0] (in view: work.UART(verilog)); safe FSM implementation is not required.
Encoding state machine txState[1:0] (in view: work.UART(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart.v":66:0:66:5|There are no possible illegal states for state machine txState[1:0] (in view: work.UART(verilog)); safe FSM implementation is not required.
Encoding state machine rxState[4:0] (in view: work.UART_Packets(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00001
   00000000000000000000000000000001 -> 00010
   00000000000000000000000000000010 -> 00100
   00000000000000000000000000000011 -> 01000
   00000000000000000000000000000100 -> 10000
@N: FX493 |Applying initial value "1" on instance rxState[0].
@N: FX493 |Applying initial value "0" on instance rxState[1].
@N: FX493 |Applying initial value "0" on instance rxState[2].
@N: FX493 |Applying initial value "0" on instance rxState[3].
@N: FX493 |Applying initial value "0" on instance rxState[4].
Encoding state machine txState[5:0] (in view: work.UART_Packets(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N: FX493 |Applying initial value "1" on instance txState[0].
@N: FX493 |Applying initial value "0" on instance txState[1].
@N: FX493 |Applying initial value "0" on instance txState[2].
@N: FX493 |Applying initial value "0" on instance txState[3].
@N: FX493 |Applying initial value "0" on instance txState[4].
@N: FX493 |Applying initial value "0" on instance txState[5].
Encoding state machine tState[3:0] (in view: work.Controller(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
   00000000000000000000000000000011 -> 11
@N: MO225 :"c:\users\reeve\git\eee5118z_project\modulator\data\controller.v":40:0:40:5|There are no possible illegal states for state machine tState[3:0] (in view: work.Controller(verilog)); safe FSM implementation is not required.
Encoding state machine State[2:0] (in view: work.Controller(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00
   00000000000000000000000000000001 -> 01
   00000000000000000000000000000010 -> 10
Encoding state machine modeState[1:0] (in view: work.Streamer(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":89:0:89:5|There are no possible illegal states for state machine modeState[1:0] (in view: work.Streamer(verilog)); safe FSM implementation is not required.
Encoding state machine rState[1:0] (in view: work.Streamer(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":164:0:164:5|There are no possible illegal states for state machine rState[1:0] (in view: work.Streamer(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist Modulator 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 178MB)



Clock Summary
******************

          Start      Requested     Requested     Clock        Clock                Clock
Level     Clock      Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
0 -       ipClk      50.0 MHz      20.000        declared     default_clkgroup     757  
                                                                                        
0 -       System     200.0 MHz     5.000         system       system_clkgroup      0    
========================================================================================



Clock Load Summary
***********************

           Clock     Source          Clock Pin                           Non-clock Pin     Non-clock Pin
Clock      Load      Pin             Seq Example                         Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------
ipClk      757       ipClk(port)     RdRegisters\.ClockTicks[31:0].C     -                 -            
                                                                                                        
System     0         -               -                                   -                 -            
========================================================================================================

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 757 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk               port                   757        RdRegisters\.ClockTicks[31:0]
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\Modulator_impl1_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 96MB peak: 179MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Fri Jul 22 15:51:45 2022

###########################################################]
# Fri Jul 22 15:51:45 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: RD-LAPTOP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":17:0:17:5|Removing sequential instance PWMQ.nReset because it is equivalent to instance PWMModulated.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":17:0:17:5|Removing sequential instance PWMModulated.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":17:0:17:5|Removing sequential instance PWMStream.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":25:4:25:5|ROM un1_ipQAMBlock_1[0] (in view: work.QAM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":25:4:25:5|Found ROM un1_ipQAMBlock_1[0] (in view: work.QAM(verilog)) with 16 words by 1 bit.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":20:0:20:5|Removing sequential instance PWMQ.Count[7:0] because it is equivalent to instance PWMI.Count[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":27:17:27:26|Removing user instance PWMModulated.Count_1[7:0] because it is equivalent to instance PWMI.Count_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":27:17:27:26|Removing user instance PWMI.Count_1[7:0] because it is equivalent to instance PWMStream.Count_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":20:0:20:5|Removing sequential instance PWMModulated.Count[7:0] because it is equivalent to instance PWMStream.Count[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\pwm.v":20:0:20:5|Removing sequential instance PWMStream.Count[7:0] because it is equivalent to instance PWMI.Count[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

@N: MF179 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":195:13:195:47|Found 8 by 8 bit equality operator ('==') un1_opRxStream\.Length (in view: work.UART_Packets(verilog))
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[7] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[6] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[5] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[4] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[3] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance TxStreamBuffer\.Length[1] (in view: work.Arbiter(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing instance Arbiter1.opTxStream.Length[7] because it is equivalent to instance Arbiter1.opTxStream.Length[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing instance Arbiter1.opTxStream.Length[6] because it is equivalent to instance Arbiter1.opTxStream.Length[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing instance Arbiter1.opTxStream.Length[5] because it is equivalent to instance Arbiter1.opTxStream.Length[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing instance Arbiter1.opTxStream.Length[4] because it is equivalent to instance Arbiter1.opTxStream.Length[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing instance Arbiter1.opTxStream.Length[3] because it is equivalent to instance Arbiter1.opTxStream.Length[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[2] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[17] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[16] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[15] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[14] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[13] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[12] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[11] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[10] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[9] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[8] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[7] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[6] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[5] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[4] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[3] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[31] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[30] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[29] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[28] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[27] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[26] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[25] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[24] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[23] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[22] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[21] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[20] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[19] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":203:0:203:5|Removing sequential instance tState[18] (in view: work.Streamer(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[11] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[10] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[9] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[8] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[7] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[6] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[5] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[4] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[3] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[2] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[1] (in view: work.QAM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":24:0:24:5|Removing sequential instance opModulated[0] (in view: work.QAM(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)

@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\dsp\qam.v":22:0:22:5|Removing instance QAM1.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\data\streamer.v":87:0:87:5|Removing instance Streamer1.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":37:0:37:5|Removing instance Arbiter1.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":69:0:69:5|Removing instance Packetiser.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart.v":62:0:62:5|Removing instance Packetiser.UART_Inst.nReset because it is equivalent to instance PWMI.nReset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing instance Packetiser.txBuffer.Length[5] because it is equivalent to instance Packetiser.txBuffer.Length[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing instance Packetiser.txBuffer.Length[3] because it is equivalent to instance Packetiser.txBuffer.Length[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing instance Packetiser.txBuffer.Length[4] because it is equivalent to instance Packetiser.txBuffer.Length[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing instance Packetiser.txBuffer.Length[6] because it is equivalent to instance Packetiser.txBuffer.Length[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing instance Packetiser.txBuffer.Length[7] because it is equivalent to instance Packetiser.txBuffer.Length[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\arbiter.v":39:0:39:5|Removing sequential instance Arbiter1.opTxStream\.Length[1] (in view: work.Modulator(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 188MB)

@N: BN362 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart_packets.v":75:0:75:5|Removing sequential instance Packetiser.txBuffer\.Length[1] (in view: work.Modulator(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 185MB peak: 189MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 187MB peak: 189MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 187MB peak: 189MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 187MB peak: 189MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 187MB peak: 189MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 210MB peak: 210MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		     4.42ns		 607 /       572

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 210MB peak: 210MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\reeve\git\eee5118z_project\modulator\comms\uart.v":66:0:66:5|Boundary register Packetiser.UART_Inst.opTx.fb (in view: work.Modulator(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 210MB peak: 210MB)


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 169MB peak: 211MB)

Writing Analyst data base C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\synwork\Modulator_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 206MB peak: 211MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\reeve\git\EEE5118Z_Project\Modulator\impl1\Modulator_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 211MB peak: 211MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 208MB peak: 212MB)

@W: MT246 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":718:10:718:16|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\reeve\git\eee5118z_project\modulator\ip\fifo.v":691:10:691:16|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock ipClk with period 20.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Fri Jul 22 15:51:59 2022
#


Top view:               Modulator
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\reeve\git\EEE5118Z_Project\Modulator\Modulator.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.425

                   Requested     Estimated      Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency      Period        Period        Slack      Type         Group           
--------------------------------------------------------------------------------------------------------------------
ipClk              50.0 MHz      109.5 MHz      20.000        9.133         10.867     declared     default_clkgroup
System             200.0 MHz     1738.8 MHz     5.000         0.575         4.425      system       system_clkgroup 
====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  5.000       4.425   |  No paths    -      |  No paths    -      |  No paths    -    
System    ipClk   |  20.000      17.919  |  No paths    -      |  No paths    -      |  No paths    -    
ipClk     System  |  20.000      18.309  |  No paths    -      |  No paths    -      |  No paths    -    
ipClk     ipClk   |  20.000      10.867  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ipClk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                             Arrival           
Instance                     Reference     Type        Pin     Net                Time        Slack 
                             Clock                                                                  
----------------------------------------------------------------------------------------------------
NCO1.Sine.FF_18              ipClk         FD1P3DX     Q       I[0]               1.067       10.867
NCO1.Sine.FF_19              ipClk         FD1P3DX     Q       I[1]               1.067       10.867
Streamer1.txClkCount[29]     ipClk         FD1S3IX     Q       txClkCount[29]     0.994       10.925
Streamer1.txClkCount[31]     ipClk         FD1S3IX     Q       txClkCount[31]     0.994       10.925
NCO1.Sine.FF_20              ipClk         FD1P3DX     Q       I[2]               1.035       10.973
NCO1.Sine.FF_21              ipClk         FD1P3DX     Q       I[3]               1.035       10.973
NCO1.Sine.FF_22              ipClk         FD1P3DX     Q       I[4]               1.035       11.046
NCO1.Sine.FF_23              ipClk         FD1P3DX     Q       I[5]               1.035       11.046
NCO1.Sine.FF_24              ipClk         FD1P3DX     Q       I[6]               1.035       11.119
NCO1.Sine.FF_25              ipClk         FD1P3DX     Q       I[7]               1.035       11.119
====================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                            Required           
Instance                    Reference     Type        Pin     Net               Time         Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
QAM1.opModulated[19]        ipClk         FD1S3IX     D       un1_ipI_3[19]     20.069       10.867
Streamer1.opQAMBlock[0]     ipClk         FD1P3AX     D       N_232             19.389       10.925
Streamer1.opQAMBlock[1]     ipClk         FD1P3AX     D       N_251             19.389       10.925
Streamer1.opQAMBlock[2]     ipClk         FD1P3AX     D       N_270             19.389       10.925
Streamer1.opQAMBlock[3]     ipClk         FD1P3AX     D       N_289             19.389       10.925
QAM1.opModulated[17]        ipClk         FD1S3IX     D       un1_ipI_3[17]     20.069       10.941
QAM1.opModulated[18]        ipClk         FD1S3IX     D       un1_ipI_3[18]     20.069       10.941
QAM1.opModulated[15]        ipClk         FD1S3IX     D       un1_ipI_3[15]     20.069       11.014
QAM1.opModulated[16]        ipClk         FD1S3IX     D       un1_ipI_3[16]     20.069       11.014
QAM1.opModulated[13]        ipClk         FD1S3IX     D       un1_ipI_3[13]     20.069       11.086
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.069

    - Propagation time:                      9.201
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.867

    Number of logic level(s):                14
    Starting point:                          NCO1.Sine.FF_18 / Q
    Ending point:                            QAM1.opModulated[19] / D
    The start point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
NCO1.Sine.FF_18                   FD1P3DX      Q        Out     1.067     1.067 r     -         
I[0]                              Net          -        -       -         -           5         
QAM1.un1_ipI_0_cry_1_0            CCU2B        B1       In      0.000     1.067 r     -         
QAM1.un1_ipI_0_cry_1_0            CCU2B        COUT     Out     1.056     2.123 r     -         
un1_ipI_0_cry_1                   Net          -        -       -         -           1         
QAM1.un1_ipI_0_cry_2_0            CCU2B        CIN      In      0.000     2.123 r     -         
QAM1.un1_ipI_0_cry_2_0            CCU2B        S0       Out     1.234     3.357 r     -         
un1_ipI[2]                        Net          -        -       -         -           1         
QAM1.un1_ipI_2_2_i_m2_cry_1_0     CCU2B        B1       In      0.000     3.357 r     -         
QAM1.un1_ipI_2_2_i_m2_cry_1_0     CCU2B        COUT     Out     1.056     4.412 r     -         
un1_ipI_2_2_i_m2_cry_2            Net          -        -       -         -           1         
QAM1.un1_ipI_2_2_i_m2_cry_3_0     CCU2B        CIN      In      0.000     4.412 r     -         
QAM1.un1_ipI_2_2_i_m2_cry_3_0     CCU2B        S1       Out     1.234     5.646 r     -         
N_206                             Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_3_0_RNO_0      ORCALUT4     A        In      0.000     5.646 r     -         
QAM1.un1_ipI_3_cry_3_0_RNO_0      ORCALUT4     Z        Out     0.754     6.401 r     -         
N_186                             Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_3_0            CCU2B        A1       In      0.000     6.401 r     -         
QAM1.un1_ipI_3_cry_3_0            CCU2B        COUT     Out     1.056     7.456 r     -         
un1_ipI_3_cry_4                   Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_5_0            CCU2B        CIN      In      0.000     7.456 r     -         
QAM1.un1_ipI_3_cry_5_0            CCU2B        COUT     Out     0.073     7.529 r     -         
un1_ipI_3_cry_6                   Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_7_0            CCU2B        CIN      In      0.000     7.529 r     -         
QAM1.un1_ipI_3_cry_7_0            CCU2B        COUT     Out     0.073     7.602 r     -         
un1_ipI_3_cry_8                   Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_9_0            CCU2B        CIN      In      0.000     7.602 r     -         
QAM1.un1_ipI_3_cry_9_0            CCU2B        COUT     Out     0.073     7.675 r     -         
un1_ipI_3_cry_10                  Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_11_0           CCU2B        CIN      In      0.000     7.675 r     -         
QAM1.un1_ipI_3_cry_11_0           CCU2B        COUT     Out     0.073     7.748 r     -         
un1_ipI_3_cry_12                  Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_13_0           CCU2B        CIN      In      0.000     7.748 r     -         
QAM1.un1_ipI_3_cry_13_0           CCU2B        COUT     Out     0.073     7.821 r     -         
un1_ipI_3_cry_14                  Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_15_0           CCU2B        CIN      In      0.000     7.821 r     -         
QAM1.un1_ipI_3_cry_15_0           CCU2B        COUT     Out     0.073     7.894 r     -         
un1_ipI_3_cry_16                  Net          -        -       -         -           1         
QAM1.un1_ipI_3_cry_17_0           CCU2B        CIN      In      0.000     7.894 r     -         
QAM1.un1_ipI_3_cry_17_0           CCU2B        COUT     Out     0.073     7.967 r     -         
un1_ipI_3_cry_18                  Net          -        -       -         -           1         
QAM1.un1_ipI_3_s_19_0             CCU2B        CIN      In      0.000     7.967 r     -         
QAM1.un1_ipI_3_s_19_0             CCU2B        S0       Out     1.234     9.201 r     -         
un1_ipI_3[19]                     Net          -        -       -         -           1         
QAM1.opModulated[19]              FD1S3IX      D        In      0.000     9.201 r     -         
================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                Starting                                   Arrival          
Instance                        Reference     Type      Pin     Net        Time        Slack
                                Clock                                                       
--------------------------------------------------------------------------------------------
Streamer1.FIFOBLOCK.AND2_t2     System        AND2      Z       rden_i     0.000       4.425
Streamer1.FIFOBLOCK.AND2_t3     System        AND2      Z       wren_i     0.000       4.425
Streamer1.FIFOBLOCK.e_cmp_0     System        ALEB2     LE      co0_1      0.000       5.000
Streamer1.FIFOBLOCK.e_cmp_1     System        ALEB2     LE      co1_1      0.000       5.000
Streamer1.FIFOBLOCK.e_cmp_2     System        ALEB2     LE      co2_1      0.000       5.000
Streamer1.FIFOBLOCK.e_cmp_3     System        ALEB2     LE      co3_1      0.000       5.000
Streamer1.FIFOBLOCK.e_cmp_4     System        ALEB2     LE      co4_1      0.000       5.000
Streamer1.FIFOBLOCK.e_cmp_5     System        ALEB2     LE      co5_1      0.000       5.000
Streamer1.FIFOBLOCK.g_cmp_0     System        AGEB2     GE      co0_2      0.000       5.000
Streamer1.FIFOBLOCK.g_cmp_1     System        AGEB2     GE      co1_2      0.000       5.000
============================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                       Required          
Instance                        Reference     Type      Pin     Net            Time         Slack
                                Clock                                                            
-------------------------------------------------------------------------------------------------
Streamer1.FIFOBLOCK.AND2_t1     System        AND2      B       rden_i_inv     5.000        4.425
Streamer1.FIFOBLOCK.g_cmp_6     System        AGEB2     B0      wren_i_inv     5.000        4.425
Streamer1.FIFOBLOCK.AND2_t1     System        AND2      A       wren_i         5.000        5.000
Streamer1.FIFOBLOCK.XOR2_t0     System        XOR2      A       wren_i         5.000        5.000
Streamer1.FIFOBLOCK.XOR2_t0     System        XOR2      B       rden_i         5.000        5.000
Streamer1.FIFOBLOCK.e_cmp_0     System        ALEB2     B0      rden_i         5.000        5.000
Streamer1.FIFOBLOCK.e_cmp_1     System        ALEB2     CI      co0_1          5.000        5.000
Streamer1.FIFOBLOCK.e_cmp_2     System        ALEB2     CI      co1_1          5.000        5.000
Streamer1.FIFOBLOCK.e_cmp_3     System        ALEB2     CI      co2_1          5.000        5.000
Streamer1.FIFOBLOCK.e_cmp_4     System        ALEB2     CI      co3_1          5.000        5.000
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      0.575
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     4.425

    Number of logic level(s):                1
    Starting point:                          Streamer1.FIFOBLOCK.AND2_t2 / Z
    Ending point:                            Streamer1.FIFOBLOCK.AND2_t1 / B
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
Streamer1.FIFOBLOCK.AND2_t2     AND2     Z        Out     0.000     0.000 r     -         
rden_i                          Net      -        -       -         -           20        
Streamer1.FIFOBLOCK.INV_1       INV      A        In      0.000     0.000 r     -         
Streamer1.FIFOBLOCK.INV_1       INV      Z        Out     0.575     0.575 f     -         
rden_i_inv                      Net      -        -       -         -           1         
Streamer1.FIFOBLOCK.AND2_t1     AND2     B        In      0.000     0.575 f     -         
==========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 209MB peak: 212MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 209MB peak: 212MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 657 of 4752 (14%)
PIC Latch:       0
I/O cells:       20
Block Rams : 4 of 9 (44%)


Details:
AGEB2:          7
ALEB2:          7
AND2:           3
CB2:            7
CCU2B:          166
CU2:            12
DP16KB:         4
FADD2B:         7
FD1P3AX:        190
FD1P3DX:        83
FD1P3IX:        115
FD1P3JX:        30
FD1S3AX:        61
FD1S3AY:        2
FD1S3BX:        1
FD1S3DX:        1
FD1S3IX:        162
FD1S3JX:        5
GSR:            1
IB:             7
IFS1P3DX:       1
IFS1P3IX:       1
INV:            20
MUX41:          36
OB:             13
OFS1P3DX:       4
OFS1P3JX:       1
ORCALUT4:       589
PFUMX:          4
PUR:            1
ROM16X1:        2
ROM256X1:       144
VHI:            15
VLO:            14
XOR2:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 72MB peak: 212MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Fri Jul 22 15:52:00 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
