<stg><name>vel_der_Pipeline_sqrt_loop</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="89" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_Repl2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="178" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="176" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %A_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="A_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="177" op_0_bw="177" op_1_bw="177">
<![CDATA[
newFuncRoot:4 %zext_ln449_read = read i177 @_ssdm_op_Read.ap_auto.i177, i177 %zext_ln449

]]></Node>
<StgValue><ssdm name="zext_ln449_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="178" op_0_bw="177">
<![CDATA[
newFuncRoot:5 %zext_ln449_cast = zext i177 %zext_ln449_read

]]></Node>
<StgValue><ssdm name="zext_ln449_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i176 0, i176 %A_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="178" op_1_bw="178">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i178 %zext_ln449_cast, i178 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="89" op_1_bw="89">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i89 0, i89 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i:1 %icmp_ln85 = icmp_eq  i7 %i_1, i7 89

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i:3 %i_2 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i:4 %br_ln85 = br i1 %icmp_ln85, void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv, void %_Z8fxp_sqrtILi89ELi34ELi177ELi67EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERKS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:0 %p_Repl2_load_1 = load i89 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_load_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="178" op_0_bw="178" op_1_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:1 %p_Val2_load = load i178 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="176" op_0_bw="176" op_1_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:2 %A_V_load = load i176 %A_V

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:3 %specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln86"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:4 %specloopname_ln1016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln1016"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="178" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:5 %tmp3 = partselect i2 @_ssdm_op_PartSelect.i2.i178.i32.i32, i178 %p_Val2_load, i32 176, i32 177

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="178" op_0_bw="178" op_1_bw="176" op_2_bw="2">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:6 %p_Result_2 = bitconcatenate i178 @_ssdm_op_BitConcatenate.i178.i176.i2, i176 %A_V_load, i2 %tmp3

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="178" op_0_bw="178" op_1_bw="178">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:7 %X_V = shl i178 %p_Val2_load, i178 2

]]></Node>
<StgValue><ssdm name="X_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="89">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:8 %trunc_ln312 = trunc i89 %p_Repl2_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln312"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:9 %i_op_assign = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln312, i2 1

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="178" op_0_bw="64">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:10 %zext_ln75 = zext i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="178" op_0_bw="178" op_1_bw="178">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:11 %T_V = sub i178 %p_Result_2, i178 %zext_ln75

]]></Node>
<StgValue><ssdm name="T_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="88" op_0_bw="89">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:12 %trunc_ln1027 = trunc i89 %p_Repl2_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1027"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:13 %Q_V_2 = shl i89 %p_Repl2_load_1, i89 1

]]></Node>
<StgValue><ssdm name="Q_V_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="178" op_2_bw="32">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:14 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %T_V, i32 177

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="89" op_0_bw="89" op_1_bw="88" op_2_bw="1">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:15 %p_Result_3 = bitconcatenate i89 @_ssdm_op_BitConcatenate.i89.i88.i1, i88 %trunc_ln1027, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="89" op_0_bw="1" op_1_bw="89" op_2_bw="89">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:16 %Q_V_1 = select i1 %p_Result_s, i89 %Q_V_2, i89 %p_Result_3

]]></Node>
<StgValue><ssdm name="Q_V_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="174" op_0_bw="176">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:17 %trunc_ln642 = trunc i176 %A_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln642"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="176" op_0_bw="176" op_1_bw="174" op_2_bw="2">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:18 %tmp_6 = bitconcatenate i176 @_ssdm_op_BitConcatenate.i176.i174.i2, i174 %trunc_ln642, i2 %tmp3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="176" op_0_bw="178">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:19 %trunc_ln642_1 = trunc i178 %T_V

]]></Node>
<StgValue><ssdm name="trunc_ln642_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="176" op_0_bw="1" op_1_bw="176" op_2_bw="176">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:20 %A_V_3 = select i1 %p_Result_s, i176 %tmp_6, i176 %trunc_ln642_1

]]></Node>
<StgValue><ssdm name="A_V_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:21 %store_ln85 = store i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="176" op_1_bw="176" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:22 %store_ln85 = store i176 %A_V_3, i176 %A_V

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="178" op_1_bw="178" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:23 %store_ln85 = store i178 %X_V, i178 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="89" op_1_bw="89" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:24 %store_ln85 = store i89 %Q_V_1, i89 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.split_ifconv:25 %br_ln85 = br void %_ZlSILi178ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
_Z8fxp_sqrtILi89ELi34ELi177ELi67EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERKS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:0 %p_Repl2_load = load i89 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="89" op_2_bw="89">
<![CDATA[
_Z8fxp_sqrtILi89ELi34ELi177ELi67EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERKS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i89P0A, i89 %Q_V_2_out, i89 %p_Repl2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
_Z8fxp_sqrtILi89ELi34ELi177ELi67EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERKS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
