INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dppel/Projects/CPE 487/Hexcalc/project_1_learn/project_1_learn.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dppel/Projects/CPE 487/Hexcalc/project_1_learn/project_1_learn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
