m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vmux16_1
!s110 1634548204
!i10b 1
!s100 9aZhJN@7l:eHK:L@KWY>[2
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ij=0z=LHD]MI[d?RARFL[l1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question2
w1634529816
Z3 8D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question2/mux16_1.v
Z4 FD:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question2/mux16_1.v
!i122 2
L0 1 10
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1634548204.000000
Z6 !s107 D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question2/mux16_1.v|
Z7 !s90 -reportprogress|300|-work|work|-stats=none|D:/Documents/NIT-K/02_SecondYear/EC204/Lab4/question2/mux16_1.v|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
vmux16_1_df
!s110 1634527339
!i10b 1
!s100 Ra0_i<T<SCi`aUbL;GdIo3
R0
IK=;a_9NLROo?:a5mJ`5h^3
R1
R2
w1634487497
R3
R4
!i122 0
L0 1 3
R5
r1
!s85 0
31
!s108 1634527339.000000
R6
R7
!i113 1
R8
R9
