<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;A0cGQn47eCl7ImA9WxBUEE4.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/full/312</ns0:id><ns0:author>
			<ns0:name>cbiffle@google.com</ns0:name><ns0:uri>/u/cbiffle@google.com/</ns0:uri></ns0:author><ns0:content type="html">The current validator doesn't distinguish between immediate indexing and 
register indexing on loads.  This is critical when the base address register 
is SP.  For example,
  ldr r0, [sp], #4    @ This is fine, no mask required
  ldr r0, [sp], r1    @ Cannot reason about sp's value, mask required

The validator currently allows both forms without a mask.

Credit: Mark Dowd.</ns0:content><ns0:updated>2010-02-24T19:17:03.000Z</ns0:updated><ns0:published>2010-02-22T22:47:22.000Z</ns0:published><ns2:status>Fixed</ns2:status><ns2:owner>
			<ns2:uri>/u/cbiffle@google.com/</ns2:uri><ns2:username>cbiffle@google.com</ns2:username></ns2:owner><ns2:state>closed</ns2:state><ns0:title>[MD audit] ARM validator allows SP update using register post-indexing</ns0:title><ns2:label>Type-Defect</ns2:label><ns2:label>Pri-0</ns2:label><ns2:label>Arch-ARM</ns2:label><ns2:label>Component-TrustedRT</ns2:label><ns2:label>Security</ns2:label><ns0:link href="http://code.google.com/feeds/issues/p/nativeclient/issues/312/comments/full" rel="replies" type="application/atom+xml" /><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=312" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/full/312" rel="self" type="application/atom+xml" /><ns2:stars>1</ns2:stars><ns2:closedDate>2010-02-24T19:17:03.000Z</ns2:closedDate><ns2:id>312</ns2:id></ns0:entry>