{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 17:30:30 2019 " "Info: Processing started: Tue Apr 30 17:30:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a main.v(53) " "Info (10281): Verilog HDL Declaration information at main.v(53): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b main.v(53) " "Info (10281): Verilog HDL Declaration information at main.v(53): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c main.v(53) " "Info (10281): Verilog HDL Declaration information at main.v(53): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalTermProject " "Info: Found entity 1: finalTermProject" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 input_pulse " "Info: Found entity 2: input_pulse" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 input_encoder " "Info: Found entity 3: input_encoder" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 conventionalLogic " "Info: Found entity 4: conventionalLogic" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 52 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 d_flip_flop " "Info: Found entity 5: d_flip_flop" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 61 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 clock_24 " "Info: Found entity 6: clock_24" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 75 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 dffs " "Info: Found entity 7: dffs" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 print " "Info: Found entity 8: print" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(20): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(91) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(91): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(92) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(92): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(93) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(93): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalTermProject " "Info: Elaborating entity \"finalTermProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop d_flip_flop:comb_3 " "Info: Elaborating entity \"d_flip_flop\" for hierarchy \"d_flip_flop:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_pulse input_pulse:comb_4 " "Info: Elaborating entity \"input_pulse\" for hierarchy \"input_pulse:comb_4\"" {  } { { "main.v" "comb_4" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_encoder input_encoder:comb_5 " "Info: Elaborating entity \"input_encoder\" for hierarchy \"input_encoder:comb_5\"" {  } { { "main.v" "comb_5" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_24 clock_24:comb_6 " "Info: Elaborating entity \"clock_24\" for hierarchy \"clock_24:comb_6\"" {  } { { "main.v" "comb_6" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conventionalLogic conventionalLogic:comb_7 " "Info: Elaborating entity \"conventionalLogic\" for hierarchy \"conventionalLogic:comb_7\"" {  } { { "main.v" "comb_7" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffs dffs:comb_8 " "Info: Elaborating entity \"dffs\" for hierarchy \"dffs:comb_8\"" {  } { { "main.v" "comb_8" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "dout main.v(91) " "Error (10663): Verilog HDL Port Connection error at main.v(91): output or inout port \"dout\" must be connected to a structural net expression" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 91 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dffs:comb_8 " "Error: Can't elaborate user hierarchy \"dffs:comb_8\"" {  } { { "main.v" "comb_8" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 21 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg " "Info: Generated suppressed messages file C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Error: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 17:30:31 2019 " "Error: Processing ended: Tue Apr 30 17:30:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
