// Seed: 2744540646
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0
);
  assign id_0 = 1;
  assign id_0 = 1'b0;
  id_2(
      id_2
  );
  parameter id_3 = 1 == !1 - -1;
  parameter id_4 = 1;
  always_ff begin : LABEL_0
    id_2 <= 1;
  end
  assign id_0 = -1'h0;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
