SUBPROCESS __kpex__:kpex_cli.py:900 /home/runner/work/klayout-pex/klayout-pex/.venv/lib/python3.12/site-packages/pytest/__main__.py -m slow --alluredir build/allure-results --color no
INFO     __kpex__:kpex_cli.py:396 GDS input file passed, running in LVS mode
INFO     __kpex__:kpex_cli.py:436 No explicit top cell specified, using top cell 'sideoverlap_simple_plates_li1_m1'
INFO     __kpex__:kpex_cli.py:477 LVS input schematic not specified (argument --schematic), using dummy schematic
WARNING  __kpex__:kpex_cli.py:872 Cache hit: Reusing cached LVSDB
SUBPROCESS __kpex__:kpex_cli.py:873 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/.kpex_cache/sky130A/home/runner/work/klayout-pex/klayout-pex/testdata/designs/sky130A/test_patterns/sideoverlap_simple_plates_li1_m1.gds.gz/sideoverlap_simple_plates_li1_m1.lvsdb.gz
INFO     __kpex__:kpex_cli.py:932 (67, 20) -> (li_con)
INFO     __kpex__:kpex_cli.py:932 (68, 20) -> (met1_con)
INFO     __kpex__:kpex_cli.py:932 (67, 16) -> (li_pin_con)
INFO     __kpex__:kpex_cli.py:932 (68, 16) -> (met1_pin_con)
SUBPROCESS __kpex__:kpex_cli.py:763 Device;Net1;Net2;Capacitance [fF];Resistance [Î©]
SUBPROCESS __kpex__:kpex_cli.py:763 C1;li1;met1;0.157;
SUBPROCESS __kpex__:kpex_cli.py:763 C2;VSUBS;li1;7.931;
SUBPROCESS __kpex__:kpex_cli.py:763 C3;VSUBS;met1;248.899;
SUBPROCESS __kpex__:kpex_cli.py:766 /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sideoverlap_simple_plates_li1_m1__sideoverlap_simple_plates_li1_m1/sideoverlap_simple_plates_li1_m1_k25d_pex_netlist.csv
SUBPROCESS __kpex__:kpex_cli.py:780 Wrote expanded netlist to: /home/runner/work/klayout-pex/klayout-pex/output_sky130A/sideoverlap_simple_plates_li1_m1__sideoverlap_simple_plates_li1_m1/sideoverlap_simple_plates_li1_m1_k25d_pex_netlist.spice