 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : gray
Version: T-2022.03-SP2
Date   : Mon May 12 03:09:35 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.01      0.09       0.09 f
  state[0] (net)                 4                   0.00       0.09 f
  U67/Z (BUF_X1)                           0.01      0.04       0.13 f
  n57 (net)                      1                   0.00       0.13 f
  U144/ZN (NAND4_X1)                       0.02      0.03       0.16 r
  n133 (net)                     2                   0.00       0.16 r
  U145/ZN (INV_X1)                         0.01      0.02       0.19 f
  n120 (net)                     1                   0.00       0.19 f
  U146/ZN (NOR4_X1)                        0.04      0.09       0.28 r
  n124 (net)                     1                   0.00       0.28 r
  U147/ZN (OAI211_X1)                      0.01      0.04       0.32 f
  next_state[0] (net)            1                   0.00       0.32 f
  state_reg_0_/D (DFFR_X1)                 0.01      0.01       0.33 f
  data arrival time                                             0.33

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_0_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.28


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[2] (net)                 6                   0.00       0.12 r
  U106/ZN (NAND3_X1)                       0.02      0.05       0.17 f
  n137 (net)                     2                   0.00       0.17 f
  U80/ZN (OR2_X1)                          0.01      0.06       0.22 f
  n61 (net)                      1                   0.00       0.22 f
  U81/ZN (NAND2_X1)                        0.01      0.03       0.25 r
  n123 (net)                     2                   0.00       0.25 r
  U82/Z (BUF_X1)                           0.01      0.03       0.29 r
  n73 (net)                      1                   0.00       0.29 r
  U112/ZN (INV_X1)                         0.00      0.02       0.31 f
  n93 (net)                      1                   0.00       0.31 f
  U119/ZN (NAND2_X1)                       0.01      0.02       0.33 r
  next_state[2] (net)            1                   0.00       0.33 r
  state_reg_2_/D (DFFR_X1)                 0.01      0.01       0.34 r
  data arrival time                                             0.34

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_2_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -0.34
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/QN (DFFR_X1)                0.02      0.08       0.08 f
  n85 (net)                      6                   0.00       0.08 f
  U128/ZN (NAND2_X1)                       0.02      0.05       0.13 r
  n130 (net)                     3                   0.00       0.13 r
  U73/Z (CLKBUF_X1)                        0.01      0.04       0.18 r
  n56 (net)                      1                   0.00       0.18 r
  U130/ZN (NOR3_X1)                        0.01      0.02       0.20 f
  n104 (net)                     1                   0.00       0.20 f
  U133/ZN (NOR4_X1)                        0.04      0.09       0.29 r
  n105 (net)                     1                   0.00       0.29 r
  U134/ZN (NAND2_X1)                       0.01      0.03       0.32 f
  next_state[1] (net)            1                   0.00       0.32 f
  state_reg_1_/D (DFFR_X1)                 0.01      0.01       0.33 f
  data arrival time                                             0.33

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_1_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.33
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.27


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFR_X1)                0.01      0.07       0.07 f
  n87 (net)                      3                   0.00       0.07 f
  U98/Z (BUF_X1)                           0.01      0.04       0.11 f
  n75 (net)                      2                   0.00       0.11 f
  U116/ZN (NAND2_X1)                       0.02      0.03       0.15 r
  n126 (net)                     2                   0.00       0.15 r
  U117/ZN (INV_X1)                         0.01      0.02       0.17 f
  n91 (net)                      1                   0.00       0.17 f
  U87/ZN (AND4_X1)                         0.01      0.04       0.21 f
  n65 (net)                      2                   0.00       0.21 f
  U90/ZN (AOI21_X1)                        0.02      0.05       0.26 r
  n111 (net)                     1                   0.00       0.26 r
  U92/ZN (NAND4_X1)                        0.02      0.04       0.30 f
  next_state[3] (net)            1                   0.00       0.30 f
  state_reg_3_/D (DFFR_X1)                 0.02      0.01       0.31 f
  data arrival time                                             0.31

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  state_reg_3_/CK (DFFR_X1)                          0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.25


  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[3] (net)                 4                   0.00       0.11 r
  U99/ZN (INV_X1)                          0.01      0.04       0.15 f
  n77 (net)                      4                   0.00       0.15 f
  U153/ZN (OAI21_X1)                       0.03      0.05       0.21 r
  n138 (net)                     2                   0.00       0.21 r
  U154/ZN (AOI21_X1)                       0.01      0.03       0.23 f
  out[3] (net)                   1                   0.00       0.23 f
  out[3] (out)                             0.01      0.00       0.24 f
  data arrival time                                             0.24

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 4                   0.00       0.11 r
  U128/ZN (NAND2_X1)                       0.01      0.04       0.15 f
  n130 (net)                     3                   0.00       0.15 f
  U149/ZN (INV_X1)                         0.01      0.03       0.18 r
  n127 (net)                     1                   0.00       0.18 r
  U150/ZN (NAND3_X1)                       0.01      0.03       0.21 f
  n128 (net)                     1                   0.00       0.21 f
  U151/ZN (NAND2_X1)                       0.01      0.02       0.23 r
  out[1] (net)                   1                   0.00       0.23 r
  out[1] (out)                             0.01      0.00       0.24 r
  data arrival time                                             0.24

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.14


  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/QN (DFFR_X1)                0.03      0.09       0.09 r
  n85 (net)                      6                   0.00       0.09 r
  U93/Z (BUF_X1)                           0.02      0.05       0.14 r
  n67 (net)                      3                   0.00       0.14 r
  U157/ZN (NOR3_X1)                        0.01      0.03       0.17 f
  n135 (net)                     1                   0.00       0.17 f
  U158/Z (MUX2_X1)                         0.01      0.06       0.23 f
  out[6] (net)                   1                   0.00       0.23 f
  out[6] (out)                             0.01      0.00       0.23 f
  data arrival time                                             0.23

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 4                   0.00       0.11 r
  U95/Z (BUF_X1)                           0.01      0.04       0.15 r
  n69 (net)                      2                   0.00       0.15 r
  U121/ZN (NAND4_X1)                       0.02      0.04       0.20 f
  n94 (net)                      1                   0.00       0.20 f
  U122/ZN (NAND2_X1)                       0.01      0.04       0.23 r
  out[2] (net)                   2                   0.00       0.23 r
  out[2] (out)                             0.01      0.00       0.23 r
  data arrival time                                             0.23

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13


  Startpoint: state_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_3_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_3_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[3] (net)                 4                   0.00       0.11 r
  U99/ZN (INV_X1)                          0.01      0.04       0.15 f
  n77 (net)                      4                   0.00       0.15 f
  U153/ZN (OAI21_X1)                       0.03      0.05       0.21 r
  n138 (net)                     2                   0.00       0.21 r
  U160/ZN (NOR2_X1)                        0.01      0.02       0.23 f
  out[7] (net)                   1                   0.00       0.23 f
  out[7] (out)                             0.01      0.00       0.23 f
  data arrival time                                             0.23

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.13


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/Q (DFFR_X1)                 0.02      0.11       0.11 r
  state[0] (net)                 4                   0.00       0.11 r
  U67/Z (BUF_X1)                           0.01      0.04       0.15 r
  n57 (net)                      1                   0.00       0.15 r
  U144/ZN (NAND4_X1)                       0.02      0.04       0.19 f
  n133 (net)                     2                   0.00       0.19 f
  U155/ZN (NAND2_X1)                       0.01      0.03       0.22 r
  out[5] (net)                   1                   0.00       0.22 r
  out[5] (out)                             0.01      0.00       0.22 r
  data arrival time                                             0.22

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.12


  Startpoint: state_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_2_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_2_/Q (DFFR_X1)                 0.03      0.12       0.12 r
  state[2] (net)                 6                   0.00       0.12 r
  U91/ZN (AND3_X1)                         0.02      0.07       0.19 r
  out[4] (net)                   3                   0.00       0.19 r
  out[4] (out)                             0.02      0.00       0.19 r
  data arrival time                                             0.19

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.09


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gray               5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  state_reg_0_/CK (DFFR_X1)                0.00      0.00       0.00 r
  state_reg_0_/QN (DFFR_X1)                0.02      0.07       0.07 r
  n87 (net)                      3                   0.00       0.07 r
  U98/Z (BUF_X1)                           0.01      0.04       0.11 r
  n75 (net)                      2                   0.00       0.11 r
  U116/ZN (NAND2_X1)                       0.01      0.03       0.14 f
  n126 (net)                     2                   0.00       0.14 f
  U148/ZN (NOR2_X1)                        0.01      0.04       0.18 r
  out[0] (net)                   1                   0.00       0.18 r
  out[0] (out)                             0.01      0.00       0.18 r
  data arrival time                                             0.18

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.18
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.08


1
