
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.83

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.94 source latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_1.macu.result[0]$_DFFE_PP_/CLK ^
  -1.24 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_1.macu.result[21]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.30 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rle.size[1]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.19    0.45    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.45    0.00    1.83 ^ rle.rle.size[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.24    0.00    0.59 ^ clkbuf_6_63_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_63_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_254__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    1.06    0.41    0.34    1.13 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_254__leaf_clk (net)
                  0.41    0.00    1.13 ^ clkbuf_leaf_1384_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.03    0.05    0.17    1.29 ^ clkbuf_leaf_1384_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1384_clk (net)
                  0.05    0.00    1.29 ^ rle.rle.size[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.29   clock reconvergence pessimism
                          0.29    1.59   library removal time
                                  1.59   data required time
-----------------------------------------------------------------------------
                                  1.59   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: rle.rle.amp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.rz1.amp[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.24    0.00    0.59 ^ clkbuf_6_62_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.20    0.79 ^ clkbuf_6_62_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_62_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_251__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    0.65    0.26    0.25    1.04 ^ clkbuf_8_251__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_251__leaf_clk (net)
                  0.26    0.00    1.04 ^ rle.rle.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.10    0.40    1.45 ^ rle.rle.amp[3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rle.rle.amp[3] (net)
                  0.10    0.00    1.45 ^ _77006_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.16    1.61 ^ _77006_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04220_ (net)
                  0.07    0.00    1.61 ^ rle.rz1.amp[3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.11    0.00    0.35 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.24    0.24    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7_0_clk (net)
                  0.24    0.00    0.59 ^ clkbuf_6_63_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_63_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_254__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    29    1.06    0.41    0.34    1.13 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_254__leaf_clk (net)
                  0.41    0.00    1.13 ^ clkbuf_leaf_1387_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     3    0.02    0.05    0.16    1.29 ^ clkbuf_leaf_1387_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_1387_clk (net)
                  0.05    0.00    1.29 ^ rle.rz1.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.29   clock reconvergence pessimism
                          0.02    1.31   library hold time
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.19    0.45    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.45    0.00    1.83 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.35    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    7.68 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    7.85 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.25    0.24    8.09 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.25    0.00    8.09 ^ clkbuf_6_26_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.20    8.29 ^ clkbuf_6_26_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_26_0_clk (net)
                  0.12    0.00    8.29 ^ clkbuf_8_106__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.12    0.17    8.46 ^ clkbuf_8_106__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_106__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    8.46   clock reconvergence pessimism
                          0.03    8.49   library recovery time
                                  8.49   data required time
-----------------------------------------------------------------------------
                                  8.49   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.25    0.12    0.18    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.00    0.35 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.25    0.24    0.60 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.25    0.00    0.60 ^ clkbuf_6_38_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_38_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_155__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.35    0.15    0.19    0.98 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_155__leaf_clk (net)
                  0.15    0.00    0.98 ^ clkbuf_leaf_2638_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.12    1.10 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2638_clk (net)
                  0.04    0.00    1.10 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.09    1.02    2.13 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.09    0.00    2.13 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    3.00    0.78    0.60    2.73 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.78    0.00    2.73 v place1056/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    26    0.73    0.19    0.40    3.13 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1056 (net)
                  0.19    0.00    3.13 v _50021_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.08    0.34    0.22    3.35 ^ _50021_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _04852_ (net)
                  0.34    0.00    3.35 ^ _53882_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.32    3.67 v _53882_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _46507_[0] (net)
                  0.10    0.00    3.67 v _85130_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.33    3.99 ^ _85130_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _46509_[0] (net)
                  0.09    0.00    3.99 ^ _55551_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.07 v _55551_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _37119_[0] (net)
                  0.09    0.00    4.07 v _81393_/B (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.56    4.63 ^ _81393_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37122_[0] (net)
                  0.14    0.00    4.63 ^ _81395_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.15    0.45    5.09 v _81395_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37127_[0] (net)
                  0.15    0.00    5.09 v _81396_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.12    0.54    5.63 ^ _81396_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37130_[0] (net)
                  0.12    0.00    5.63 ^ _55180_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.70 v _55180_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _46511_[0] (net)
                  0.08    0.00    5.70 v _85131_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.28    5.98 v _85131_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _46513_[0] (net)
                  0.17    0.00    5.98 v _59401_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.19    6.17 ^ _59401_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07948_ (net)
                  0.29    0.00    6.17 ^ _59409_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.09    6.26 v _59409_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07955_ (net)
                  0.14    0.00    6.26 v _59410_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.19    6.45 v _59410_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07956_ (net)
                  0.08    0.00    6.45 v _59411_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.04    0.09    0.20    6.65 v _59411_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _07957_ (net)
                  0.09    0.00    6.65 v _59416_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.30    0.21    6.86 ^ _59416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07961_ (net)
                  0.30    0.00    6.86 ^ _59434_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    6.95 v _59434_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07977_ (net)
                  0.14    0.00    6.95 v _59435_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.14    7.09 ^ _59435_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07978_ (net)
                  0.19    0.00    7.09 ^ _59436_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    7.35 v _59436_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _07979_ (net)
                  0.08    0.00    7.35 v _59437_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    7.56 v _59437_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00539_ (net)
                  0.08    0.00    7.56 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.56   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.35    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    7.68 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    7.68 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.25    0.12    0.18    7.85 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.00    7.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.25    0.25    8.10 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.25    0.00    8.10 ^ clkbuf_6_46_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.20    8.30 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_46_0_clk (net)
                  0.12    0.00    8.30 ^ clkbuf_8_185__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.12    0.17    8.46 ^ clkbuf_8_185__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_185__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    8.46   clock reconvergence pessimism
                         -0.07    8.39   library setup time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                 -7.56   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.19    0.45    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.45    0.00    1.83 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.35    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    7.68 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    7.68 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.11    0.17    7.85 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    7.85 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.25    0.24    8.09 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.25    0.00    8.09 ^ clkbuf_6_26_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.27    0.12    0.20    8.29 ^ clkbuf_6_26_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_26_0_clk (net)
                  0.12    0.00    8.29 ^ clkbuf_8_106__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.12    0.17    8.46 ^ clkbuf_8_106__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_106__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.ddin[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    8.46   clock reconvergence pessimism
                          0.03    8.49   library recovery time
                                  8.49   data required time
-----------------------------------------------------------------------------
                                  8.49   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  6.66   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.35    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.25    0.12    0.18    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.00    0.35 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.61    0.25    0.24    0.60 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.25    0.00    0.60 ^ clkbuf_6_38_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.19    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_38_0_clk (net)
                  0.12    0.00    0.79 ^ clkbuf_8_155__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.35    0.15    0.19    0.98 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_155__leaf_clk (net)
                  0.15    0.00    0.98 ^ clkbuf_leaf_2638_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.02    0.04    0.12    1.10 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2638_clk (net)
                  0.04    0.00    1.10 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.09    1.02    2.13 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.09    0.00    2.13 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    3.00    0.78    0.60    2.73 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.78    0.00    2.73 v place1056/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    26    0.73    0.19    0.40    3.13 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1056 (net)
                  0.19    0.00    3.13 v _50021_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.08    0.34    0.22    3.35 ^ _50021_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _04852_ (net)
                  0.34    0.00    3.35 ^ _53882_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.02    0.10    0.32    3.67 v _53882_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _46507_[0] (net)
                  0.10    0.00    3.67 v _85130_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.01    0.09    0.33    3.99 ^ _85130_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _46509_[0] (net)
                  0.09    0.00    3.99 ^ _55551_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.07 v _55551_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _37119_[0] (net)
                  0.09    0.00    4.07 v _81393_/B (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.56    4.63 ^ _81393_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37122_[0] (net)
                  0.14    0.00    4.63 ^ _81395_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.15    0.45    5.09 v _81395_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37127_[0] (net)
                  0.15    0.00    5.09 v _81396_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.12    0.54    5.63 ^ _81396_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _37130_[0] (net)
                  0.12    0.00    5.63 ^ _55180_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.70 v _55180_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _46511_[0] (net)
                  0.08    0.00    5.70 v _85131_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.06    0.17    0.28    5.98 v _85131_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _46513_[0] (net)
                  0.17    0.00    5.98 v _59401_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.19    6.17 ^ _59401_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07948_ (net)
                  0.29    0.00    6.17 ^ _59409_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.14    0.09    6.26 v _59409_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07955_ (net)
                  0.14    0.00    6.26 v _59410_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.08    0.19    6.45 v _59410_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07956_ (net)
                  0.08    0.00    6.45 v _59411_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.04    0.09    0.20    6.65 v _59411_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _07957_ (net)
                  0.09    0.00    6.65 v _59416_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.30    0.21    6.86 ^ _59416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07961_ (net)
                  0.30    0.00    6.86 ^ _59434_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    6.95 v _59434_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07977_ (net)
                  0.14    0.00    6.95 v _59435_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.14    7.09 ^ _59435_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07978_ (net)
                  0.19    0.00    7.09 ^ _59436_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    7.35 v _59436_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _07979_ (net)
                  0.08    0.00    7.35 v _59437_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    7.56 v _59437_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00539_ (net)
                  0.08    0.00    7.56 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.56   data arrival time

                          7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock source latency
     1    0.35    0.00    0.00    7.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    7.50 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.16    0.18    7.68 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.16    0.00    7.68 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.25    0.12    0.18    7.85 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.12    0.00    7.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.63    0.25    0.25    8.10 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.25    0.00    8.10 ^ clkbuf_6_46_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.12    0.20    8.30 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_6_46_0_clk (net)
                  0.12    0.00    8.30 ^ clkbuf_8_185__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.25    0.12    0.17    8.46 ^ clkbuf_8_185__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_8_185__leaf_clk (net)
                  0.12    0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    8.46   clock reconvergence pessimism
                         -0.07    8.39   library setup time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                 -7.56   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.8220875263214111

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2936

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.18110722303390503

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8118

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.60 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.79 ^ clkbuf_6_38_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.98 ^ clkbuf_8_155__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    1.10 ^ clkbuf_leaf_2638_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.10 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   1.02    2.13 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    2.73 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   0.40    3.13 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.22    3.35 ^ _50021_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.32    3.67 v _53882_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.33    3.99 ^ _85130_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.08    4.07 v _55551_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.56    4.63 ^ _81393_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.45    5.09 v _81395_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.54    5.63 ^ _81396_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    5.70 v _55180_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.28    5.98 v _85131_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.19    6.17 ^ _59401_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    6.26 v _59409_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.19    6.45 v _59410_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.20    6.65 v _59411_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
   0.21    6.86 ^ _59416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.09    6.95 v _59434_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.14    7.09 ^ _59435_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    7.35 v _59436_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    7.56 v _59437_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.56 v fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.56   data arrival time

   7.50    7.50   clock clk (rise edge)
   0.00    7.50   clock source latency
   0.00    7.50 ^ clk (in)
   0.18    7.68 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    7.85 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    8.10 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    8.30 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    8.46 ^ clkbuf_8_185__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    8.46 ^ fdct_zigzag.dct_mod.dct_block_1.dct_unit_4.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    8.46   clock reconvergence pessimism
  -0.07    8.39   library setup time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
          -7.56   data arrival time
---------------------------------------------------------
           0.83   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rle.rle.amp[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.rz1.amp[3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    0.79 ^ clkbuf_6_62_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.25    1.04 ^ clkbuf_8_251__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.04 ^ rle.rle.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.45 ^ rle.rle.amp[3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.16    1.61 ^ _77006_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.61 ^ rle.rz1.amp[3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.61   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.59 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    0.79 ^ clkbuf_6_63_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    1.13 ^ clkbuf_8_254__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    1.29 ^ clkbuf_leaf_1387_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.29 ^ rle.rz1.amp[3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.29   clock reconvergence pessimism
   0.02    1.31   library hold time
           1.31   data required time
---------------------------------------------------------
           1.31   data required time
          -1.61   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.9555

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
1.2940

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
7.5596

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.8306

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
10.987354

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e+00   4.14e-01   2.58e-06   1.55e+00   7.3%
Combinational          1.15e+01   5.69e+00   9.24e-06   1.71e+01  81.1%
Clock                  1.83e+00   6.03e-01   2.00e-06   2.44e+00  11.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e+01   6.71e+00   1.38e-05   2.11e+01 100.0%
                          68.2%      31.8%       0.0%
