
Run the system verilog version of the design: 

To run the example:
	Use Makefile
