{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729618238534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729618238534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 01:30:38 2024 " "Processing started: Wed Oct 23 01:30:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729618238534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729618238534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_top -c AES_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_top -c AES_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729618238534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729618238704 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte Keyexpansion.v(76) " "Verilog HDL Declaration warning at Keyexpansion.v(76): \"byte\" is SystemVerilog-2005 keyword" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 76 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1729618238729 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit Keyexpansion.v(78) " "Verilog HDL Declaration warning at Keyexpansion.v(78): \"bit\" is SystemVerilog-2005 keyword" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 78 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1729618238729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyexpansion " "Found entity 1: Keyexpansion" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729618238730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729618238730 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte SBox.v(39) " "Verilog HDL Declaration warning at SBox.v(39): \"byte\" is SystemVerilog-2005 keyword" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1729618238732 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit SBox.v(41) " "Verilog HDL Declaration warning at SBox.v(41): \"bit\" is SystemVerilog-2005 keyword" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 41 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1729618238732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729618238732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729618238732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.v" "" { Text "C:/altera/13.1/AES/MixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729618238736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729618238736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gfm.v 1 1 " "Found 1 design units, including 1 entities, in source file gfm.v" { { "Info" "ISGN_ENTITY_NAME" "1 GFM " "Found entity 1: GFM" {  } { { "GFM.v" "" { Text "C:/altera/13.1/AES/GFM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729618238737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729618238737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AES_top.v(73) " "Verilog HDL information at AES_top.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "AES_top.v" "" { Text "C:/altera/13.1/AES/AES_top.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1729618238738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "round ROUND AES_top.v(16) " "Verilog HDL Declaration information at AES_top.v(16): object \"round\" differs only in case from object \"ROUND\" in the same scope" {  } { { "AES_top.v" "" { Text "C:/altera/13.1/AES/AES_top.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729618238738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_top " "Found entity 1: AES_top" {  } { { "AES_top.v" "" { Text "C:/altera/13.1/AES/AES_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729618238738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729618238738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_top " "Elaborating entity \"AES_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729618238756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AES_top.v(126) " "Verilog HDL assignment warning at AES_top.v(126): truncated value with size 32 to match size of target (4)" {  } { { "AES_top.v" "" { Text "C:/altera/13.1/AES/AES_top.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238759 "|AES_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyexpansion Keyexpansion:key_expansion " "Elaborating entity \"Keyexpansion\" for hierarchy \"Keyexpansion:key_expansion\"" {  } { { "AES_top.v" "key_expansion" { Text "C:/altera/13.1/AES/AES_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729618238824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyexpansion.v(36) " "Verilog HDL assignment warning at Keyexpansion.v(36): truncated value with size 32 to match size of target (8)" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyexpansion.v(84) " "Verilog HDL assignment warning at Keyexpansion.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyexpansion.v(87) " "Verilog HDL assignment warning at Keyexpansion.v(87): truncated value with size 32 to match size of target (8)" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyexpansion.v(102) " "Verilog HDL assignment warning at Keyexpansion.v(102): truncated value with size 32 to match size of target (4)" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rcon.data_a 0 Keyexpansion.v(8) " "Net \"Rcon.data_a\" at Keyexpansion.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rcon.waddr_a 0 Keyexpansion.v(8) " "Net \"Rcon.waddr_a\" at Keyexpansion.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rcon.we_a 0 Keyexpansion.v(8) " "Net \"Rcon.we_a\" at Keyexpansion.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Keyexpansion.v" "" { Text "C:/altera/13.1/AES/Keyexpansion.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1729618238837 "|AES_top|Keyexpansion:key_expansion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBox SBox:Sbox_inst " "Elaborating entity \"SBox\" for hierarchy \"SBox:Sbox_inst\"" {  } { { "AES_top.v" "Sbox_inst" { Text "C:/altera/13.1/AES/AES_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729618238837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBox.v(18) " "Verilog HDL assignment warning at SBox.v(18): truncated value with size 32 to match size of target (8)" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238866 "|AES_top|SBox:Sbox_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SBox.v(48) " "Verilog HDL assignment warning at SBox.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238866 "|AES_top|SBox:Sbox_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SBox.v(51) " "Verilog HDL assignment warning at SBox.v(51): truncated value with size 32 to match size of target (8)" {  } { { "SBox.v" "" { Text "C:/altera/13.1/AES/SBox.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1729618238866 "|AES_top|SBox:Sbox_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns MixColumns:Mix_inst " "Elaborating entity \"MixColumns\" for hierarchy \"MixColumns:Mix_inst\"" {  } { { "AES_top.v" "Mix_inst" { Text "C:/altera/13.1/AES/AES_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729618238868 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1729618238871 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "GFM " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"GFM\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1729618238871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GFM MixColumns:Mix_inst\|GFM:row_loop\[0\].col_loop\[0\].gfm_loop\[0\].gfm_inst " "Elaborating entity \"GFM\" for hierarchy \"MixColumns:Mix_inst\|GFM:row_loop\[0\].col_loop\[0\].gfm_loop\[0\].gfm_inst\"" {  } { { "MixColumns.v" "row_loop\[0\].col_loop\[0\].gfm_loop\[0\].gfm_inst" { Text "C:/altera/13.1/AES/MixColumns.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729618238872 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Keyexpansion:key_expansion\|Rcon " "RAM logic \"Keyexpansion:key_expansion\|Rcon\" is uninferred due to inappropriate RAM size" {  } { { "Keyexpansion.v" "Rcon" { Text "C:/altera/13.1/AES/Keyexpansion.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1729618240140 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1729618240140 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/altera/13.1/AES/db/AES_top.ram0_Keyexpansion_f6c79a68.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/altera/13.1/AES/db/AES_top.ram0_Keyexpansion_f6c79a68.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1729618240141 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "AES_top.v" "" { Text "C:/altera/13.1/AES/AES_top.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729618245284 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729618245284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1729618258213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1729618326653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/AES/output_files/AES_top.map.smsg " "Generated suppressed messages file C:/altera/13.1/AES/output_files/AES_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729618327228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729618328048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729618328048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9423 " "Implemented 9423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "259 " "Implemented 259 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729618329051 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729618329051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9035 " "Implemented 9035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729618329051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729618329051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729618329104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 01:32:09 2024 " "Processing ended: Wed Oct 23 01:32:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729618329104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729618329104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729618329104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729618329104 ""}
