#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  7 13:08:56 2018
# Process ID: 11648
# Current directory: C:/Users/MikeL/Desktop/colins_lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6416 C:\Users\MikeL\Desktop\colins_lab4\lab4\lab4.xpr
# Log file: C:/Users/MikeL/Desktop/colins_lab4/lab4/vivado.log
# Journal file: C:/Users/MikeL/Desktop/colins_lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/cpu_design_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/cpu_design_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  7 13:09:39 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  7 13:09:39 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 798.348 ; gain = 9.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 835.320 ; gain = 0.609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design
INFO: [VRFC 10-2458] undeclared symbol wmem, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol regrt, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:23]
INFO: [VRFC 10-2458] undeclared symbol ID_EX, assumed default net type wire [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SgnExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_design_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 229ab7e2124346ad9f14d7a2aaf3325f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_design_tb_behav xil_defaultlib.cpu_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port pc [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v:11]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 109 for port ID_EX [C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v:31]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/cpu_design.v" Line 1. Module cpu_design doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/instruction_fetch.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/mux.v" Line 1. Module mux1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/e.v" Line 1. Module SgnExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sources_1/new/ID_EXE.v" Line 1. Module ID_EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.SgnExt
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.cpu_design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_design_tb_behav -key {Behavioral:sim_1:Functional:cpu_design_tb} -tclbatch {cpu_design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cpu_design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "C:/Users/MikeL/Desktop/colins_lab4/lab4/lab4.srcs/sim_1/new/cpu_design_tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 13:34:52 2018...
