--------------------
Cycle:1

IF Unit:
	Waiting Instruction: 
	Executed Instruction: 
Pre-Issue Buffer:
	Entry 0:[SLL	R10, R1, #2]
	Entry 1:[LW	R3, 172(R10)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
--------------------
Cycle:2

IF Unit:
	Waiting Instruction: 
	Executed Instruction: J	#64
Pre-Issue Buffer:
	Entry 0:[SLL	R10, R1, #2]
	Entry 1:[LW	R3, 172(R10)]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
