============================================================
Initial memory state
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
Initial register state
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000
============================================================
Start of Program
============================================================
Executando: DUP
Cycle 1
ir = 00110101 000001001 00 0100
b = sp
c = MAR, SP

> Registers before instruction
*******************************
mar = 00000000000000000000000000000100
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000100
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000101
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000101
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 2
ir = 00110100 000000010 10 0111
b = tos
c = MDR

> Registers before instruction
*******************************
mar = 00000000000000000000000000000101
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000101
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000101
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000101
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Executando: DUP
Cycle 3
ir = 00110101 000001001 00 0100
b = sp
c = MAR, SP

> Registers before instruction
*******************************
mar = 00000000000000000000000000000101
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000101
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 4
ir = 00110100 000000010 10 0111
b = tos
c = MDR

> Registers before instruction
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000001
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Executando: BIPUSH 10011001
Cycle 5
ir = 00110101 000001001 00 0100
b = sp
c = MAR, SP

> Registers before instruction
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000010
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000010
mbr = 00000000
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 6
ir = 10011001 000000000 11 0000
b = mdr
c = (nenhum)

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000010
mbr = 00000000
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000010
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010011001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 7
ir = 00111000 001000010 10 0000
b = mdr
c = MDR, TOS

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000001000
pc = 00000000000000000000000000000010
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010011001

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000010
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010011001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Executando: ILOAD 2
Cycle 8
ir = 00110100 100000000 00 0101
b = lv
c = H

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010011001

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 9
ir = 00111001 100000000 00 0000
b = mdr
c = H

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000001

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000010

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 10
ir = 00111001 100000000 00 0000
b = mdr
c = H

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000010

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 11
ir = 00111000 000000001 01 0000
b = mdr
c = MAR

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010011001
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Registers after instruction
*******************************
mar = 00000000000000000000000000000011
mdr = 00000000000000000000000000000100
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 12
ir = 00110101 000001001 10 0100
b = sp
c = MAR, SP

> Registers before instruction
*******************************
mar = 00000000000000000000000000000011
mdr = 00000000000000000000000000000100
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Registers after instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000000000100
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000100
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 13
ir = 00110100 001000000 00 0000
b = mdr
c = TOS

> Registers before instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000000000100
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010011001
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Registers after instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000000000100
pc = 00000000000000000000000000000011
mbr = 10011001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000001
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000000100
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000011

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000000001000
00000000000000000000000010011001
00000000000000000000000000000100
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
No more lines, EOP.
Final PC = 00000000000000000000000000000101
