{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671247521803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671247521803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 00:25:21 2022 " "Processing started: Sat Dec 17 00:25:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671247521803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247521803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247521804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671247522219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671247522219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificasenha.v 1 1 " "Found 1 design units, including 1 entities, in source file verificasenha.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerificaSenha " "Found entity 1: VerificaSenha" {  } { { "VerificaSenha.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/VerificaSenha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlafluxo.v 1 1 " "Found 1 design units, including 1 entities, in source file controlafluxo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlaFluxo " "Found entity 1: ControlaFluxo" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorDisplay " "Found entity 1: DecodificadorDisplay" {  } { { "DecodificadorDisplay.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/DecodificadorDisplay.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "casedisplay7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file casedisplay7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 CaseDisplay7Segmentos " "Found entity 1: CaseDisplay7Segmentos" {  } { { "CaseDisplay7Segmentos.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/CaseDisplay7Segmentos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DigitoAceso.v(10) " "Verilog HDL information at DigitoAceso.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "DigitoAceso.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/DigitoAceso.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671247532567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitoaceso.v 1 1 " "Found 1 design units, including 1 entities, in source file digitoaceso.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitoAceso " "Found entity 1: DigitoAceso" {  } { { "DigitoAceso.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/DigitoAceso.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymodule.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Found entity 1: DisplayModule" {  } { { "DisplayModule.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/DisplayModule.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopT " "Found entity 1: FlipFlopT" {  } { { "FlipFlopT.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/FlipFlopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532571 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 ContaAte20.v(6) " "Verilog HDL Expression warning at ContaAte20.v(6): truncated literal to match 28 bits" {  } { { "ContaAte20.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ContaAte20.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1671247532573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contaate20.v 1 1 " "Found 1 design units, including 1 entities, in source file contaate20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContaAte20 " "Found entity 1: ContaAte20" {  } { { "ContaAte20.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ContaAte20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemealy.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMealy " "Found entity 1: LevelToPulseMealy" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/LevelToPulseMealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencia700hz.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencia700hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia700Hz " "Found entity 1: Frequencia700Hz" {  } { { "Frequencia700Hz.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/Frequencia700Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk teste1.v(3) " "Verilog HDL Declaration information at teste1.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "teste1.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/teste1.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671247532582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste1.v 1 1 " "Found 1 design units, including 1 entities, in source file teste1.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste1.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/teste1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencia200hz.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencia200hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia200Hz " "Found entity 1: Frequencia200Hz" {  } { { "Frequencia200Hz.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/Frequencia200Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencia1s.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencia1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia1S " "Found entity 1: Frequencia1S" {  } { { "Frequencia1S.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/Frequencia1S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fazpiscar.v 1 1 " "Found 1 design units, including 1 entities, in source file fazpiscar.v" { { "Info" "ISGN_ENTITY_NAME" "1 FazPiscar " "Found entity 1: FazPiscar" {  } { { "FazPiscar.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/FazPiscar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671247532588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532588 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bloqueado Main.v(23) " "Verilog HDL Implicit Net warning at Main.v(23): created implicit net for \"Bloqueado\"" {  } { { "Main.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/Main.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671247532588 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste1.v(8) " "Verilog HDL Instantiation warning at teste1.v(8): instance has no name" {  } { { "teste1.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/teste1.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671247532590 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste1.v(10) " "Verilog HDL Instantiation warning at teste1.v(10): instance has no name" {  } { { "teste1.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/teste1.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671247532590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlaFluxo " "Elaborating entity \"ControlaFluxo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671247532634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(12) " "Verilog HDL assignment warning at ControlaFluxo.v(12): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(17) " "Verilog HDL assignment warning at ControlaFluxo.v(17): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(19) " "Verilog HDL assignment warning at ControlaFluxo.v(19): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(23) " "Verilog HDL assignment warning at ControlaFluxo.v(23): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(25) " "Verilog HDL assignment warning at ControlaFluxo.v(25): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(27) " "Verilog HDL assignment warning at ControlaFluxo.v(27): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(29) " "Verilog HDL assignment warning at ControlaFluxo.v(29): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(33) " "Verilog HDL assignment warning at ControlaFluxo.v(33): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(35) " "Verilog HDL assignment warning at ControlaFluxo.v(35): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(37) " "Verilog HDL assignment warning at ControlaFluxo.v(37): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(41) " "Verilog HDL assignment warning at ControlaFluxo.v(41): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(43) " "Verilog HDL assignment warning at ControlaFluxo.v(43): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(47) " "Verilog HDL assignment warning at ControlaFluxo.v(47): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(49) " "Verilog HDL assignment warning at ControlaFluxo.v(49): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532636 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlaFluxo.v(52) " "Verilog HDL assignment warning at ControlaFluxo.v(52): truncated value with size 32 to match size of target (4)" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671247532637 "|Main|ControlaFluxo:MEFPrincipal"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "ControlaFluxo.v" "" { Text "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/ControlaFluxo.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671247532909 "|ControlaFluxo|state[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671247532909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671247532925 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671247532925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671247532925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671247532925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/output_files/PBL4.map.smsg " "Generated suppressed messages file C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/output_files/PBL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671247532992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 00:25:32 2022 " "Processing ended: Sat Dec 17 00:25:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671247532992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671247532992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671247532992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671247532992 ""}
