<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerInfo.h' l='29' ll='37' type='void llvm::CombinerInfo::CombinerInfo(bool AllowIllegalOps, bool ShouldLegalizeIllegal, const llvm::LegalizerInfo * LInfo, bool OptEnabled, bool OptSize, bool MinSize)'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='259' u='c' c='_ZN12_GLOBAL__N_132AArch64PostLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='627' u='c' c='_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='82' u='c' c='_ZN12_GLOBAL__N_131AArch64PreLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='279' u='c' c='_ZN12_GLOBAL__N_131AMDGPUPostLegalizerCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='47' u='c' c='_ZN12_GLOBAL__N_130AMDGPUPreLegalizerCombinerInfoC1EbbbPN4llvm14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='50' u='c' c='_ZN12_GLOBAL__N_125AMDGPURegBankCombinerInfoC1EbbbPKN4llvm19AMDGPULegalizerInfoEPNS1_14GISelKnownBitsEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='30' u='c' c='_ZN12_GLOBAL__N_128MipsPreLegalizerCombinerInfoC1Ev'/>
