Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ripplecarryadder_tb_behav xil_defaultlib.ripplecarryadder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3486] invalid context for genvar 'g' [D:/Codes/combinational circuits/ripplecarryadder/ripplecarryadder.srcs/sources_1/new/ripplecarryadder.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.ripplecarryadder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ripplecarryadder_tb_behav
