Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 20 11:10:27 2020
| Host         : DESKTOP-GHLJFHM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: bcd_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                19420        0.071        0.000                      0                19420        4.450        0.000                       0                 10008  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 4.950}        9.900           101.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.015        0.000                      0                19420        0.071        0.000                      0                19420        4.450        0.000                       0                 10008  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 2.639ns (27.501%)  route 6.957ns (72.499%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.699 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.608    14.701    PC[31]_i_1_n_3
    SLICE_X36Y61         FDCE                                         r  PC_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.432    14.699    clk_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  PC_reg[28]/C
                         clock pessimism              0.257    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.716    PC_reg[28]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 2.639ns (27.501%)  route 6.957ns (72.499%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.699 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.608    14.701    PC[31]_i_1_n_3
    SLICE_X36Y61         FDCE                                         r  PC_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.432    14.699    clk_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  PC_reg[29]/C
                         clock pessimism              0.257    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.716    PC_reg[29]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.639ns (27.678%)  route 6.896ns (72.322%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.703 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.547    14.640    PC[31]_i_1_n_3
    SLICE_X40Y58         FDCE                                         r  PC_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.436    14.703    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  PC_reg[12]/C
                         clock pessimism              0.257    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X40Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.720    PC_reg[12]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.639ns (27.678%)  route 6.896ns (72.322%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.703 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.547    14.640    PC[31]_i_1_n_3
    SLICE_X40Y58         FDCE                                         r  PC_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.436    14.703    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  PC_reg[18]/C
                         clock pessimism              0.257    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X40Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.720    PC_reg[18]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.639ns (27.678%)  route 6.896ns (72.322%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.703 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.547    14.640    PC[31]_i_1_n_3
    SLICE_X40Y58         FDCE                                         r  PC_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.436    14.703    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  PC_reg[26]/C
                         clock pessimism              0.257    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X40Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.720    PC_reg[26]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 2.639ns (27.678%)  route 6.896ns (72.322%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.703 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.547    14.640    PC[31]_i_1_n_3
    SLICE_X40Y58         FDCE                                         r  PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.436    14.703    clk_IBUF_BUFG
    SLICE_X40Y58         FDCE                                         r  PC_reg[2]/C
                         clock pessimism              0.257    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X40Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.720    PC_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            IF_ID_Instruction_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 2.639ns (27.939%)  route 6.807ns (72.061%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.700 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.782    13.226    BranchHazard
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    13.350 f  IF_ID_PC[31]_i_4/O
                         net (fo=1, routed)           0.291    13.641    loaduse/Stall0
    SLICE_X36Y61         LUT4 (Prop_lut4_I1_O)        0.124    13.765 r  IF_ID_PC[31]_i_1/O
                         net (fo=125, routed)         0.786    14.551    IF_ID_PC[31]_i_1_n_3
    SLICE_X32Y59         FDCE                                         r  IF_ID_Instruction_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.433    14.700    clk_IBUF_BUFG
    SLICE_X32Y59         FDCE                                         r  IF_ID_Instruction_reg[27]/C
                         clock pessimism              0.186    14.886    
                         clock uncertainty           -0.035    14.850    
    SLICE_X32Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.645    IF_ID_Instruction_reg[27]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            IF_ID_Instruction_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 2.639ns (27.939%)  route 6.807ns (72.061%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.700 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.782    13.226    BranchHazard
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    13.350 f  IF_ID_PC[31]_i_4/O
                         net (fo=1, routed)           0.291    13.641    loaduse/Stall0
    SLICE_X36Y61         LUT4 (Prop_lut4_I1_O)        0.124    13.765 r  IF_ID_PC[31]_i_1/O
                         net (fo=125, routed)         0.786    14.551    IF_ID_PC[31]_i_1_n_3
    SLICE_X33Y59         FDCE                                         r  IF_ID_Instruction_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.433    14.700    clk_IBUF_BUFG
    SLICE_X33Y59         FDCE                                         r  IF_ID_Instruction_reg[2]/C
                         clock pessimism              0.186    14.886    
                         clock uncertainty           -0.035    14.850    
    SLICE_X33Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.645    IF_ID_Instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            IF_ID_Instruction_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 2.639ns (27.939%)  route 6.807ns (72.061%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.700 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.782    13.226    BranchHazard
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    13.350 f  IF_ID_PC[31]_i_4/O
                         net (fo=1, routed)           0.291    13.641    loaduse/Stall0
    SLICE_X36Y61         LUT4 (Prop_lut4_I1_O)        0.124    13.765 r  IF_ID_PC[31]_i_1/O
                         net (fo=125, routed)         0.786    14.551    IF_ID_PC[31]_i_1_n_3
    SLICE_X33Y59         FDCE                                         r  IF_ID_Instruction_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.433    14.700    clk_IBUF_BUFG
    SLICE_X33Y59         FDCE                                         r  IF_ID_Instruction_reg[31]/C
                         clock pessimism              0.186    14.886    
                         clock uncertainty           -0.035    14.850    
    SLICE_X33Y59         FDCE (Setup_fdce_C_CE)      -0.205    14.645    IF_ID_Instruction_reg[31]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ID_EX_Rs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            PC_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.900ns  (CLK rise@9.900ns - CLK rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 2.639ns (27.632%)  route 6.912ns (72.368%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.702 - 9.900 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.559     5.105    clk_IBUF_BUFG
    SLICE_X53Y56         FDCE                                         r  ID_EX_Rs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDCE (Prop_fdce_C_Q)         0.419     5.524 f  ID_EX_Rs_reg[2]/Q
                         net (fo=3, routed)           0.862     6.385    ID_EX_Rs[2]
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.296     6.681 f  IF_ID_PC[2]_i_66/O
                         net (fo=2, routed)           0.507     7.189    IF_ID_PC[2]_i_66_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.313 r  IF_ID_PC[2]_i_40/O
                         net (fo=27, routed)          0.898     8.211    EXforwardA[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.335 r  EX_MEM_ALUOut[0]_i_18/O
                         net (fo=8, routed)           0.749     9.084    EX_MEM_ALUOut[0]_i_18_n_3
    SLICE_X50Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.208 r  IF_ID_PC[2]_i_17/O
                         net (fo=4, routed)           0.884    10.092    IF_ID_PC[2]_i_17_n_3
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.216 r  IF_ID_PC[2]_i_67/O
                         net (fo=1, routed)           0.000    10.216    IF_ID_PC[2]_i_67_n_3
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.617 r  IF_ID_PC_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.617    IF_ID_PC_reg[2]_i_56_n_3
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  IF_ID_PC_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.731    IF_ID_PC_reg[2]_i_31_n_3
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.959 r  IF_ID_PC_reg[2]_i_13/CO[2]
                         net (fo=2, routed)           0.468    11.427    branch_ctrl/data4
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.313    11.740 r  IF_ID_PC[2]_i_6/O
                         net (fo=3, routed)           0.580    12.319    IF_ID_PC[2]_i_6_n_3
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    12.443 r  ID_EX_MemRead_i_2/O
                         net (fo=142, routed)         0.669    13.112    BranchHazard
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.236 r  IF_ID_PC_next[30]_i_5/O
                         net (fo=37, routed)          0.732    13.969    ID_PCSrc[0]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    14.093 r  PC[31]_i_1/O
                         net (fo=32, routed)          0.563    14.655    PC[31]_i_1_n_3
    SLICE_X42Y59         FDCE                                         r  PC_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        9.900     9.900 r  
    P17                                               0.000     9.900 r  clk (IN)
                         net (fo=0)                   0.000     9.900    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.308 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.176    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.267 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       1.435    14.702    clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  PC_reg[11]/C
                         clock pessimism              0.257    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X42Y59         FDCE (Setup_fdce_C_CE)      -0.169    14.755    PC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.655    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            TH_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.237%)  route 0.216ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.562     1.468    clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  EX_MEM_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  EX_MEM_Data_In_reg[27]/Q
                         net (fo=66, routed)          0.216     1.812    EX_MEM_Data_In[27]
    SLICE_X34Y52         FDCE                                         r  TH_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.829     1.981    clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  TH_reg[27]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.010     1.741    TH_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            TH_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.545%)  route 0.213ns (62.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.562     1.468    clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  EX_MEM_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  EX_MEM_Data_In_reg[10]/Q
                         net (fo=66, routed)          0.213     1.809    EX_MEM_Data_In[10]
    SLICE_X28Y49         FDCE                                         r  TH_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.834     1.985    clk_IBUF_BUFG
    SLICE_X28Y49         FDCE                                         r  TH_reg[10]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X28Y49         FDCE (Hold_fdce_C_D)        -0.007     1.733    TH_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[25]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[79][25]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.810%)  route 0.240ns (65.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.562     1.468    clk_IBUF_BUFG
    SLICE_X44Y54         FDCE                                         r  EX_MEM_Data_In_reg[25]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  EX_MEM_Data_In_reg[25]_rep__0/Q
                         net (fo=64, routed)          0.240     1.836    data_memory/RAM_data_reg[65][31]_0[25]
    SLICE_X45Y46         FDRE                                         r  data_memory/RAM_data_reg[79][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.834     1.985    data_memory/clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  data_memory/RAM_data_reg[79][25]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.019     1.759    data_memory/RAM_data_reg[79][25]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TL_next_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            TL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.983%)  route 0.279ns (60.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.564     1.470    clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  TL_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  TL_next_reg[4]/Q
                         net (fo=1, routed)           0.279     1.890    TL_next_reg_n_3_[4]
    SLICE_X38Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.935 r  TL[4]_i_1/O
                         net (fo=1, routed)           0.000     1.935    p_0_in__0[4]
    SLICE_X38Y48         FDCE                                         r  TL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.833     1.984    clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  TL_reg[4]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.121     1.855    TL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[15]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[145][15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.772%)  route 0.264ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.560     1.466    clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  EX_MEM_Data_In_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  EX_MEM_Data_In_reg[15]_rep/Q
                         net (fo=64, routed)          0.264     1.871    data_memory/RAM_data_reg[129][31]_0[15]
    SLICE_X30Y8          FDCE                                         r  data_memory/RAM_data_reg[145][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.831     1.982    data_memory/clk_IBUF_BUFG
    SLICE_X30Y8          FDCE                                         r  data_memory/RAM_data_reg[145][15]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X30Y8          FDCE (Hold_fdce_C_D)         0.059     1.791    data_memory/RAM_data_reg[145][15]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            TL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.226ns (48.447%)  route 0.240ns (51.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.564     1.470    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  EX_MEM_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  EX_MEM_Data_In_reg[2]/Q
                         net (fo=4, routed)           0.240     1.838    EX_MEM_Data_In[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.098     1.936 r  TL[2]_i_1/O
                         net (fo=1, routed)           0.000     1.936    p_0_in__0[2]
    SLICE_X38Y48         FDCE                                         r  TL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.833     1.984    clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  TL_reg[2]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X38Y48         FDCE (Hold_fdce_C_D)         0.120     1.854    TL_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            TH_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.229%)  route 0.271ns (65.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.564     1.470    clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  EX_MEM_Data_In_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  EX_MEM_Data_In_reg[26]/Q
                         net (fo=66, routed)          0.271     1.882    EX_MEM_Data_In[26]
    SLICE_X34Y52         FDCE                                         r  TH_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.829     1.981    clk_IBUF_BUFG
    SLICE_X34Y52         FDCE                                         r  TH_reg[26]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.063     1.799    TH_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[24]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[17][24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.131%)  route 0.285ns (66.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.564     1.470    clk_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  EX_MEM_Data_In_reg[24]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  EX_MEM_Data_In_reg[24]_rep__1/Q
                         net (fo=64, routed)          0.285     1.896    data_memory/RAM_data_reg[1][31]_0[24]
    SLICE_X41Y50         FDRE                                         r  data_memory/RAM_data_reg[17][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.832     1.983    data_memory/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  data_memory/RAM_data_reg[17][24]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070     1.808    data_memory/RAM_data_reg[17][24]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 EX_MEM_Data_In_reg[24]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            data_memory/RAM_data_reg[114][24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.524%)  route 0.243ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.564     1.470    clk_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  EX_MEM_Data_In_reg[24]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  EX_MEM_Data_In_reg[24]_rep__0/Q
                         net (fo=64, routed)          0.243     1.841    data_memory/RAM_data_reg[65][31]_0[24]
    SLICE_X32Y50         FDRE                                         r  data_memory/RAM_data_reg[114][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.830     1.982    data_memory/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  data_memory/RAM_data_reg[114][24]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.013     1.750    data_memory/RAM_data_reg[114][24]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Destination:            IF_ID_PC_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@4.950ns period=9.900ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.184ns (37.739%)  route 0.304ns (62.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.559     1.465    clk_IBUF_BUFG
    SLICE_X40Y60         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  PC_reg[27]/Q
                         net (fo=2, routed)           0.304     1.910    PC_reg_n_3_[27]
    SLICE_X34Y60         LUT2 (Prop_lut2_I0_O)        0.043     1.953 r  IF_ID_PC[27]_i_1/O
                         net (fo=1, routed)           0.000     1.953    IF_ID_PC[27]_i_1_n_3
    SLICE_X34Y60         FDCE                                         r  IF_ID_PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=10007, routed)       0.826     1.978    clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  IF_ID_PC_reg[27]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X34Y60         FDCE (Hold_fdce_C_D)         0.131     1.859    IF_ID_PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.950 }
Period(ns):         9.900
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.900       7.745      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X40Y62   ID_EX_PC_next_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X40Y62   ID_EX_PC_next_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X42Y60   ID_EX_PC_next_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X42Y63   ID_EX_PC_next_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X42Y63   ID_EX_PC_next_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X38Y61   ID_EX_PC_next_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X39Y57   ID_EX_PC_next_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X39Y57   ID_EX_PC_next_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         9.900       8.900      SLICE_X40Y57   ID_EX_PC_next_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y57   ID_EX_PC_next_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y57   ID_EX_PC_next_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X40Y57   ID_EX_PC_next_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X40Y57   ID_EX_PC_next_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y57   ID_EX_PC_next_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X39Y57   ID_EX_PC_next_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X38Y58   ID_EX_PC_next_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X30Y51   TH_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X34Y52   TH_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X30Y51   TH_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X30Y51   TH_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X30Y51   TH_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X30Y51   TH_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y49   TH_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.950       4.450      SLICE_X28Y48   TH_reg[9]/C



