$date
	Sun Jun 18 00:30:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_FIFO $end
$scope module fifo $end
$var wire 8 ! Data [7:0] $end
$var wire 1 " RD $end
$var wire 1 " WD $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 4 % Count [3:0] $end
$var reg 8 & DataOut [7:0] $end
$var reg 1 ' Empty $end
$var reg 1 ( Full $end
$var reg 3 ) rd_ptr [2:0] $end
$var reg 3 * wd_ptr [2:0] $end
$scope begin Pointer $end
$upscope $end
$scope begin ReadLogic $end
$upscope $end
$scope begin WriteLogic $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
x(
x'
bx &
b0 %
z$
0#
0"
b1010 !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
