##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM_Engine
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Joystick_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Joystick_IntClock:R)
		5.2::Critical Path Report for (Clock_PWM_Engine:R vs. Clock_PWM_Engine:R)
		5.3::Critical Path Report for (UART_Joystick_IntClock:R vs. UART_Joystick_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ADC_JoyStick_theACLK                  | N/A                   | Target: 1.20 MHz   | 
Clock: ADC_JoyStick_theACLK(fixed-function)  | N/A                   | Target: 1.20 MHz   | 
Clock: Clock_PWM_Engine                      | Frequency: 79.52 MHz  | Target: 1.20 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 59.56 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Joystick_IntClock                | Frequency: 55.77 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM_Engine        Clock_PWM_Engine        833333           820758      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               UART_Joystick_IntClock  41666.7          24878       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Joystick_IntClock  UART_Joystick_IntClock  1.08333e+006     1065403     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase          
--------------------  ------------  ------------------------  
Pin_RGB_Green(0)_PAD  24037         Clock_PWM_Engine:R        
Tx_uart(0)_PAD        30718         UART_Joystick_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM_Engine
**********************************************
Clock: Clock_PWM_Engine
Frequency: 79.52 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 820758p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -6060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  820758  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4225   6515  820758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13319
-------------------------------------   ----- 
End-of-path arrival time (ps)           13319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5670   7679  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  11029  24878  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13319  24878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Joystick_IntClock
****************************************************
Clock: UART_Joystick_IntClock
Frequency: 55.77 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4905   6155  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9505  1065403  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  11740  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Joystick_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13319
-------------------------------------   ----- 
End-of-path arrival time (ps)           13319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5670   7679  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  11029  24878  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13319  24878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM_Engine:R vs. Clock_PWM_Engine:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 820758p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -6060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  820758  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4225   6515  820758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (UART_Joystick_IntClock:R vs. UART_Joystick_IntClock:R)
*************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4905   6155  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9505  1065403  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  11740  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24878p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13319
-------------------------------------   ----- 
End-of-path arrival time (ps)           13319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5670   7679  24878  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  11029  24878  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13319  24878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 29567p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8590
-------------------------------------   ---- 
End-of-path arrival time (ps)           8590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                            iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_8  macrocell19   6581   8590  29567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                            iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_9  macrocell16   5670   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_6  macrocell24   5670   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_3  macrocell22   4972   6981  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_2  macrocell23   4972   6981  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_last\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_last\/clock_0
Path slack     : 31175p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                         iocell4       2009   2009  24878  RISE       1
\UART_Joystick:BUART:rx_last\/main_0  macrocell25   4972   6981  31175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_last\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 820758p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -6060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  820758  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4225   6515  820758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 821243p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   832833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11590
-------------------------------------   ----- 
End-of-path arrival time (ps)           11590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  820758  RISE       1
\PWM_Engine:PWMUDB:status_2\/main_1          macrocell9      3635   5925  821243  RISE       1
\PWM_Engine:PWMUDB:status_2\/q               macrocell9      3350   9275  821243  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2315  11590  821243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:runmode_enable\/q
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 823143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -6060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  823047  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2881   4131  823143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Engine:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:prevCompare1\/clock_0
Path slack     : 825023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  825023  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/main_0    macrocell27     2290   4800  825023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Engine:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Engine:PWMUDB:status_0\/clock_0
Path slack     : 825023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  825023  RISE       1
\PWM_Engine:PWMUDB:status_0\/main_1        macrocell28     2290   4800  825023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_63/main_1
Capture Clock  : Net_63/clock_0
Path slack     : 825023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  825023  RISE       1
Net_63/main_1                              macrocell29     2290   4800  825023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_63/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:runmode_enable\/q
Path End       : Net_63/main_0
Capture Clock  : Net_63/clock_0
Path slack     : 825698p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  823047  RISE       1
Net_63/main_0                         macrocell29   2875   4125  825698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_63/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Engine:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:runmode_enable\/clock_0
Path slack     : 826278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  826278  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/main_0      macrocell26    2336   3546  826278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:prevCompare1\/q
Path End       : \PWM_Engine:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:status_0\/clock_0
Path slack     : 826282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  826282  RISE       1
\PWM_Engine:PWMUDB:status_0\/main_0  macrocell28   2291   3541  826282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:status_0\/q
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 829288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   833333
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:status_0\/q               macrocell28    1250   1250  829288  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2296   3546  829288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065403p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4905   6155  1065403  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9505  1065403  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  11740  1065403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Joystick:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11604
-------------------------------------   ----- 
End-of-path arrival time (ps)           11604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q     macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_counter_load\/main_0  macrocell5    4693   5943  1066369  RISE       1
\UART_Joystick:BUART:rx_counter_load\/q       macrocell5    3350   9293  1066369  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/load   count7cell    2312  11604  1066369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Joystick:BUART:sTX:TxSts\/clock
Path slack     : 1070274p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12559
-------------------------------------   ----- 
End-of-path arrival time (ps)           12559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070274  RISE       1
\UART_Joystick:BUART:tx_status_0\/main_3                 macrocell3      3378   6958  1070274  RISE       1
\UART_Joystick:BUART:tx_status_0\/q                      macrocell3      3350  10308  1070274  RISE       1
\UART_Joystick:BUART:sTX:TxSts\/status_0                 statusicell1    2251  12559  1070274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070675p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1066369  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5398   6648  1070675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Joystick:BUART:sRX:RxSts\/clock
Path slack     : 1070692p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070692  RISE       1
\UART_Joystick:BUART:rx_status_4\/main_1                 macrocell7      2881   6461  1070692  RISE       1
\UART_Joystick:BUART:rx_status_4\/q                      macrocell7      3350   9811  1070692  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/status_4                 statusicell2    2331  12142  1070692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071204p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                macrocell12     1250   1250  1065403  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4870   6120  1071204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1071777p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071777  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_5       macrocell17   6106   8046  1071777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1071785p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071777  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_5         macrocell16   6098   8038  1071785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1071960p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070274  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_3                  macrocell12     4283   7863  1071960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072432p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q                macrocell11     1250   1250  1066684  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3642   4892  1072432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1072580p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071777  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_5         macrocell18   5304   7244  1072580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1072580p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071777  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_5         macrocell19   5304   7244  1072580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1067028  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_4  macrocell12   5933   7183  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q      macrocell13   1250   1250  1067028  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_3  macrocell14   5933   7183  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073001p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1073001  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3072   4322  1073001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073010p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q                macrocell16     1250   1250  1068002  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3063   4313  1073010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1073183p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065403  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_1  macrocell11   5391   6641  1073183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1073183p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065403  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_1  macrocell13   5391   6641  1073183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1073184p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_0    macrocell16   5390   6640  1073184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1073184p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_0   macrocell24   5390   6640  1073184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Joystick:BUART:txn\/main_3
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1073226p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073226  RISE       1
\UART_Joystick:BUART:txn\/main_3                macrocell10     2228   6598  1073226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:txn\/main_4
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1073555p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q  macrocell13   1250   1250  1067028  RISE       1
\UART_Joystick:BUART:txn\/main_4    macrocell10   5019   6269  1073555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1073559p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1067028  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_3  macrocell11   5014   6264  1073559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1073559p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1067028  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_3  macrocell13   5014   6264  1073559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1073642p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_3  macrocell16   4931   6181  1073642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1073642p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q        macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_3  macrocell24   4931   6181  1073642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:txn\/main_6
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1073797p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q  macrocell14   1250   1250  1073797  RISE       1
\UART_Joystick:BUART:txn\/main_6   macrocell10   4776   6026  1073797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1073881p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_0  macrocell17   4693   5943  1073881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074004  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_6         macrocell18   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074004p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074004  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_6         macrocell19   3879   5819  1074004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:txn\/main_2
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1074085p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q  macrocell12   1250   1250  1065403  RISE       1
\UART_Joystick:BUART:txn\/main_2    macrocell10   4488   5738  1074085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074119p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3204
-------------------------------------   ---- 
End-of-path arrival time (ps)           3204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068068  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3014   3204  1074119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1074166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1066684  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_0  macrocell12   4407   5657  1074166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1074166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q      macrocell11   1250   1250  1066684  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_0  macrocell14   4407   5657  1074166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074183  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_7         macrocell18   3700   5640  1074183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074183p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074183  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_7         macrocell19   3700   5640  1074183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1074215p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q         macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_3  macrocell17   4359   5609  1074215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1074335p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1073797  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_5  macrocell11   4239   5489  1074335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1074335p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1073797  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_5  macrocell13   4239   5489  1074335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_1        macrocell22   3209   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_1        macrocell23   3209   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074675  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_0        macrocell22   3209   5149  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074675  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_0        macrocell23   3209   5149  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073001  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_2   macrocell18   3867   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074706p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073001  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_2   macrocell19   3867   5117  1074706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_1  macrocell18   3859   5109  1074714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_1  macrocell19   3859   5109  1074714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q               macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_1  macrocell21   3859   5109  1074714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074004  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_6       macrocell17   3143   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1074775p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074004  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_6         macrocell16   3108   5048  1074775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1066684  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_0  macrocell11   3626   4876  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1066684  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_0  macrocell13   3626   4876  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_last\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_last\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_last\/q          macrocell25   1250   1250  1074973  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_9  macrocell19   3601   4851  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075043p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_4  macrocell16   3531   4781  1075043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075043p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q        macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_4  macrocell24   3531   4781  1075043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074183  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_7       macrocell17   2829   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075075p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074183  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_7         macrocell16   2808   4748  1075075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:txn\/main_1
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q  macrocell11   1250   1250  1066684  RISE       1
\UART_Joystick:BUART:txn\/main_1    macrocell10   3491   4741  1075082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075163p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q         macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_4  macrocell17   3410   4660  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075404p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q      macrocell22   1250   1250  1069804  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_8  macrocell16   3170   4420  1075404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075404p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q       macrocell22   1250   1250  1069804  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_5  macrocell24   3170   4420  1075404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1069810  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_10  macrocell16   3164   4414  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1069810  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_7  macrocell24   3164   4414  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068068  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_2               macrocell12     4178   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068068  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_2                macrocell14     4178   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1073001  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_2  macrocell17   3061   4311  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q         macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_1  macrocell17   3059   4309  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074674  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_1   macrocell20   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074675  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_0   macrocell20   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_2   macrocell20   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075620p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073001  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_2   macrocell16   2953   4203  1075620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075620p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073001  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_2  macrocell24   2953   4203  1075620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_1  macrocell16   2944   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q        macrocell16   1250   1250  1068002  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_1  macrocell24   2944   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_0    macrocell18   2631   3881  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_0    macrocell19   2631   3881  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1066369  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_0  macrocell21   2631   3881  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_4  macrocell18   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_4  macrocell19   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075949p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q               macrocell19   1250   1250  1067651  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_3  macrocell21   2625   3875  1075949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1073797  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_5  macrocell12   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_3  macrocell18   2614   3864  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_3  macrocell19   2614   3864  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075959p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q               macrocell18   1250   1250  1066703  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_2  macrocell21   2614   3864  1075959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065403  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_1  macrocell12   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1076262p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q      macrocell12   1250   1250  1065403  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_1  macrocell14   2311   3561  1076262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_load_fifo\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076318p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3130
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1072505  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2635   3885  1076318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1076321p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q       macrocell22   1250   1250  1069804  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_2  macrocell22   2253   3503  1076321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1069810  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_4  macrocell22   2247   3497  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1069810  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_3  macrocell23   2247   3497  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:txn\/q
Path End       : \UART_Joystick:BUART:txn\/main_0
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1076340p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:txn\/q       macrocell10   1250   1250  1076340  RISE       1
\UART_Joystick:BUART:txn\/main_0  macrocell10   2234   3484  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068068  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_2               macrocell11     3288   3478  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068068  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_2               macrocell13     3288   3478  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1076952p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2871
-------------------------------------   ---- 
End-of-path arrival time (ps)           2871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076952  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_4               macrocell11     2681   2871  1076952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1076952p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2871
-------------------------------------   ---- 
End-of-path arrival time (ps)           2871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076952  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_4               macrocell13     2681   2871  1076952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:txn\/main_5
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1076953p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2871
-------------------------------------   ---- 
End-of-path arrival time (ps)           2871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076952  RISE       1
\UART_Joystick:BUART:txn\/main_5                      macrocell10     2681   2871  1076953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_status_3\/q
Path End       : \UART_Joystick:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Joystick:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_status_3\/q       macrocell24    1250   1250  1078652  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

