|subsistema2esquematico
inclk0 => block1:b2v_inst.inclk0
areset => block1:b2v_inst.areset
INICIO => coloress2:b2v_inst1.INICIO
MV => coloress2:b2v_inst1.MV
MINV => coloress2:b2v_inst1.MINV
TURNO => coloress2:b2v_inst1.TURNO
VF => coloress2:b2v_inst1.VF
VICTORIA => coloress2:b2v_inst1.VICTORIA
EMPATE => coloress2:b2v_inst1.EMPATE
POSICION[0] => coloress2:b2v_inst1.POSICION[0]
POSICION[1] => coloress2:b2v_inst1.POSICION[1]
POSICION[2] => coloress2:b2v_inst1.POSICION[2]
POSICION[3] => coloress2:b2v_inst1.POSICION[3]
SC1[0] => coloress2:b2v_inst1.SC1[0]
SC1[1] => coloress2:b2v_inst1.SC1[1]
SC1[2] => coloress2:b2v_inst1.SC1[2]
SC2[0] => coloress2:b2v_inst1.SC2[0]
SC2[1] => coloress2:b2v_inst1.SC2[1]
SC2[2] => coloress2:b2v_inst1.SC2[2]
CERO <= block1:b2v_inst.CERO
UNO <= block1:b2v_inst.UNO
locked <= block1:b2v_inst.locked
Y <= block1:b2v_inst.Y


|subsistema2esquematico|Block1:b2v_inst
locked <= altpll0:inst.locked
inclk0 => altpll0:inst.inclk0
areset => altpll0:inst.areset
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
load => pulso_384:inst12.start
load => paralelo_serie_384b:inst1.load
parallel_in[0] => paralelo_serie_384b:inst1.parallel_in[0]
parallel_in[1] => paralelo_serie_384b:inst1.parallel_in[1]
parallel_in[2] => paralelo_serie_384b:inst1.parallel_in[2]
parallel_in[3] => paralelo_serie_384b:inst1.parallel_in[3]
parallel_in[4] => paralelo_serie_384b:inst1.parallel_in[4]
parallel_in[5] => paralelo_serie_384b:inst1.parallel_in[5]
parallel_in[6] => paralelo_serie_384b:inst1.parallel_in[6]
parallel_in[7] => paralelo_serie_384b:inst1.parallel_in[7]
parallel_in[8] => paralelo_serie_384b:inst1.parallel_in[8]
parallel_in[9] => paralelo_serie_384b:inst1.parallel_in[9]
parallel_in[10] => paralelo_serie_384b:inst1.parallel_in[10]
parallel_in[11] => paralelo_serie_384b:inst1.parallel_in[11]
parallel_in[12] => paralelo_serie_384b:inst1.parallel_in[12]
parallel_in[13] => paralelo_serie_384b:inst1.parallel_in[13]
parallel_in[14] => paralelo_serie_384b:inst1.parallel_in[14]
parallel_in[15] => paralelo_serie_384b:inst1.parallel_in[15]
parallel_in[16] => paralelo_serie_384b:inst1.parallel_in[16]
parallel_in[17] => paralelo_serie_384b:inst1.parallel_in[17]
parallel_in[18] => paralelo_serie_384b:inst1.parallel_in[18]
parallel_in[19] => paralelo_serie_384b:inst1.parallel_in[19]
parallel_in[20] => paralelo_serie_384b:inst1.parallel_in[20]
parallel_in[21] => paralelo_serie_384b:inst1.parallel_in[21]
parallel_in[22] => paralelo_serie_384b:inst1.parallel_in[22]
parallel_in[23] => paralelo_serie_384b:inst1.parallel_in[23]
parallel_in[24] => paralelo_serie_384b:inst1.parallel_in[24]
parallel_in[25] => paralelo_serie_384b:inst1.parallel_in[25]
parallel_in[26] => paralelo_serie_384b:inst1.parallel_in[26]
parallel_in[27] => paralelo_serie_384b:inst1.parallel_in[27]
parallel_in[28] => paralelo_serie_384b:inst1.parallel_in[28]
parallel_in[29] => paralelo_serie_384b:inst1.parallel_in[29]
parallel_in[30] => paralelo_serie_384b:inst1.parallel_in[30]
parallel_in[31] => paralelo_serie_384b:inst1.parallel_in[31]
parallel_in[32] => paralelo_serie_384b:inst1.parallel_in[32]
parallel_in[33] => paralelo_serie_384b:inst1.parallel_in[33]
parallel_in[34] => paralelo_serie_384b:inst1.parallel_in[34]
parallel_in[35] => paralelo_serie_384b:inst1.parallel_in[35]
parallel_in[36] => paralelo_serie_384b:inst1.parallel_in[36]
parallel_in[37] => paralelo_serie_384b:inst1.parallel_in[37]
parallel_in[38] => paralelo_serie_384b:inst1.parallel_in[38]
parallel_in[39] => paralelo_serie_384b:inst1.parallel_in[39]
parallel_in[40] => paralelo_serie_384b:inst1.parallel_in[40]
parallel_in[41] => paralelo_serie_384b:inst1.parallel_in[41]
parallel_in[42] => paralelo_serie_384b:inst1.parallel_in[42]
parallel_in[43] => paralelo_serie_384b:inst1.parallel_in[43]
parallel_in[44] => paralelo_serie_384b:inst1.parallel_in[44]
parallel_in[45] => paralelo_serie_384b:inst1.parallel_in[45]
parallel_in[46] => paralelo_serie_384b:inst1.parallel_in[46]
parallel_in[47] => paralelo_serie_384b:inst1.parallel_in[47]
parallel_in[48] => paralelo_serie_384b:inst1.parallel_in[48]
parallel_in[49] => paralelo_serie_384b:inst1.parallel_in[49]
parallel_in[50] => paralelo_serie_384b:inst1.parallel_in[50]
parallel_in[51] => paralelo_serie_384b:inst1.parallel_in[51]
parallel_in[52] => paralelo_serie_384b:inst1.parallel_in[52]
parallel_in[53] => paralelo_serie_384b:inst1.parallel_in[53]
parallel_in[54] => paralelo_serie_384b:inst1.parallel_in[54]
parallel_in[55] => paralelo_serie_384b:inst1.parallel_in[55]
parallel_in[56] => paralelo_serie_384b:inst1.parallel_in[56]
parallel_in[57] => paralelo_serie_384b:inst1.parallel_in[57]
parallel_in[58] => paralelo_serie_384b:inst1.parallel_in[58]
parallel_in[59] => paralelo_serie_384b:inst1.parallel_in[59]
parallel_in[60] => paralelo_serie_384b:inst1.parallel_in[60]
parallel_in[61] => paralelo_serie_384b:inst1.parallel_in[61]
parallel_in[62] => paralelo_serie_384b:inst1.parallel_in[62]
parallel_in[63] => paralelo_serie_384b:inst1.parallel_in[63]
parallel_in[64] => paralelo_serie_384b:inst1.parallel_in[64]
parallel_in[65] => paralelo_serie_384b:inst1.parallel_in[65]
parallel_in[66] => paralelo_serie_384b:inst1.parallel_in[66]
parallel_in[67] => paralelo_serie_384b:inst1.parallel_in[67]
parallel_in[68] => paralelo_serie_384b:inst1.parallel_in[68]
parallel_in[69] => paralelo_serie_384b:inst1.parallel_in[69]
parallel_in[70] => paralelo_serie_384b:inst1.parallel_in[70]
parallel_in[71] => paralelo_serie_384b:inst1.parallel_in[71]
parallel_in[72] => paralelo_serie_384b:inst1.parallel_in[72]
parallel_in[73] => paralelo_serie_384b:inst1.parallel_in[73]
parallel_in[74] => paralelo_serie_384b:inst1.parallel_in[74]
parallel_in[75] => paralelo_serie_384b:inst1.parallel_in[75]
parallel_in[76] => paralelo_serie_384b:inst1.parallel_in[76]
parallel_in[77] => paralelo_serie_384b:inst1.parallel_in[77]
parallel_in[78] => paralelo_serie_384b:inst1.parallel_in[78]
parallel_in[79] => paralelo_serie_384b:inst1.parallel_in[79]
parallel_in[80] => paralelo_serie_384b:inst1.parallel_in[80]
parallel_in[81] => paralelo_serie_384b:inst1.parallel_in[81]
parallel_in[82] => paralelo_serie_384b:inst1.parallel_in[82]
parallel_in[83] => paralelo_serie_384b:inst1.parallel_in[83]
parallel_in[84] => paralelo_serie_384b:inst1.parallel_in[84]
parallel_in[85] => paralelo_serie_384b:inst1.parallel_in[85]
parallel_in[86] => paralelo_serie_384b:inst1.parallel_in[86]
parallel_in[87] => paralelo_serie_384b:inst1.parallel_in[87]
parallel_in[88] => paralelo_serie_384b:inst1.parallel_in[88]
parallel_in[89] => paralelo_serie_384b:inst1.parallel_in[89]
parallel_in[90] => paralelo_serie_384b:inst1.parallel_in[90]
parallel_in[91] => paralelo_serie_384b:inst1.parallel_in[91]
parallel_in[92] => paralelo_serie_384b:inst1.parallel_in[92]
parallel_in[93] => paralelo_serie_384b:inst1.parallel_in[93]
parallel_in[94] => paralelo_serie_384b:inst1.parallel_in[94]
parallel_in[95] => paralelo_serie_384b:inst1.parallel_in[95]
parallel_in[96] => paralelo_serie_384b:inst1.parallel_in[96]
parallel_in[97] => paralelo_serie_384b:inst1.parallel_in[97]
parallel_in[98] => paralelo_serie_384b:inst1.parallel_in[98]
parallel_in[99] => paralelo_serie_384b:inst1.parallel_in[99]
parallel_in[100] => paralelo_serie_384b:inst1.parallel_in[100]
parallel_in[101] => paralelo_serie_384b:inst1.parallel_in[101]
parallel_in[102] => paralelo_serie_384b:inst1.parallel_in[102]
parallel_in[103] => paralelo_serie_384b:inst1.parallel_in[103]
parallel_in[104] => paralelo_serie_384b:inst1.parallel_in[104]
parallel_in[105] => paralelo_serie_384b:inst1.parallel_in[105]
parallel_in[106] => paralelo_serie_384b:inst1.parallel_in[106]
parallel_in[107] => paralelo_serie_384b:inst1.parallel_in[107]
parallel_in[108] => paralelo_serie_384b:inst1.parallel_in[108]
parallel_in[109] => paralelo_serie_384b:inst1.parallel_in[109]
parallel_in[110] => paralelo_serie_384b:inst1.parallel_in[110]
parallel_in[111] => paralelo_serie_384b:inst1.parallel_in[111]
parallel_in[112] => paralelo_serie_384b:inst1.parallel_in[112]
parallel_in[113] => paralelo_serie_384b:inst1.parallel_in[113]
parallel_in[114] => paralelo_serie_384b:inst1.parallel_in[114]
parallel_in[115] => paralelo_serie_384b:inst1.parallel_in[115]
parallel_in[116] => paralelo_serie_384b:inst1.parallel_in[116]
parallel_in[117] => paralelo_serie_384b:inst1.parallel_in[117]
parallel_in[118] => paralelo_serie_384b:inst1.parallel_in[118]
parallel_in[119] => paralelo_serie_384b:inst1.parallel_in[119]
parallel_in[120] => paralelo_serie_384b:inst1.parallel_in[120]
parallel_in[121] => paralelo_serie_384b:inst1.parallel_in[121]
parallel_in[122] => paralelo_serie_384b:inst1.parallel_in[122]
parallel_in[123] => paralelo_serie_384b:inst1.parallel_in[123]
parallel_in[124] => paralelo_serie_384b:inst1.parallel_in[124]
parallel_in[125] => paralelo_serie_384b:inst1.parallel_in[125]
parallel_in[126] => paralelo_serie_384b:inst1.parallel_in[126]
parallel_in[127] => paralelo_serie_384b:inst1.parallel_in[127]
parallel_in[128] => paralelo_serie_384b:inst1.parallel_in[128]
parallel_in[129] => paralelo_serie_384b:inst1.parallel_in[129]
parallel_in[130] => paralelo_serie_384b:inst1.parallel_in[130]
parallel_in[131] => paralelo_serie_384b:inst1.parallel_in[131]
parallel_in[132] => paralelo_serie_384b:inst1.parallel_in[132]
parallel_in[133] => paralelo_serie_384b:inst1.parallel_in[133]
parallel_in[134] => paralelo_serie_384b:inst1.parallel_in[134]
parallel_in[135] => paralelo_serie_384b:inst1.parallel_in[135]
parallel_in[136] => paralelo_serie_384b:inst1.parallel_in[136]
parallel_in[137] => paralelo_serie_384b:inst1.parallel_in[137]
parallel_in[138] => paralelo_serie_384b:inst1.parallel_in[138]
parallel_in[139] => paralelo_serie_384b:inst1.parallel_in[139]
parallel_in[140] => paralelo_serie_384b:inst1.parallel_in[140]
parallel_in[141] => paralelo_serie_384b:inst1.parallel_in[141]
parallel_in[142] => paralelo_serie_384b:inst1.parallel_in[142]
parallel_in[143] => paralelo_serie_384b:inst1.parallel_in[143]
parallel_in[144] => paralelo_serie_384b:inst1.parallel_in[144]
parallel_in[145] => paralelo_serie_384b:inst1.parallel_in[145]
parallel_in[146] => paralelo_serie_384b:inst1.parallel_in[146]
parallel_in[147] => paralelo_serie_384b:inst1.parallel_in[147]
parallel_in[148] => paralelo_serie_384b:inst1.parallel_in[148]
parallel_in[149] => paralelo_serie_384b:inst1.parallel_in[149]
parallel_in[150] => paralelo_serie_384b:inst1.parallel_in[150]
parallel_in[151] => paralelo_serie_384b:inst1.parallel_in[151]
parallel_in[152] => paralelo_serie_384b:inst1.parallel_in[152]
parallel_in[153] => paralelo_serie_384b:inst1.parallel_in[153]
parallel_in[154] => paralelo_serie_384b:inst1.parallel_in[154]
parallel_in[155] => paralelo_serie_384b:inst1.parallel_in[155]
parallel_in[156] => paralelo_serie_384b:inst1.parallel_in[156]
parallel_in[157] => paralelo_serie_384b:inst1.parallel_in[157]
parallel_in[158] => paralelo_serie_384b:inst1.parallel_in[158]
parallel_in[159] => paralelo_serie_384b:inst1.parallel_in[159]
parallel_in[160] => paralelo_serie_384b:inst1.parallel_in[160]
parallel_in[161] => paralelo_serie_384b:inst1.parallel_in[161]
parallel_in[162] => paralelo_serie_384b:inst1.parallel_in[162]
parallel_in[163] => paralelo_serie_384b:inst1.parallel_in[163]
parallel_in[164] => paralelo_serie_384b:inst1.parallel_in[164]
parallel_in[165] => paralelo_serie_384b:inst1.parallel_in[165]
parallel_in[166] => paralelo_serie_384b:inst1.parallel_in[166]
parallel_in[167] => paralelo_serie_384b:inst1.parallel_in[167]
parallel_in[168] => paralelo_serie_384b:inst1.parallel_in[168]
parallel_in[169] => paralelo_serie_384b:inst1.parallel_in[169]
parallel_in[170] => paralelo_serie_384b:inst1.parallel_in[170]
parallel_in[171] => paralelo_serie_384b:inst1.parallel_in[171]
parallel_in[172] => paralelo_serie_384b:inst1.parallel_in[172]
parallel_in[173] => paralelo_serie_384b:inst1.parallel_in[173]
parallel_in[174] => paralelo_serie_384b:inst1.parallel_in[174]
parallel_in[175] => paralelo_serie_384b:inst1.parallel_in[175]
parallel_in[176] => paralelo_serie_384b:inst1.parallel_in[176]
parallel_in[177] => paralelo_serie_384b:inst1.parallel_in[177]
parallel_in[178] => paralelo_serie_384b:inst1.parallel_in[178]
parallel_in[179] => paralelo_serie_384b:inst1.parallel_in[179]
parallel_in[180] => paralelo_serie_384b:inst1.parallel_in[180]
parallel_in[181] => paralelo_serie_384b:inst1.parallel_in[181]
parallel_in[182] => paralelo_serie_384b:inst1.parallel_in[182]
parallel_in[183] => paralelo_serie_384b:inst1.parallel_in[183]
parallel_in[184] => paralelo_serie_384b:inst1.parallel_in[184]
parallel_in[185] => paralelo_serie_384b:inst1.parallel_in[185]
parallel_in[186] => paralelo_serie_384b:inst1.parallel_in[186]
parallel_in[187] => paralelo_serie_384b:inst1.parallel_in[187]
parallel_in[188] => paralelo_serie_384b:inst1.parallel_in[188]
parallel_in[189] => paralelo_serie_384b:inst1.parallel_in[189]
parallel_in[190] => paralelo_serie_384b:inst1.parallel_in[190]
parallel_in[191] => paralelo_serie_384b:inst1.parallel_in[191]
parallel_in[192] => paralelo_serie_384b:inst1.parallel_in[192]
parallel_in[193] => paralelo_serie_384b:inst1.parallel_in[193]
parallel_in[194] => paralelo_serie_384b:inst1.parallel_in[194]
parallel_in[195] => paralelo_serie_384b:inst1.parallel_in[195]
parallel_in[196] => paralelo_serie_384b:inst1.parallel_in[196]
parallel_in[197] => paralelo_serie_384b:inst1.parallel_in[197]
parallel_in[198] => paralelo_serie_384b:inst1.parallel_in[198]
parallel_in[199] => paralelo_serie_384b:inst1.parallel_in[199]
parallel_in[200] => paralelo_serie_384b:inst1.parallel_in[200]
parallel_in[201] => paralelo_serie_384b:inst1.parallel_in[201]
parallel_in[202] => paralelo_serie_384b:inst1.parallel_in[202]
parallel_in[203] => paralelo_serie_384b:inst1.parallel_in[203]
parallel_in[204] => paralelo_serie_384b:inst1.parallel_in[204]
parallel_in[205] => paralelo_serie_384b:inst1.parallel_in[205]
parallel_in[206] => paralelo_serie_384b:inst1.parallel_in[206]
parallel_in[207] => paralelo_serie_384b:inst1.parallel_in[207]
parallel_in[208] => paralelo_serie_384b:inst1.parallel_in[208]
parallel_in[209] => paralelo_serie_384b:inst1.parallel_in[209]
parallel_in[210] => paralelo_serie_384b:inst1.parallel_in[210]
parallel_in[211] => paralelo_serie_384b:inst1.parallel_in[211]
parallel_in[212] => paralelo_serie_384b:inst1.parallel_in[212]
parallel_in[213] => paralelo_serie_384b:inst1.parallel_in[213]
parallel_in[214] => paralelo_serie_384b:inst1.parallel_in[214]
parallel_in[215] => paralelo_serie_384b:inst1.parallel_in[215]
parallel_in[216] => paralelo_serie_384b:inst1.parallel_in[216]
parallel_in[217] => paralelo_serie_384b:inst1.parallel_in[217]
parallel_in[218] => paralelo_serie_384b:inst1.parallel_in[218]
parallel_in[219] => paralelo_serie_384b:inst1.parallel_in[219]
parallel_in[220] => paralelo_serie_384b:inst1.parallel_in[220]
parallel_in[221] => paralelo_serie_384b:inst1.parallel_in[221]
parallel_in[222] => paralelo_serie_384b:inst1.parallel_in[222]
parallel_in[223] => paralelo_serie_384b:inst1.parallel_in[223]
parallel_in[224] => paralelo_serie_384b:inst1.parallel_in[224]
parallel_in[225] => paralelo_serie_384b:inst1.parallel_in[225]
parallel_in[226] => paralelo_serie_384b:inst1.parallel_in[226]
parallel_in[227] => paralelo_serie_384b:inst1.parallel_in[227]
parallel_in[228] => paralelo_serie_384b:inst1.parallel_in[228]
parallel_in[229] => paralelo_serie_384b:inst1.parallel_in[229]
parallel_in[230] => paralelo_serie_384b:inst1.parallel_in[230]
parallel_in[231] => paralelo_serie_384b:inst1.parallel_in[231]
parallel_in[232] => paralelo_serie_384b:inst1.parallel_in[232]
parallel_in[233] => paralelo_serie_384b:inst1.parallel_in[233]
parallel_in[234] => paralelo_serie_384b:inst1.parallel_in[234]
parallel_in[235] => paralelo_serie_384b:inst1.parallel_in[235]
parallel_in[236] => paralelo_serie_384b:inst1.parallel_in[236]
parallel_in[237] => paralelo_serie_384b:inst1.parallel_in[237]
parallel_in[238] => paralelo_serie_384b:inst1.parallel_in[238]
parallel_in[239] => paralelo_serie_384b:inst1.parallel_in[239]
parallel_in[240] => paralelo_serie_384b:inst1.parallel_in[240]
parallel_in[241] => paralelo_serie_384b:inst1.parallel_in[241]
parallel_in[242] => paralelo_serie_384b:inst1.parallel_in[242]
parallel_in[243] => paralelo_serie_384b:inst1.parallel_in[243]
parallel_in[244] => paralelo_serie_384b:inst1.parallel_in[244]
parallel_in[245] => paralelo_serie_384b:inst1.parallel_in[245]
parallel_in[246] => paralelo_serie_384b:inst1.parallel_in[246]
parallel_in[247] => paralelo_serie_384b:inst1.parallel_in[247]
parallel_in[248] => paralelo_serie_384b:inst1.parallel_in[248]
parallel_in[249] => paralelo_serie_384b:inst1.parallel_in[249]
parallel_in[250] => paralelo_serie_384b:inst1.parallel_in[250]
parallel_in[251] => paralelo_serie_384b:inst1.parallel_in[251]
parallel_in[252] => paralelo_serie_384b:inst1.parallel_in[252]
parallel_in[253] => paralelo_serie_384b:inst1.parallel_in[253]
parallel_in[254] => paralelo_serie_384b:inst1.parallel_in[254]
parallel_in[255] => paralelo_serie_384b:inst1.parallel_in[255]
parallel_in[256] => paralelo_serie_384b:inst1.parallel_in[256]
parallel_in[257] => paralelo_serie_384b:inst1.parallel_in[257]
parallel_in[258] => paralelo_serie_384b:inst1.parallel_in[258]
parallel_in[259] => paralelo_serie_384b:inst1.parallel_in[259]
parallel_in[260] => paralelo_serie_384b:inst1.parallel_in[260]
parallel_in[261] => paralelo_serie_384b:inst1.parallel_in[261]
parallel_in[262] => paralelo_serie_384b:inst1.parallel_in[262]
parallel_in[263] => paralelo_serie_384b:inst1.parallel_in[263]
parallel_in[264] => paralelo_serie_384b:inst1.parallel_in[264]
parallel_in[265] => paralelo_serie_384b:inst1.parallel_in[265]
parallel_in[266] => paralelo_serie_384b:inst1.parallel_in[266]
parallel_in[267] => paralelo_serie_384b:inst1.parallel_in[267]
parallel_in[268] => paralelo_serie_384b:inst1.parallel_in[268]
parallel_in[269] => paralelo_serie_384b:inst1.parallel_in[269]
parallel_in[270] => paralelo_serie_384b:inst1.parallel_in[270]
parallel_in[271] => paralelo_serie_384b:inst1.parallel_in[271]
parallel_in[272] => paralelo_serie_384b:inst1.parallel_in[272]
parallel_in[273] => paralelo_serie_384b:inst1.parallel_in[273]
parallel_in[274] => paralelo_serie_384b:inst1.parallel_in[274]
parallel_in[275] => paralelo_serie_384b:inst1.parallel_in[275]
parallel_in[276] => paralelo_serie_384b:inst1.parallel_in[276]
parallel_in[277] => paralelo_serie_384b:inst1.parallel_in[277]
parallel_in[278] => paralelo_serie_384b:inst1.parallel_in[278]
parallel_in[279] => paralelo_serie_384b:inst1.parallel_in[279]
parallel_in[280] => paralelo_serie_384b:inst1.parallel_in[280]
parallel_in[281] => paralelo_serie_384b:inst1.parallel_in[281]
parallel_in[282] => paralelo_serie_384b:inst1.parallel_in[282]
parallel_in[283] => paralelo_serie_384b:inst1.parallel_in[283]
parallel_in[284] => paralelo_serie_384b:inst1.parallel_in[284]
parallel_in[285] => paralelo_serie_384b:inst1.parallel_in[285]
parallel_in[286] => paralelo_serie_384b:inst1.parallel_in[286]
parallel_in[287] => paralelo_serie_384b:inst1.parallel_in[287]
parallel_in[288] => paralelo_serie_384b:inst1.parallel_in[288]
parallel_in[289] => paralelo_serie_384b:inst1.parallel_in[289]
parallel_in[290] => paralelo_serie_384b:inst1.parallel_in[290]
parallel_in[291] => paralelo_serie_384b:inst1.parallel_in[291]
parallel_in[292] => paralelo_serie_384b:inst1.parallel_in[292]
parallel_in[293] => paralelo_serie_384b:inst1.parallel_in[293]
parallel_in[294] => paralelo_serie_384b:inst1.parallel_in[294]
parallel_in[295] => paralelo_serie_384b:inst1.parallel_in[295]
parallel_in[296] => paralelo_serie_384b:inst1.parallel_in[296]
parallel_in[297] => paralelo_serie_384b:inst1.parallel_in[297]
parallel_in[298] => paralelo_serie_384b:inst1.parallel_in[298]
parallel_in[299] => paralelo_serie_384b:inst1.parallel_in[299]
parallel_in[300] => paralelo_serie_384b:inst1.parallel_in[300]
parallel_in[301] => paralelo_serie_384b:inst1.parallel_in[301]
parallel_in[302] => paralelo_serie_384b:inst1.parallel_in[302]
parallel_in[303] => paralelo_serie_384b:inst1.parallel_in[303]
parallel_in[304] => paralelo_serie_384b:inst1.parallel_in[304]
parallel_in[305] => paralelo_serie_384b:inst1.parallel_in[305]
parallel_in[306] => paralelo_serie_384b:inst1.parallel_in[306]
parallel_in[307] => paralelo_serie_384b:inst1.parallel_in[307]
parallel_in[308] => paralelo_serie_384b:inst1.parallel_in[308]
parallel_in[309] => paralelo_serie_384b:inst1.parallel_in[309]
parallel_in[310] => paralelo_serie_384b:inst1.parallel_in[310]
parallel_in[311] => paralelo_serie_384b:inst1.parallel_in[311]
parallel_in[312] => paralelo_serie_384b:inst1.parallel_in[312]
parallel_in[313] => paralelo_serie_384b:inst1.parallel_in[313]
parallel_in[314] => paralelo_serie_384b:inst1.parallel_in[314]
parallel_in[315] => paralelo_serie_384b:inst1.parallel_in[315]
parallel_in[316] => paralelo_serie_384b:inst1.parallel_in[316]
parallel_in[317] => paralelo_serie_384b:inst1.parallel_in[317]
parallel_in[318] => paralelo_serie_384b:inst1.parallel_in[318]
parallel_in[319] => paralelo_serie_384b:inst1.parallel_in[319]
parallel_in[320] => paralelo_serie_384b:inst1.parallel_in[320]
parallel_in[321] => paralelo_serie_384b:inst1.parallel_in[321]
parallel_in[322] => paralelo_serie_384b:inst1.parallel_in[322]
parallel_in[323] => paralelo_serie_384b:inst1.parallel_in[323]
parallel_in[324] => paralelo_serie_384b:inst1.parallel_in[324]
parallel_in[325] => paralelo_serie_384b:inst1.parallel_in[325]
parallel_in[326] => paralelo_serie_384b:inst1.parallel_in[326]
parallel_in[327] => paralelo_serie_384b:inst1.parallel_in[327]
parallel_in[328] => paralelo_serie_384b:inst1.parallel_in[328]
parallel_in[329] => paralelo_serie_384b:inst1.parallel_in[329]
parallel_in[330] => paralelo_serie_384b:inst1.parallel_in[330]
parallel_in[331] => paralelo_serie_384b:inst1.parallel_in[331]
parallel_in[332] => paralelo_serie_384b:inst1.parallel_in[332]
parallel_in[333] => paralelo_serie_384b:inst1.parallel_in[333]
parallel_in[334] => paralelo_serie_384b:inst1.parallel_in[334]
parallel_in[335] => paralelo_serie_384b:inst1.parallel_in[335]
parallel_in[336] => paralelo_serie_384b:inst1.parallel_in[336]
parallel_in[337] => paralelo_serie_384b:inst1.parallel_in[337]
parallel_in[338] => paralelo_serie_384b:inst1.parallel_in[338]
parallel_in[339] => paralelo_serie_384b:inst1.parallel_in[339]
parallel_in[340] => paralelo_serie_384b:inst1.parallel_in[340]
parallel_in[341] => paralelo_serie_384b:inst1.parallel_in[341]
parallel_in[342] => paralelo_serie_384b:inst1.parallel_in[342]
parallel_in[343] => paralelo_serie_384b:inst1.parallel_in[343]
parallel_in[344] => paralelo_serie_384b:inst1.parallel_in[344]
parallel_in[345] => paralelo_serie_384b:inst1.parallel_in[345]
parallel_in[346] => paralelo_serie_384b:inst1.parallel_in[346]
parallel_in[347] => paralelo_serie_384b:inst1.parallel_in[347]
parallel_in[348] => paralelo_serie_384b:inst1.parallel_in[348]
parallel_in[349] => paralelo_serie_384b:inst1.parallel_in[349]
parallel_in[350] => paralelo_serie_384b:inst1.parallel_in[350]
parallel_in[351] => paralelo_serie_384b:inst1.parallel_in[351]
parallel_in[352] => paralelo_serie_384b:inst1.parallel_in[352]
parallel_in[353] => paralelo_serie_384b:inst1.parallel_in[353]
parallel_in[354] => paralelo_serie_384b:inst1.parallel_in[354]
parallel_in[355] => paralelo_serie_384b:inst1.parallel_in[355]
parallel_in[356] => paralelo_serie_384b:inst1.parallel_in[356]
parallel_in[357] => paralelo_serie_384b:inst1.parallel_in[357]
parallel_in[358] => paralelo_serie_384b:inst1.parallel_in[358]
parallel_in[359] => paralelo_serie_384b:inst1.parallel_in[359]
parallel_in[360] => paralelo_serie_384b:inst1.parallel_in[360]
parallel_in[361] => paralelo_serie_384b:inst1.parallel_in[361]
parallel_in[362] => paralelo_serie_384b:inst1.parallel_in[362]
parallel_in[363] => paralelo_serie_384b:inst1.parallel_in[363]
parallel_in[364] => paralelo_serie_384b:inst1.parallel_in[364]
parallel_in[365] => paralelo_serie_384b:inst1.parallel_in[365]
parallel_in[366] => paralelo_serie_384b:inst1.parallel_in[366]
parallel_in[367] => paralelo_serie_384b:inst1.parallel_in[367]
parallel_in[368] => paralelo_serie_384b:inst1.parallel_in[368]
parallel_in[369] => paralelo_serie_384b:inst1.parallel_in[369]
parallel_in[370] => paralelo_serie_384b:inst1.parallel_in[370]
parallel_in[371] => paralelo_serie_384b:inst1.parallel_in[371]
parallel_in[372] => paralelo_serie_384b:inst1.parallel_in[372]
parallel_in[373] => paralelo_serie_384b:inst1.parallel_in[373]
parallel_in[374] => paralelo_serie_384b:inst1.parallel_in[374]
parallel_in[375] => paralelo_serie_384b:inst1.parallel_in[375]
parallel_in[376] => paralelo_serie_384b:inst1.parallel_in[376]
parallel_in[377] => paralelo_serie_384b:inst1.parallel_in[377]
parallel_in[378] => paralelo_serie_384b:inst1.parallel_in[378]
parallel_in[379] => paralelo_serie_384b:inst1.parallel_in[379]
parallel_in[380] => paralelo_serie_384b:inst1.parallel_in[380]
parallel_in[381] => paralelo_serie_384b:inst1.parallel_in[381]
parallel_in[382] => paralelo_serie_384b:inst1.parallel_in[382]
parallel_in[383] => paralelo_serie_384b:inst1.parallel_in[383]
CERO <= altpll0:inst.c0
UNO <= altpll0:inst.c1
frecuencialed <= altpll0:inst.c2


|subsistema2esquematico|Block1:b2v_inst|altpll0:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|subsistema2esquematico|Block1:b2v_inst|altpll0:inst|altpll:altpll_component
inclk[0] => altpll0_altpll:auto_generated.inclk[0]
inclk[1] => altpll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|subsistema2esquematico|Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|subsistema2esquematico|Block1:b2v_inst|pulso_384:inst12
clk => pulso~reg0.CLK
clk => activo.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
reset => pulso~reg0.ACLR
reset => activo.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
start => activo.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => count.OUTPUTSELECT
start => pulso.DATAB
pulso <= pulso~reg0.DB_MAX_OUTPUT_PORT_TYPE


|subsistema2esquematico|Block1:b2v_inst|21mux:inst6
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|subsistema2esquematico|Block1:b2v_inst|paralelo_serie_384b:inst1
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => shift_reg[24].CLK
clk => shift_reg[25].CLK
clk => shift_reg[26].CLK
clk => shift_reg[27].CLK
clk => shift_reg[28].CLK
clk => shift_reg[29].CLK
clk => shift_reg[30].CLK
clk => shift_reg[31].CLK
clk => shift_reg[32].CLK
clk => shift_reg[33].CLK
clk => shift_reg[34].CLK
clk => shift_reg[35].CLK
clk => shift_reg[36].CLK
clk => shift_reg[37].CLK
clk => shift_reg[38].CLK
clk => shift_reg[39].CLK
clk => shift_reg[40].CLK
clk => shift_reg[41].CLK
clk => shift_reg[42].CLK
clk => shift_reg[43].CLK
clk => shift_reg[44].CLK
clk => shift_reg[45].CLK
clk => shift_reg[46].CLK
clk => shift_reg[47].CLK
clk => shift_reg[48].CLK
clk => shift_reg[49].CLK
clk => shift_reg[50].CLK
clk => shift_reg[51].CLK
clk => shift_reg[52].CLK
clk => shift_reg[53].CLK
clk => shift_reg[54].CLK
clk => shift_reg[55].CLK
clk => shift_reg[56].CLK
clk => shift_reg[57].CLK
clk => shift_reg[58].CLK
clk => shift_reg[59].CLK
clk => shift_reg[60].CLK
clk => shift_reg[61].CLK
clk => shift_reg[62].CLK
clk => shift_reg[63].CLK
clk => shift_reg[64].CLK
clk => shift_reg[65].CLK
clk => shift_reg[66].CLK
clk => shift_reg[67].CLK
clk => shift_reg[68].CLK
clk => shift_reg[69].CLK
clk => shift_reg[70].CLK
clk => shift_reg[71].CLK
clk => shift_reg[72].CLK
clk => shift_reg[73].CLK
clk => shift_reg[74].CLK
clk => shift_reg[75].CLK
clk => shift_reg[76].CLK
clk => shift_reg[77].CLK
clk => shift_reg[78].CLK
clk => shift_reg[79].CLK
clk => shift_reg[80].CLK
clk => shift_reg[81].CLK
clk => shift_reg[82].CLK
clk => shift_reg[83].CLK
clk => shift_reg[84].CLK
clk => shift_reg[85].CLK
clk => shift_reg[86].CLK
clk => shift_reg[87].CLK
clk => shift_reg[88].CLK
clk => shift_reg[89].CLK
clk => shift_reg[90].CLK
clk => shift_reg[91].CLK
clk => shift_reg[92].CLK
clk => shift_reg[93].CLK
clk => shift_reg[94].CLK
clk => shift_reg[95].CLK
clk => shift_reg[96].CLK
clk => shift_reg[97].CLK
clk => shift_reg[98].CLK
clk => shift_reg[99].CLK
clk => shift_reg[100].CLK
clk => shift_reg[101].CLK
clk => shift_reg[102].CLK
clk => shift_reg[103].CLK
clk => shift_reg[104].CLK
clk => shift_reg[105].CLK
clk => shift_reg[106].CLK
clk => shift_reg[107].CLK
clk => shift_reg[108].CLK
clk => shift_reg[109].CLK
clk => shift_reg[110].CLK
clk => shift_reg[111].CLK
clk => shift_reg[112].CLK
clk => shift_reg[113].CLK
clk => shift_reg[114].CLK
clk => shift_reg[115].CLK
clk => shift_reg[116].CLK
clk => shift_reg[117].CLK
clk => shift_reg[118].CLK
clk => shift_reg[119].CLK
clk => shift_reg[120].CLK
clk => shift_reg[121].CLK
clk => shift_reg[122].CLK
clk => shift_reg[123].CLK
clk => shift_reg[124].CLK
clk => shift_reg[125].CLK
clk => shift_reg[126].CLK
clk => shift_reg[127].CLK
clk => shift_reg[128].CLK
clk => shift_reg[129].CLK
clk => shift_reg[130].CLK
clk => shift_reg[131].CLK
clk => shift_reg[132].CLK
clk => shift_reg[133].CLK
clk => shift_reg[134].CLK
clk => shift_reg[135].CLK
clk => shift_reg[136].CLK
clk => shift_reg[137].CLK
clk => shift_reg[138].CLK
clk => shift_reg[139].CLK
clk => shift_reg[140].CLK
clk => shift_reg[141].CLK
clk => shift_reg[142].CLK
clk => shift_reg[143].CLK
clk => shift_reg[144].CLK
clk => shift_reg[145].CLK
clk => shift_reg[146].CLK
clk => shift_reg[147].CLK
clk => shift_reg[148].CLK
clk => shift_reg[149].CLK
clk => shift_reg[150].CLK
clk => shift_reg[151].CLK
clk => shift_reg[152].CLK
clk => shift_reg[153].CLK
clk => shift_reg[154].CLK
clk => shift_reg[155].CLK
clk => shift_reg[156].CLK
clk => shift_reg[157].CLK
clk => shift_reg[158].CLK
clk => shift_reg[159].CLK
clk => shift_reg[160].CLK
clk => shift_reg[161].CLK
clk => shift_reg[162].CLK
clk => shift_reg[163].CLK
clk => shift_reg[164].CLK
clk => shift_reg[165].CLK
clk => shift_reg[166].CLK
clk => shift_reg[167].CLK
clk => shift_reg[168].CLK
clk => shift_reg[169].CLK
clk => shift_reg[170].CLK
clk => shift_reg[171].CLK
clk => shift_reg[172].CLK
clk => shift_reg[173].CLK
clk => shift_reg[174].CLK
clk => shift_reg[175].CLK
clk => shift_reg[176].CLK
clk => shift_reg[177].CLK
clk => shift_reg[178].CLK
clk => shift_reg[179].CLK
clk => shift_reg[180].CLK
clk => shift_reg[181].CLK
clk => shift_reg[182].CLK
clk => shift_reg[183].CLK
clk => shift_reg[184].CLK
clk => shift_reg[185].CLK
clk => shift_reg[186].CLK
clk => shift_reg[187].CLK
clk => shift_reg[188].CLK
clk => shift_reg[189].CLK
clk => shift_reg[190].CLK
clk => shift_reg[191].CLK
clk => shift_reg[192].CLK
clk => shift_reg[193].CLK
clk => shift_reg[194].CLK
clk => shift_reg[195].CLK
clk => shift_reg[196].CLK
clk => shift_reg[197].CLK
clk => shift_reg[198].CLK
clk => shift_reg[199].CLK
clk => shift_reg[200].CLK
clk => shift_reg[201].CLK
clk => shift_reg[202].CLK
clk => shift_reg[203].CLK
clk => shift_reg[204].CLK
clk => shift_reg[205].CLK
clk => shift_reg[206].CLK
clk => shift_reg[207].CLK
clk => shift_reg[208].CLK
clk => shift_reg[209].CLK
clk => shift_reg[210].CLK
clk => shift_reg[211].CLK
clk => shift_reg[212].CLK
clk => shift_reg[213].CLK
clk => shift_reg[214].CLK
clk => shift_reg[215].CLK
clk => shift_reg[216].CLK
clk => shift_reg[217].CLK
clk => shift_reg[218].CLK
clk => shift_reg[219].CLK
clk => shift_reg[220].CLK
clk => shift_reg[221].CLK
clk => shift_reg[222].CLK
clk => shift_reg[223].CLK
clk => shift_reg[224].CLK
clk => shift_reg[225].CLK
clk => shift_reg[226].CLK
clk => shift_reg[227].CLK
clk => shift_reg[228].CLK
clk => shift_reg[229].CLK
clk => shift_reg[230].CLK
clk => shift_reg[231].CLK
clk => shift_reg[232].CLK
clk => shift_reg[233].CLK
clk => shift_reg[234].CLK
clk => shift_reg[235].CLK
clk => shift_reg[236].CLK
clk => shift_reg[237].CLK
clk => shift_reg[238].CLK
clk => shift_reg[239].CLK
clk => shift_reg[240].CLK
clk => shift_reg[241].CLK
clk => shift_reg[242].CLK
clk => shift_reg[243].CLK
clk => shift_reg[244].CLK
clk => shift_reg[245].CLK
clk => shift_reg[246].CLK
clk => shift_reg[247].CLK
clk => shift_reg[248].CLK
clk => shift_reg[249].CLK
clk => shift_reg[250].CLK
clk => shift_reg[251].CLK
clk => shift_reg[252].CLK
clk => shift_reg[253].CLK
clk => shift_reg[254].CLK
clk => shift_reg[255].CLK
clk => shift_reg[256].CLK
clk => shift_reg[257].CLK
clk => shift_reg[258].CLK
clk => shift_reg[259].CLK
clk => shift_reg[260].CLK
clk => shift_reg[261].CLK
clk => shift_reg[262].CLK
clk => shift_reg[263].CLK
clk => shift_reg[264].CLK
clk => shift_reg[265].CLK
clk => shift_reg[266].CLK
clk => shift_reg[267].CLK
clk => shift_reg[268].CLK
clk => shift_reg[269].CLK
clk => shift_reg[270].CLK
clk => shift_reg[271].CLK
clk => shift_reg[272].CLK
clk => shift_reg[273].CLK
clk => shift_reg[274].CLK
clk => shift_reg[275].CLK
clk => shift_reg[276].CLK
clk => shift_reg[277].CLK
clk => shift_reg[278].CLK
clk => shift_reg[279].CLK
clk => shift_reg[280].CLK
clk => shift_reg[281].CLK
clk => shift_reg[282].CLK
clk => shift_reg[283].CLK
clk => shift_reg[284].CLK
clk => shift_reg[285].CLK
clk => shift_reg[286].CLK
clk => shift_reg[287].CLK
clk => shift_reg[288].CLK
clk => shift_reg[289].CLK
clk => shift_reg[290].CLK
clk => shift_reg[291].CLK
clk => shift_reg[292].CLK
clk => shift_reg[293].CLK
clk => shift_reg[294].CLK
clk => shift_reg[295].CLK
clk => shift_reg[296].CLK
clk => shift_reg[297].CLK
clk => shift_reg[298].CLK
clk => shift_reg[299].CLK
clk => shift_reg[300].CLK
clk => shift_reg[301].CLK
clk => shift_reg[302].CLK
clk => shift_reg[303].CLK
clk => shift_reg[304].CLK
clk => shift_reg[305].CLK
clk => shift_reg[306].CLK
clk => shift_reg[307].CLK
clk => shift_reg[308].CLK
clk => shift_reg[309].CLK
clk => shift_reg[310].CLK
clk => shift_reg[311].CLK
clk => shift_reg[312].CLK
clk => shift_reg[313].CLK
clk => shift_reg[314].CLK
clk => shift_reg[315].CLK
clk => shift_reg[316].CLK
clk => shift_reg[317].CLK
clk => shift_reg[318].CLK
clk => shift_reg[319].CLK
clk => shift_reg[320].CLK
clk => shift_reg[321].CLK
clk => shift_reg[322].CLK
clk => shift_reg[323].CLK
clk => shift_reg[324].CLK
clk => shift_reg[325].CLK
clk => shift_reg[326].CLK
clk => shift_reg[327].CLK
clk => shift_reg[328].CLK
clk => shift_reg[329].CLK
clk => shift_reg[330].CLK
clk => shift_reg[331].CLK
clk => shift_reg[332].CLK
clk => shift_reg[333].CLK
clk => shift_reg[334].CLK
clk => shift_reg[335].CLK
clk => shift_reg[336].CLK
clk => shift_reg[337].CLK
clk => shift_reg[338].CLK
clk => shift_reg[339].CLK
clk => shift_reg[340].CLK
clk => shift_reg[341].CLK
clk => shift_reg[342].CLK
clk => shift_reg[343].CLK
clk => shift_reg[344].CLK
clk => shift_reg[345].CLK
clk => shift_reg[346].CLK
clk => shift_reg[347].CLK
clk => shift_reg[348].CLK
clk => shift_reg[349].CLK
clk => shift_reg[350].CLK
clk => shift_reg[351].CLK
clk => shift_reg[352].CLK
clk => shift_reg[353].CLK
clk => shift_reg[354].CLK
clk => shift_reg[355].CLK
clk => shift_reg[356].CLK
clk => shift_reg[357].CLK
clk => shift_reg[358].CLK
clk => shift_reg[359].CLK
clk => shift_reg[360].CLK
clk => shift_reg[361].CLK
clk => shift_reg[362].CLK
clk => shift_reg[363].CLK
clk => shift_reg[364].CLK
clk => shift_reg[365].CLK
clk => shift_reg[366].CLK
clk => shift_reg[367].CLK
clk => shift_reg[368].CLK
clk => shift_reg[369].CLK
clk => shift_reg[370].CLK
clk => shift_reg[371].CLK
clk => shift_reg[372].CLK
clk => shift_reg[373].CLK
clk => shift_reg[374].CLK
clk => shift_reg[375].CLK
clk => shift_reg[376].CLK
clk => shift_reg[377].CLK
clk => shift_reg[378].CLK
clk => shift_reg[379].CLK
clk => shift_reg[380].CLK
clk => shift_reg[381].CLK
clk => shift_reg[382].CLK
clk => shift_reg[383].CLK
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
rst => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
load => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
shift => shift_reg.OUTPUTSELECT
parallel_in[0] => shift_reg.DATAB
parallel_in[1] => shift_reg.DATAB
parallel_in[2] => shift_reg.DATAB
parallel_in[3] => shift_reg.DATAB
parallel_in[4] => shift_reg.DATAB
parallel_in[5] => shift_reg.DATAB
parallel_in[6] => shift_reg.DATAB
parallel_in[7] => shift_reg.DATAB
parallel_in[8] => shift_reg.DATAB
parallel_in[9] => shift_reg.DATAB
parallel_in[10] => shift_reg.DATAB
parallel_in[11] => shift_reg.DATAB
parallel_in[12] => shift_reg.DATAB
parallel_in[13] => shift_reg.DATAB
parallel_in[14] => shift_reg.DATAB
parallel_in[15] => shift_reg.DATAB
parallel_in[16] => shift_reg.DATAB
parallel_in[17] => shift_reg.DATAB
parallel_in[18] => shift_reg.DATAB
parallel_in[19] => shift_reg.DATAB
parallel_in[20] => shift_reg.DATAB
parallel_in[21] => shift_reg.DATAB
parallel_in[22] => shift_reg.DATAB
parallel_in[23] => shift_reg.DATAB
parallel_in[24] => shift_reg.DATAB
parallel_in[25] => shift_reg.DATAB
parallel_in[26] => shift_reg.DATAB
parallel_in[27] => shift_reg.DATAB
parallel_in[28] => shift_reg.DATAB
parallel_in[29] => shift_reg.DATAB
parallel_in[30] => shift_reg.DATAB
parallel_in[31] => shift_reg.DATAB
parallel_in[32] => shift_reg.DATAB
parallel_in[33] => shift_reg.DATAB
parallel_in[34] => shift_reg.DATAB
parallel_in[35] => shift_reg.DATAB
parallel_in[36] => shift_reg.DATAB
parallel_in[37] => shift_reg.DATAB
parallel_in[38] => shift_reg.DATAB
parallel_in[39] => shift_reg.DATAB
parallel_in[40] => shift_reg.DATAB
parallel_in[41] => shift_reg.DATAB
parallel_in[42] => shift_reg.DATAB
parallel_in[43] => shift_reg.DATAB
parallel_in[44] => shift_reg.DATAB
parallel_in[45] => shift_reg.DATAB
parallel_in[46] => shift_reg.DATAB
parallel_in[47] => shift_reg.DATAB
parallel_in[48] => shift_reg.DATAB
parallel_in[49] => shift_reg.DATAB
parallel_in[50] => shift_reg.DATAB
parallel_in[51] => shift_reg.DATAB
parallel_in[52] => shift_reg.DATAB
parallel_in[53] => shift_reg.DATAB
parallel_in[54] => shift_reg.DATAB
parallel_in[55] => shift_reg.DATAB
parallel_in[56] => shift_reg.DATAB
parallel_in[57] => shift_reg.DATAB
parallel_in[58] => shift_reg.DATAB
parallel_in[59] => shift_reg.DATAB
parallel_in[60] => shift_reg.DATAB
parallel_in[61] => shift_reg.DATAB
parallel_in[62] => shift_reg.DATAB
parallel_in[63] => shift_reg.DATAB
parallel_in[64] => shift_reg.DATAB
parallel_in[65] => shift_reg.DATAB
parallel_in[66] => shift_reg.DATAB
parallel_in[67] => shift_reg.DATAB
parallel_in[68] => shift_reg.DATAB
parallel_in[69] => shift_reg.DATAB
parallel_in[70] => shift_reg.DATAB
parallel_in[71] => shift_reg.DATAB
parallel_in[72] => shift_reg.DATAB
parallel_in[73] => shift_reg.DATAB
parallel_in[74] => shift_reg.DATAB
parallel_in[75] => shift_reg.DATAB
parallel_in[76] => shift_reg.DATAB
parallel_in[77] => shift_reg.DATAB
parallel_in[78] => shift_reg.DATAB
parallel_in[79] => shift_reg.DATAB
parallel_in[80] => shift_reg.DATAB
parallel_in[81] => shift_reg.DATAB
parallel_in[82] => shift_reg.DATAB
parallel_in[83] => shift_reg.DATAB
parallel_in[84] => shift_reg.DATAB
parallel_in[85] => shift_reg.DATAB
parallel_in[86] => shift_reg.DATAB
parallel_in[87] => shift_reg.DATAB
parallel_in[88] => shift_reg.DATAB
parallel_in[89] => shift_reg.DATAB
parallel_in[90] => shift_reg.DATAB
parallel_in[91] => shift_reg.DATAB
parallel_in[92] => shift_reg.DATAB
parallel_in[93] => shift_reg.DATAB
parallel_in[94] => shift_reg.DATAB
parallel_in[95] => shift_reg.DATAB
parallel_in[96] => shift_reg.DATAB
parallel_in[97] => shift_reg.DATAB
parallel_in[98] => shift_reg.DATAB
parallel_in[99] => shift_reg.DATAB
parallel_in[100] => shift_reg.DATAB
parallel_in[101] => shift_reg.DATAB
parallel_in[102] => shift_reg.DATAB
parallel_in[103] => shift_reg.DATAB
parallel_in[104] => shift_reg.DATAB
parallel_in[105] => shift_reg.DATAB
parallel_in[106] => shift_reg.DATAB
parallel_in[107] => shift_reg.DATAB
parallel_in[108] => shift_reg.DATAB
parallel_in[109] => shift_reg.DATAB
parallel_in[110] => shift_reg.DATAB
parallel_in[111] => shift_reg.DATAB
parallel_in[112] => shift_reg.DATAB
parallel_in[113] => shift_reg.DATAB
parallel_in[114] => shift_reg.DATAB
parallel_in[115] => shift_reg.DATAB
parallel_in[116] => shift_reg.DATAB
parallel_in[117] => shift_reg.DATAB
parallel_in[118] => shift_reg.DATAB
parallel_in[119] => shift_reg.DATAB
parallel_in[120] => shift_reg.DATAB
parallel_in[121] => shift_reg.DATAB
parallel_in[122] => shift_reg.DATAB
parallel_in[123] => shift_reg.DATAB
parallel_in[124] => shift_reg.DATAB
parallel_in[125] => shift_reg.DATAB
parallel_in[126] => shift_reg.DATAB
parallel_in[127] => shift_reg.DATAB
parallel_in[128] => shift_reg.DATAB
parallel_in[129] => shift_reg.DATAB
parallel_in[130] => shift_reg.DATAB
parallel_in[131] => shift_reg.DATAB
parallel_in[132] => shift_reg.DATAB
parallel_in[133] => shift_reg.DATAB
parallel_in[134] => shift_reg.DATAB
parallel_in[135] => shift_reg.DATAB
parallel_in[136] => shift_reg.DATAB
parallel_in[137] => shift_reg.DATAB
parallel_in[138] => shift_reg.DATAB
parallel_in[139] => shift_reg.DATAB
parallel_in[140] => shift_reg.DATAB
parallel_in[141] => shift_reg.DATAB
parallel_in[142] => shift_reg.DATAB
parallel_in[143] => shift_reg.DATAB
parallel_in[144] => shift_reg.DATAB
parallel_in[145] => shift_reg.DATAB
parallel_in[146] => shift_reg.DATAB
parallel_in[147] => shift_reg.DATAB
parallel_in[148] => shift_reg.DATAB
parallel_in[149] => shift_reg.DATAB
parallel_in[150] => shift_reg.DATAB
parallel_in[151] => shift_reg.DATAB
parallel_in[152] => shift_reg.DATAB
parallel_in[153] => shift_reg.DATAB
parallel_in[154] => shift_reg.DATAB
parallel_in[155] => shift_reg.DATAB
parallel_in[156] => shift_reg.DATAB
parallel_in[157] => shift_reg.DATAB
parallel_in[158] => shift_reg.DATAB
parallel_in[159] => shift_reg.DATAB
parallel_in[160] => shift_reg.DATAB
parallel_in[161] => shift_reg.DATAB
parallel_in[162] => shift_reg.DATAB
parallel_in[163] => shift_reg.DATAB
parallel_in[164] => shift_reg.DATAB
parallel_in[165] => shift_reg.DATAB
parallel_in[166] => shift_reg.DATAB
parallel_in[167] => shift_reg.DATAB
parallel_in[168] => shift_reg.DATAB
parallel_in[169] => shift_reg.DATAB
parallel_in[170] => shift_reg.DATAB
parallel_in[171] => shift_reg.DATAB
parallel_in[172] => shift_reg.DATAB
parallel_in[173] => shift_reg.DATAB
parallel_in[174] => shift_reg.DATAB
parallel_in[175] => shift_reg.DATAB
parallel_in[176] => shift_reg.DATAB
parallel_in[177] => shift_reg.DATAB
parallel_in[178] => shift_reg.DATAB
parallel_in[179] => shift_reg.DATAB
parallel_in[180] => shift_reg.DATAB
parallel_in[181] => shift_reg.DATAB
parallel_in[182] => shift_reg.DATAB
parallel_in[183] => shift_reg.DATAB
parallel_in[184] => shift_reg.DATAB
parallel_in[185] => shift_reg.DATAB
parallel_in[186] => shift_reg.DATAB
parallel_in[187] => shift_reg.DATAB
parallel_in[188] => shift_reg.DATAB
parallel_in[189] => shift_reg.DATAB
parallel_in[190] => shift_reg.DATAB
parallel_in[191] => shift_reg.DATAB
parallel_in[192] => shift_reg.DATAB
parallel_in[193] => shift_reg.DATAB
parallel_in[194] => shift_reg.DATAB
parallel_in[195] => shift_reg.DATAB
parallel_in[196] => shift_reg.DATAB
parallel_in[197] => shift_reg.DATAB
parallel_in[198] => shift_reg.DATAB
parallel_in[199] => shift_reg.DATAB
parallel_in[200] => shift_reg.DATAB
parallel_in[201] => shift_reg.DATAB
parallel_in[202] => shift_reg.DATAB
parallel_in[203] => shift_reg.DATAB
parallel_in[204] => shift_reg.DATAB
parallel_in[205] => shift_reg.DATAB
parallel_in[206] => shift_reg.DATAB
parallel_in[207] => shift_reg.DATAB
parallel_in[208] => shift_reg.DATAB
parallel_in[209] => shift_reg.DATAB
parallel_in[210] => shift_reg.DATAB
parallel_in[211] => shift_reg.DATAB
parallel_in[212] => shift_reg.DATAB
parallel_in[213] => shift_reg.DATAB
parallel_in[214] => shift_reg.DATAB
parallel_in[215] => shift_reg.DATAB
parallel_in[216] => shift_reg.DATAB
parallel_in[217] => shift_reg.DATAB
parallel_in[218] => shift_reg.DATAB
parallel_in[219] => shift_reg.DATAB
parallel_in[220] => shift_reg.DATAB
parallel_in[221] => shift_reg.DATAB
parallel_in[222] => shift_reg.DATAB
parallel_in[223] => shift_reg.DATAB
parallel_in[224] => shift_reg.DATAB
parallel_in[225] => shift_reg.DATAB
parallel_in[226] => shift_reg.DATAB
parallel_in[227] => shift_reg.DATAB
parallel_in[228] => shift_reg.DATAB
parallel_in[229] => shift_reg.DATAB
parallel_in[230] => shift_reg.DATAB
parallel_in[231] => shift_reg.DATAB
parallel_in[232] => shift_reg.DATAB
parallel_in[233] => shift_reg.DATAB
parallel_in[234] => shift_reg.DATAB
parallel_in[235] => shift_reg.DATAB
parallel_in[236] => shift_reg.DATAB
parallel_in[237] => shift_reg.DATAB
parallel_in[238] => shift_reg.DATAB
parallel_in[239] => shift_reg.DATAB
parallel_in[240] => shift_reg.DATAB
parallel_in[241] => shift_reg.DATAB
parallel_in[242] => shift_reg.DATAB
parallel_in[243] => shift_reg.DATAB
parallel_in[244] => shift_reg.DATAB
parallel_in[245] => shift_reg.DATAB
parallel_in[246] => shift_reg.DATAB
parallel_in[247] => shift_reg.DATAB
parallel_in[248] => shift_reg.DATAB
parallel_in[249] => shift_reg.DATAB
parallel_in[250] => shift_reg.DATAB
parallel_in[251] => shift_reg.DATAB
parallel_in[252] => shift_reg.DATAB
parallel_in[253] => shift_reg.DATAB
parallel_in[254] => shift_reg.DATAB
parallel_in[255] => shift_reg.DATAB
parallel_in[256] => shift_reg.DATAB
parallel_in[257] => shift_reg.DATAB
parallel_in[258] => shift_reg.DATAB
parallel_in[259] => shift_reg.DATAB
parallel_in[260] => shift_reg.DATAB
parallel_in[261] => shift_reg.DATAB
parallel_in[262] => shift_reg.DATAB
parallel_in[263] => shift_reg.DATAB
parallel_in[264] => shift_reg.DATAB
parallel_in[265] => shift_reg.DATAB
parallel_in[266] => shift_reg.DATAB
parallel_in[267] => shift_reg.DATAB
parallel_in[268] => shift_reg.DATAB
parallel_in[269] => shift_reg.DATAB
parallel_in[270] => shift_reg.DATAB
parallel_in[271] => shift_reg.DATAB
parallel_in[272] => shift_reg.DATAB
parallel_in[273] => shift_reg.DATAB
parallel_in[274] => shift_reg.DATAB
parallel_in[275] => shift_reg.DATAB
parallel_in[276] => shift_reg.DATAB
parallel_in[277] => shift_reg.DATAB
parallel_in[278] => shift_reg.DATAB
parallel_in[279] => shift_reg.DATAB
parallel_in[280] => shift_reg.DATAB
parallel_in[281] => shift_reg.DATAB
parallel_in[282] => shift_reg.DATAB
parallel_in[283] => shift_reg.DATAB
parallel_in[284] => shift_reg.DATAB
parallel_in[285] => shift_reg.DATAB
parallel_in[286] => shift_reg.DATAB
parallel_in[287] => shift_reg.DATAB
parallel_in[288] => shift_reg.DATAB
parallel_in[289] => shift_reg.DATAB
parallel_in[290] => shift_reg.DATAB
parallel_in[291] => shift_reg.DATAB
parallel_in[292] => shift_reg.DATAB
parallel_in[293] => shift_reg.DATAB
parallel_in[294] => shift_reg.DATAB
parallel_in[295] => shift_reg.DATAB
parallel_in[296] => shift_reg.DATAB
parallel_in[297] => shift_reg.DATAB
parallel_in[298] => shift_reg.DATAB
parallel_in[299] => shift_reg.DATAB
parallel_in[300] => shift_reg.DATAB
parallel_in[301] => shift_reg.DATAB
parallel_in[302] => shift_reg.DATAB
parallel_in[303] => shift_reg.DATAB
parallel_in[304] => shift_reg.DATAB
parallel_in[305] => shift_reg.DATAB
parallel_in[306] => shift_reg.DATAB
parallel_in[307] => shift_reg.DATAB
parallel_in[308] => shift_reg.DATAB
parallel_in[309] => shift_reg.DATAB
parallel_in[310] => shift_reg.DATAB
parallel_in[311] => shift_reg.DATAB
parallel_in[312] => shift_reg.DATAB
parallel_in[313] => shift_reg.DATAB
parallel_in[314] => shift_reg.DATAB
parallel_in[315] => shift_reg.DATAB
parallel_in[316] => shift_reg.DATAB
parallel_in[317] => shift_reg.DATAB
parallel_in[318] => shift_reg.DATAB
parallel_in[319] => shift_reg.DATAB
parallel_in[320] => shift_reg.DATAB
parallel_in[321] => shift_reg.DATAB
parallel_in[322] => shift_reg.DATAB
parallel_in[323] => shift_reg.DATAB
parallel_in[324] => shift_reg.DATAB
parallel_in[325] => shift_reg.DATAB
parallel_in[326] => shift_reg.DATAB
parallel_in[327] => shift_reg.DATAB
parallel_in[328] => shift_reg.DATAB
parallel_in[329] => shift_reg.DATAB
parallel_in[330] => shift_reg.DATAB
parallel_in[331] => shift_reg.DATAB
parallel_in[332] => shift_reg.DATAB
parallel_in[333] => shift_reg.DATAB
parallel_in[334] => shift_reg.DATAB
parallel_in[335] => shift_reg.DATAB
parallel_in[336] => shift_reg.DATAB
parallel_in[337] => shift_reg.DATAB
parallel_in[338] => shift_reg.DATAB
parallel_in[339] => shift_reg.DATAB
parallel_in[340] => shift_reg.DATAB
parallel_in[341] => shift_reg.DATAB
parallel_in[342] => shift_reg.DATAB
parallel_in[343] => shift_reg.DATAB
parallel_in[344] => shift_reg.DATAB
parallel_in[345] => shift_reg.DATAB
parallel_in[346] => shift_reg.DATAB
parallel_in[347] => shift_reg.DATAB
parallel_in[348] => shift_reg.DATAB
parallel_in[349] => shift_reg.DATAB
parallel_in[350] => shift_reg.DATAB
parallel_in[351] => shift_reg.DATAB
parallel_in[352] => shift_reg.DATAB
parallel_in[353] => shift_reg.DATAB
parallel_in[354] => shift_reg.DATAB
parallel_in[355] => shift_reg.DATAB
parallel_in[356] => shift_reg.DATAB
parallel_in[357] => shift_reg.DATAB
parallel_in[358] => shift_reg.DATAB
parallel_in[359] => shift_reg.DATAB
parallel_in[360] => shift_reg.DATAB
parallel_in[361] => shift_reg.DATAB
parallel_in[362] => shift_reg.DATAB
parallel_in[363] => shift_reg.DATAB
parallel_in[364] => shift_reg.DATAB
parallel_in[365] => shift_reg.DATAB
parallel_in[366] => shift_reg.DATAB
parallel_in[367] => shift_reg.DATAB
parallel_in[368] => shift_reg.DATAB
parallel_in[369] => shift_reg.DATAB
parallel_in[370] => shift_reg.DATAB
parallel_in[371] => shift_reg.DATAB
parallel_in[372] => shift_reg.DATAB
parallel_in[373] => shift_reg.DATAB
parallel_in[374] => shift_reg.DATAB
parallel_in[375] => shift_reg.DATAB
parallel_in[376] => shift_reg.DATAB
parallel_in[377] => shift_reg.DATAB
parallel_in[378] => shift_reg.DATAB
parallel_in[379] => shift_reg.DATAB
parallel_in[380] => shift_reg.DATAB
parallel_in[381] => shift_reg.DATAB
parallel_in[382] => shift_reg.DATAB
parallel_in[383] => shift_reg.DATAB
serial_out <= shift_reg[383].DB_MAX_OUTPUT_PORT_TYPE


|subsistema2esquematico|coloress2:b2v_inst1
SC1[0] => Mux0.IN10
SC1[0] => Mux1.IN10
SC1[0] => Mux2.IN10
SC1[0] => Mux3.IN10
SC1[0] => Mux4.IN10
SC1[0] => Mux5.IN10
SC1[0] => Mux6.IN10
SC1[0] => Mux8.IN10
SC1[0] => Mux9.IN10
SC1[0] => Mux10.IN10
SC1[0] => Mux11.IN10
SC1[0] => Mux12.IN10
SC1[0] => Mux13.IN10
SC1[0] => Mux14.IN10
SC1[0] => Mux15.IN10
SC1[0] => Mux17.IN10
SC1[0] => Mux18.IN10
SC1[0] => Mux19.IN10
SC1[0] => Mux20.IN10
SC1[0] => Mux21.IN10
SC1[1] => Mux0.IN9
SC1[1] => Mux1.IN9
SC1[1] => Mux2.IN9
SC1[1] => Mux3.IN9
SC1[1] => Mux4.IN9
SC1[1] => Mux5.IN9
SC1[1] => Mux6.IN9
SC1[1] => Mux7.IN5
SC1[1] => Mux8.IN9
SC1[1] => Mux9.IN9
SC1[1] => Mux10.IN9
SC1[1] => Mux11.IN9
SC1[1] => Mux12.IN9
SC1[1] => Mux13.IN9
SC1[1] => Mux14.IN9
SC1[1] => Mux15.IN9
SC1[1] => Mux16.IN5
SC1[1] => Mux17.IN9
SC1[1] => Mux18.IN9
SC1[1] => Mux19.IN9
SC1[1] => Mux20.IN9
SC1[1] => Mux21.IN9
SC1[2] => Mux0.IN8
SC1[2] => Mux1.IN8
SC1[2] => Mux2.IN8
SC1[2] => Mux3.IN8
SC1[2] => Mux4.IN8
SC1[2] => Mux5.IN8
SC1[2] => Mux6.IN8
SC1[2] => Mux7.IN4
SC1[2] => Mux8.IN8
SC1[2] => Mux9.IN8
SC1[2] => Mux10.IN8
SC1[2] => Mux11.IN8
SC1[2] => Mux12.IN8
SC1[2] => Mux13.IN8
SC1[2] => Mux14.IN8
SC1[2] => Mux15.IN8
SC1[2] => Mux16.IN4
SC1[2] => Mux17.IN8
SC1[2] => Mux18.IN8
SC1[2] => Mux19.IN8
SC1[2] => Mux20.IN8
SC1[2] => Mux21.IN8
SC2[0] => Mux22.IN5
SC2[0] => Mux23.IN10
SC2[0] => Mux24.IN10
SC2[0] => Mux25.IN10
SC2[0] => Mux26.IN10
SC2[0] => Mux27.IN10
SC2[0] => Mux28.IN10
SC2[0] => Mux29.IN10
SC2[0] => Mux30.IN10
SC2[0] => Mux31.IN10
SC2[0] => Mux32.IN10
SC2[0] => Mux33.IN10
SC2[0] => Mux34.IN10
SC2[0] => Mux35.IN10
SC2[0] => Mux36.IN10
SC2[0] => Mux37.IN10
SC2[0] => Mux38.IN10
SC2[0] => Mux39.IN10
SC2[0] => Mux40.IN10
SC2[0] => Mux41.IN10
SC2[0] => Mux42.IN5
SC2[0] => Mux43.IN10
SC2[1] => Mux23.IN9
SC2[1] => Mux24.IN9
SC2[1] => Mux25.IN9
SC2[1] => Mux26.IN9
SC2[1] => Mux27.IN9
SC2[1] => Mux28.IN9
SC2[1] => Mux29.IN9
SC2[1] => Mux30.IN9
SC2[1] => Mux31.IN9
SC2[1] => Mux32.IN9
SC2[1] => Mux33.IN9
SC2[1] => Mux34.IN9
SC2[1] => Mux35.IN9
SC2[1] => Mux36.IN9
SC2[1] => Mux37.IN9
SC2[1] => Mux38.IN9
SC2[1] => Mux39.IN9
SC2[1] => Mux40.IN9
SC2[1] => Mux41.IN9
SC2[1] => Mux42.IN4
SC2[1] => Mux43.IN9
SC2[2] => Mux22.IN4
SC2[2] => Mux23.IN8
SC2[2] => Mux24.IN8
SC2[2] => Mux25.IN8
SC2[2] => Mux26.IN8
SC2[2] => Mux27.IN8
SC2[2] => Mux28.IN8
SC2[2] => Mux29.IN8
SC2[2] => Mux30.IN8
SC2[2] => Mux31.IN8
SC2[2] => Mux32.IN8
SC2[2] => Mux33.IN8
SC2[2] => Mux34.IN8
SC2[2] => Mux35.IN8
SC2[2] => Mux36.IN8
SC2[2] => Mux37.IN8
SC2[2] => Mux38.IN8
SC2[2] => Mux39.IN8
SC2[2] => Mux40.IN8
SC2[2] => Mux41.IN8
SC2[2] => Mux43.IN8
SC2[2] => CJ2[0].DATAIN
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D16.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D12.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D8.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D15.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D11.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D7.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D14.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D10.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D6.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D4.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D3.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D2.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D13.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D9.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => D5.OUTPUTSELECT
INICIO => bloqueo.OUTPUTSELECT
INICIO => CJ2[0].LATCH_ENABLE
INICIO => CJ2[1].LATCH_ENABLE
INICIO => CJ2[2].LATCH_ENABLE
INICIO => CJ2[3].LATCH_ENABLE
INICIO => CJ2[4].LATCH_ENABLE
INICIO => CJ2[5].LATCH_ENABLE
INICIO => CJ2[6].LATCH_ENABLE
INICIO => CJ2[7].LATCH_ENABLE
INICIO => CJ2[8].LATCH_ENABLE
INICIO => CJ2[9].LATCH_ENABLE
INICIO => CJ2[10].LATCH_ENABLE
INICIO => CJ2[11].LATCH_ENABLE
INICIO => CJ2[12].LATCH_ENABLE
INICIO => CJ2[13].LATCH_ENABLE
INICIO => CJ2[14].LATCH_ENABLE
INICIO => CJ2[15].LATCH_ENABLE
INICIO => CJ2[16].LATCH_ENABLE
INICIO => CJ2[17].LATCH_ENABLE
INICIO => CJ2[18].LATCH_ENABLE
INICIO => CJ2[19].LATCH_ENABLE
INICIO => CJ2[20].LATCH_ENABLE
INICIO => CJ2[21].LATCH_ENABLE
INICIO => CJ2[22].LATCH_ENABLE
INICIO => CJ1[0].LATCH_ENABLE
INICIO => CJ1[1].LATCH_ENABLE
INICIO => CJ1[2].LATCH_ENABLE
INICIO => CJ1[3].LATCH_ENABLE
INICIO => CJ1[4].LATCH_ENABLE
INICIO => CJ1[5].LATCH_ENABLE
INICIO => CJ1[6].LATCH_ENABLE
INICIO => CJ1[7].LATCH_ENABLE
INICIO => CJ1[8].LATCH_ENABLE
INICIO => CJ1[9].LATCH_ENABLE
INICIO => CJ1[10].LATCH_ENABLE
INICIO => CJ1[11].LATCH_ENABLE
INICIO => CJ1[12].LATCH_ENABLE
INICIO => CJ1[13].LATCH_ENABLE
INICIO => CJ1[16].LATCH_ENABLE
INICIO => CJ1[17].LATCH_ENABLE
INICIO => CJ1[18].LATCH_ENABLE
INICIO => CJ1[19].LATCH_ENABLE
INICIO => CJ1[20].LATCH_ENABLE
INICIO => CJ1[21].LATCH_ENABLE
INICIO => CJ1[22].LATCH_ENABLE
INICIO => CJ1[23].LATCH_ENABLE
INICIO => D1[0].ENA
INICIO => D1[1].ENA
INICIO => D1[2].ENA
INICIO => D1[3].ENA
INICIO => D1[4].ENA
INICIO => D1[5].ENA
INICIO => D1[6].ENA
INICIO => D1[7].ENA
INICIO => D1[8].ENA
INICIO => D1[9].ENA
INICIO => D1[10].ENA
INICIO => D1[11].ENA
INICIO => D1[12].ENA
INICIO => D1[13].ENA
INICIO => D1[14].ENA
INICIO => D1[15].ENA
INICIO => D1[16].ENA
INICIO => D1[17].ENA
INICIO => D1[18].ENA
INICIO => D1[19].ENA
INICIO => D1[20].ENA
INICIO => D1[21].ENA
INICIO => D1[22].ENA
INICIO => D1[23].ENA
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D16.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D12.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D8.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D15.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D11.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D7.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D14.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D10.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MV => D6.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
MINV => D1.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D16.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D4.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D3.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => D2.OUTPUTSELECT
TURNO => victoriacounter1.OUTPUTSELECT
TURNO => victoriacounter1.OUTPUTSELECT
TURNO => victoriacounter1.OUTPUTSELECT
TURNO => empatecounter1.OUTPUTSELECT
TURNO => empatecounter1.OUTPUTSELECT
TURNO => empatecounter1.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D13.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D9.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => D5.OUTPUTSELECT
TURNO => victoriacounter2.OUTPUTSELECT
TURNO => victoriacounter2.OUTPUTSELECT
TURNO => victoriacounter2.OUTPUTSELECT
TURNO => empatecounter2.OUTPUTSELECT
TURNO => empatecounter2.OUTPUTSELECT
TURNO => empatecounter2.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D13.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D9.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D5.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D4.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D3.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D2.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D16.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D12.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D8.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D15.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D11.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D7.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D14.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D10.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => D6.OUTPUTSELECT
VF => victoriacounter1.OUTPUTSELECT
VF => victoriacounter1.OUTPUTSELECT
VF => victoriacounter1.OUTPUTSELECT
VF => victoriacounter2.OUTPUTSELECT
VF => victoriacounter2.OUTPUTSELECT
VF => victoriacounter2.OUTPUTSELECT
VF => empatecounter1.OUTPUTSELECT
VF => empatecounter1.OUTPUTSELECT
VF => empatecounter1.OUTPUTSELECT
VF => empatecounter2.OUTPUTSELECT
VF => empatecounter2.OUTPUTSELECT
VF => empatecounter2.OUTPUTSELECT
VF => empategeneral.OUTPUTSELECT
VF => empategeneral.OUTPUTSELECT
VF => empategeneral.OUTPUTSELECT
VF => bloqueo.OUTPUTSELECT
CLK => empategeneral[0].CLK
CLK => empategeneral[1].CLK
CLK => empategeneral[2].CLK
CLK => empatecounter2[0].CLK
CLK => empatecounter2[1].CLK
CLK => empatecounter2[2].CLK
CLK => victoriacounter2[0].CLK
CLK => victoriacounter2[1].CLK
CLK => victoriacounter2[2].CLK
CLK => empatecounter1[0].CLK
CLK => empatecounter1[1].CLK
CLK => empatecounter1[2].CLK
CLK => victoriacounter1[0].CLK
CLK => victoriacounter1[1].CLK
CLK => victoriacounter1[2].CLK
CLK => bloqueo.CLK
CLK => D5[0].CLK
CLK => D5[1].CLK
CLK => D5[2].CLK
CLK => D5[3].CLK
CLK => D5[4].CLK
CLK => D5[5].CLK
CLK => D5[6].CLK
CLK => D5[7].CLK
CLK => D5[8].CLK
CLK => D5[9].CLK
CLK => D5[10].CLK
CLK => D5[11].CLK
CLK => D5[12].CLK
CLK => D5[13].CLK
CLK => D5[14].CLK
CLK => D5[15].CLK
CLK => D5[16].CLK
CLK => D5[17].CLK
CLK => D5[18].CLK
CLK => D5[19].CLK
CLK => D5[20].CLK
CLK => D5[21].CLK
CLK => D5[22].CLK
CLK => D5[23].CLK
CLK => D9[0].CLK
CLK => D9[1].CLK
CLK => D9[2].CLK
CLK => D9[3].CLK
CLK => D9[4].CLK
CLK => D9[5].CLK
CLK => D9[6].CLK
CLK => D9[7].CLK
CLK => D9[8].CLK
CLK => D9[9].CLK
CLK => D9[10].CLK
CLK => D9[11].CLK
CLK => D9[12].CLK
CLK => D9[13].CLK
CLK => D9[14].CLK
CLK => D9[15].CLK
CLK => D9[16].CLK
CLK => D9[17].CLK
CLK => D9[18].CLK
CLK => D9[19].CLK
CLK => D9[20].CLK
CLK => D9[21].CLK
CLK => D9[22].CLK
CLK => D9[23].CLK
CLK => D13[0].CLK
CLK => D13[1].CLK
CLK => D13[2].CLK
CLK => D13[3].CLK
CLK => D13[4].CLK
CLK => D13[5].CLK
CLK => D13[6].CLK
CLK => D13[7].CLK
CLK => D13[8].CLK
CLK => D13[9].CLK
CLK => D13[10].CLK
CLK => D13[11].CLK
CLK => D13[12].CLK
CLK => D13[13].CLK
CLK => D13[14].CLK
CLK => D13[15].CLK
CLK => D13[16].CLK
CLK => D13[17].CLK
CLK => D13[18].CLK
CLK => D13[19].CLK
CLK => D13[20].CLK
CLK => D13[21].CLK
CLK => D13[22].CLK
CLK => D13[23].CLK
CLK => D2[0].CLK
CLK => D2[1].CLK
CLK => D2[2].CLK
CLK => D2[3].CLK
CLK => D2[4].CLK
CLK => D2[5].CLK
CLK => D2[6].CLK
CLK => D2[7].CLK
CLK => D2[8].CLK
CLK => D2[9].CLK
CLK => D2[10].CLK
CLK => D2[11].CLK
CLK => D2[12].CLK
CLK => D2[13].CLK
CLK => D2[14].CLK
CLK => D2[15].CLK
CLK => D2[16].CLK
CLK => D2[17].CLK
CLK => D2[18].CLK
CLK => D2[19].CLK
CLK => D2[20].CLK
CLK => D2[21].CLK
CLK => D2[22].CLK
CLK => D2[23].CLK
CLK => D3[0].CLK
CLK => D3[1].CLK
CLK => D3[2].CLK
CLK => D3[3].CLK
CLK => D3[4].CLK
CLK => D3[5].CLK
CLK => D3[6].CLK
CLK => D3[7].CLK
CLK => D3[8].CLK
CLK => D3[9].CLK
CLK => D3[10].CLK
CLK => D3[11].CLK
CLK => D3[12].CLK
CLK => D3[13].CLK
CLK => D3[14].CLK
CLK => D3[15].CLK
CLK => D3[16].CLK
CLK => D3[17].CLK
CLK => D3[18].CLK
CLK => D3[19].CLK
CLK => D3[20].CLK
CLK => D3[21].CLK
CLK => D3[22].CLK
CLK => D3[23].CLK
CLK => D4[0].CLK
CLK => D4[1].CLK
CLK => D4[2].CLK
CLK => D4[3].CLK
CLK => D4[4].CLK
CLK => D4[5].CLK
CLK => D4[6].CLK
CLK => D4[7].CLK
CLK => D4[8].CLK
CLK => D4[9].CLK
CLK => D4[10].CLK
CLK => D4[11].CLK
CLK => D4[12].CLK
CLK => D4[13].CLK
CLK => D4[14].CLK
CLK => D4[15].CLK
CLK => D4[16].CLK
CLK => D4[17].CLK
CLK => D4[18].CLK
CLK => D4[19].CLK
CLK => D4[20].CLK
CLK => D4[21].CLK
CLK => D4[22].CLK
CLK => D4[23].CLK
CLK => D6[0].CLK
CLK => D6[1].CLK
CLK => D6[2].CLK
CLK => D6[3].CLK
CLK => D6[4].CLK
CLK => D6[5].CLK
CLK => D6[6].CLK
CLK => D6[7].CLK
CLK => D6[8].CLK
CLK => D6[9].CLK
CLK => D6[10].CLK
CLK => D6[11].CLK
CLK => D6[12].CLK
CLK => D6[13].CLK
CLK => D6[14].CLK
CLK => D6[15].CLK
CLK => D6[16].CLK
CLK => D6[17].CLK
CLK => D6[18].CLK
CLK => D6[19].CLK
CLK => D6[20].CLK
CLK => D6[21].CLK
CLK => D6[22].CLK
CLK => D6[23].CLK
CLK => D10[0].CLK
CLK => D10[1].CLK
CLK => D10[2].CLK
CLK => D10[3].CLK
CLK => D10[4].CLK
CLK => D10[5].CLK
CLK => D10[6].CLK
CLK => D10[7].CLK
CLK => D10[8].CLK
CLK => D10[9].CLK
CLK => D10[10].CLK
CLK => D10[11].CLK
CLK => D10[12].CLK
CLK => D10[13].CLK
CLK => D10[14].CLK
CLK => D10[15].CLK
CLK => D10[16].CLK
CLK => D10[17].CLK
CLK => D10[18].CLK
CLK => D10[19].CLK
CLK => D10[20].CLK
CLK => D10[21].CLK
CLK => D10[22].CLK
CLK => D10[23].CLK
CLK => D14[0].CLK
CLK => D14[1].CLK
CLK => D14[2].CLK
CLK => D14[3].CLK
CLK => D14[4].CLK
CLK => D14[5].CLK
CLK => D14[6].CLK
CLK => D14[7].CLK
CLK => D14[8].CLK
CLK => D14[9].CLK
CLK => D14[10].CLK
CLK => D14[11].CLK
CLK => D14[12].CLK
CLK => D14[13].CLK
CLK => D14[14].CLK
CLK => D14[15].CLK
CLK => D14[16].CLK
CLK => D14[17].CLK
CLK => D14[18].CLK
CLK => D14[19].CLK
CLK => D14[20].CLK
CLK => D14[21].CLK
CLK => D14[22].CLK
CLK => D14[23].CLK
CLK => D7[0].CLK
CLK => D7[1].CLK
CLK => D7[2].CLK
CLK => D7[3].CLK
CLK => D7[4].CLK
CLK => D7[5].CLK
CLK => D7[6].CLK
CLK => D7[7].CLK
CLK => D7[8].CLK
CLK => D7[9].CLK
CLK => D7[10].CLK
CLK => D7[11].CLK
CLK => D7[12].CLK
CLK => D7[13].CLK
CLK => D7[14].CLK
CLK => D7[15].CLK
CLK => D7[16].CLK
CLK => D7[17].CLK
CLK => D7[18].CLK
CLK => D7[19].CLK
CLK => D7[20].CLK
CLK => D7[21].CLK
CLK => D7[22].CLK
CLK => D7[23].CLK
CLK => D11[0].CLK
CLK => D11[1].CLK
CLK => D11[2].CLK
CLK => D11[3].CLK
CLK => D11[4].CLK
CLK => D11[5].CLK
CLK => D11[6].CLK
CLK => D11[7].CLK
CLK => D11[8].CLK
CLK => D11[9].CLK
CLK => D11[10].CLK
CLK => D11[11].CLK
CLK => D11[12].CLK
CLK => D11[13].CLK
CLK => D11[14].CLK
CLK => D11[15].CLK
CLK => D11[16].CLK
CLK => D11[17].CLK
CLK => D11[18].CLK
CLK => D11[19].CLK
CLK => D11[20].CLK
CLK => D11[21].CLK
CLK => D11[22].CLK
CLK => D11[23].CLK
CLK => D15[0].CLK
CLK => D15[1].CLK
CLK => D15[2].CLK
CLK => D15[3].CLK
CLK => D15[4].CLK
CLK => D15[5].CLK
CLK => D15[6].CLK
CLK => D15[7].CLK
CLK => D15[8].CLK
CLK => D15[9].CLK
CLK => D15[10].CLK
CLK => D15[11].CLK
CLK => D15[12].CLK
CLK => D15[13].CLK
CLK => D15[14].CLK
CLK => D15[15].CLK
CLK => D15[16].CLK
CLK => D15[17].CLK
CLK => D15[18].CLK
CLK => D15[19].CLK
CLK => D15[20].CLK
CLK => D15[21].CLK
CLK => D15[22].CLK
CLK => D15[23].CLK
CLK => D8[0].CLK
CLK => D8[1].CLK
CLK => D8[2].CLK
CLK => D8[3].CLK
CLK => D8[4].CLK
CLK => D8[5].CLK
CLK => D8[6].CLK
CLK => D8[7].CLK
CLK => D8[8].CLK
CLK => D8[9].CLK
CLK => D8[10].CLK
CLK => D8[11].CLK
CLK => D8[12].CLK
CLK => D8[13].CLK
CLK => D8[14].CLK
CLK => D8[15].CLK
CLK => D8[16].CLK
CLK => D8[17].CLK
CLK => D8[18].CLK
CLK => D8[19].CLK
CLK => D8[20].CLK
CLK => D8[21].CLK
CLK => D8[22].CLK
CLK => D8[23].CLK
CLK => D12[0].CLK
CLK => D12[1].CLK
CLK => D12[2].CLK
CLK => D12[3].CLK
CLK => D12[4].CLK
CLK => D12[5].CLK
CLK => D12[6].CLK
CLK => D12[7].CLK
CLK => D12[8].CLK
CLK => D12[9].CLK
CLK => D12[10].CLK
CLK => D12[11].CLK
CLK => D12[12].CLK
CLK => D12[13].CLK
CLK => D12[14].CLK
CLK => D12[15].CLK
CLK => D12[16].CLK
CLK => D12[17].CLK
CLK => D12[18].CLK
CLK => D12[19].CLK
CLK => D12[20].CLK
CLK => D12[21].CLK
CLK => D12[22].CLK
CLK => D12[23].CLK
CLK => D16[0].CLK
CLK => D16[1].CLK
CLK => D16[2].CLK
CLK => D16[3].CLK
CLK => D16[4].CLK
CLK => D16[5].CLK
CLK => D16[6].CLK
CLK => D16[7].CLK
CLK => D16[8].CLK
CLK => D16[9].CLK
CLK => D16[10].CLK
CLK => D16[11].CLK
CLK => D16[12].CLK
CLK => D16[13].CLK
CLK => D16[14].CLK
CLK => D16[15].CLK
CLK => D16[16].CLK
CLK => D16[17].CLK
CLK => D16[18].CLK
CLK => D16[19].CLK
CLK => D16[20].CLK
CLK => D16[21].CLK
CLK => D16[22].CLK
CLK => D16[23].CLK
CLK => D1[0].CLK
CLK => D1[1].CLK
CLK => D1[2].CLK
CLK => D1[3].CLK
CLK => D1[4].CLK
CLK => D1[5].CLK
CLK => D1[6].CLK
CLK => D1[7].CLK
CLK => D1[8].CLK
CLK => D1[9].CLK
CLK => D1[10].CLK
CLK => D1[11].CLK
CLK => D1[12].CLK
CLK => D1[13].CLK
CLK => D1[14].CLK
CLK => D1[15].CLK
CLK => D1[16].CLK
CLK => D1[17].CLK
CLK => D1[18].CLK
CLK => D1[19].CLK
CLK => D1[20].CLK
CLK => D1[21].CLK
CLK => D1[22].CLK
CLK => D1[23].CLK
POSICION[0] => Mux44.IN4
POSICION[0] => Mux45.IN4
POSICION[0] => Mux46.IN4
POSICION[0] => Mux47.IN4
POSICION[0] => Mux48.IN4
POSICION[0] => Mux49.IN4
POSICION[0] => Mux50.IN4
POSICION[0] => Mux51.IN4
POSICION[0] => Mux52.IN4
POSICION[0] => Mux53.IN4
POSICION[0] => Mux54.IN4
POSICION[0] => Mux55.IN4
POSICION[0] => Mux56.IN4
POSICION[0] => Mux57.IN4
POSICION[0] => Mux58.IN4
POSICION[0] => Mux59.IN4
POSICION[0] => Mux60.IN4
POSICION[0] => Mux61.IN4
POSICION[0] => Mux62.IN4
POSICION[0] => Mux63.IN4
POSICION[0] => Mux64.IN4
POSICION[0] => Mux65.IN4
POSICION[0] => Mux66.IN4
POSICION[0] => Mux67.IN4
POSICION[0] => Mux68.IN4
POSICION[0] => Mux69.IN4
POSICION[0] => Mux70.IN4
POSICION[0] => Mux71.IN4
POSICION[0] => Mux72.IN4
POSICION[0] => Mux73.IN4
POSICION[0] => Mux74.IN4
POSICION[0] => Mux75.IN4
POSICION[0] => Mux76.IN4
POSICION[0] => Mux77.IN4
POSICION[0] => Mux78.IN4
POSICION[0] => Mux79.IN4
POSICION[0] => Mux80.IN4
POSICION[0] => Mux81.IN4
POSICION[0] => Mux82.IN4
POSICION[0] => Mux83.IN4
POSICION[0] => Mux84.IN4
POSICION[0] => Mux85.IN4
POSICION[0] => Mux86.IN4
POSICION[0] => Mux87.IN4
POSICION[0] => Mux88.IN4
POSICION[0] => Mux89.IN4
POSICION[0] => Mux90.IN4
POSICION[0] => Mux91.IN4
POSICION[0] => Mux92.IN4
POSICION[0] => Mux93.IN4
POSICION[0] => Mux94.IN4
POSICION[0] => Mux95.IN4
POSICION[0] => Mux96.IN4
POSICION[0] => Mux97.IN4
POSICION[0] => Mux98.IN4
POSICION[0] => Mux99.IN4
POSICION[0] => Mux100.IN4
POSICION[0] => Mux101.IN4
POSICION[0] => Mux102.IN4
POSICION[0] => Mux103.IN4
POSICION[0] => Mux104.IN4
POSICION[0] => Mux105.IN4
POSICION[0] => Mux106.IN4
POSICION[0] => Mux107.IN4
POSICION[0] => Mux108.IN4
POSICION[0] => Mux109.IN4
POSICION[0] => Mux110.IN4
POSICION[0] => Mux111.IN4
POSICION[0] => Mux112.IN4
POSICION[0] => Mux113.IN4
POSICION[0] => Mux114.IN4
POSICION[0] => Mux115.IN4
POSICION[0] => Mux116.IN4
POSICION[0] => Mux117.IN4
POSICION[0] => Mux118.IN4
POSICION[0] => Mux119.IN4
POSICION[0] => Mux120.IN4
POSICION[0] => Mux121.IN4
POSICION[0] => Mux122.IN4
POSICION[0] => Mux123.IN4
POSICION[0] => Mux124.IN4
POSICION[0] => Mux125.IN4
POSICION[0] => Mux126.IN4
POSICION[0] => Mux127.IN4
POSICION[0] => Mux128.IN4
POSICION[0] => Mux129.IN4
POSICION[0] => Mux130.IN4
POSICION[0] => Mux131.IN4
POSICION[0] => Mux132.IN4
POSICION[0] => Mux133.IN4
POSICION[0] => Mux134.IN4
POSICION[0] => Mux135.IN4
POSICION[0] => Mux136.IN4
POSICION[0] => Mux137.IN4
POSICION[0] => Mux138.IN4
POSICION[0] => Mux139.IN4
POSICION[0] => Mux140.IN4
POSICION[0] => Mux141.IN4
POSICION[0] => Mux142.IN4
POSICION[0] => Mux143.IN4
POSICION[0] => Mux144.IN4
POSICION[0] => Mux145.IN4
POSICION[0] => Mux146.IN4
POSICION[0] => Mux147.IN4
POSICION[0] => Mux148.IN4
POSICION[0] => Mux149.IN4
POSICION[0] => Mux150.IN4
POSICION[0] => Mux151.IN4
POSICION[0] => Mux152.IN4
POSICION[0] => Mux153.IN4
POSICION[0] => Mux154.IN4
POSICION[0] => Mux155.IN4
POSICION[0] => Mux156.IN4
POSICION[0] => Mux157.IN4
POSICION[0] => Mux158.IN4
POSICION[0] => Mux159.IN4
POSICION[0] => Mux160.IN4
POSICION[0] => Mux161.IN4
POSICION[0] => Mux162.IN4
POSICION[0] => Mux163.IN4
POSICION[0] => Mux164.IN4
POSICION[0] => Mux165.IN4
POSICION[0] => Mux166.IN4
POSICION[0] => Mux167.IN4
POSICION[0] => Mux168.IN4
POSICION[0] => Mux169.IN4
POSICION[0] => Mux170.IN4
POSICION[0] => Mux171.IN4
POSICION[0] => Mux172.IN4
POSICION[0] => Mux173.IN4
POSICION[0] => Mux174.IN4
POSICION[0] => Mux175.IN4
POSICION[0] => Mux176.IN4
POSICION[0] => Mux177.IN4
POSICION[0] => Mux178.IN4
POSICION[0] => Mux179.IN4
POSICION[0] => Mux180.IN4
POSICION[0] => Mux181.IN4
POSICION[0] => Mux182.IN4
POSICION[0] => Mux183.IN4
POSICION[0] => Mux184.IN4
POSICION[0] => Mux185.IN4
POSICION[0] => Mux186.IN4
POSICION[0] => Mux187.IN4
POSICION[0] => Mux188.IN4
POSICION[0] => Mux189.IN4
POSICION[0] => Mux190.IN4
POSICION[0] => Mux191.IN4
POSICION[0] => Mux192.IN4
POSICION[0] => Mux193.IN4
POSICION[0] => Mux194.IN4
POSICION[0] => Mux195.IN4
POSICION[0] => Mux196.IN4
POSICION[0] => Mux197.IN4
POSICION[0] => Mux198.IN4
POSICION[0] => Mux199.IN4
POSICION[0] => Mux200.IN4
POSICION[0] => Mux201.IN4
POSICION[0] => Mux202.IN4
POSICION[0] => Mux203.IN4
POSICION[0] => Mux204.IN4
POSICION[0] => Mux205.IN4
POSICION[0] => Mux206.IN4
POSICION[0] => Mux207.IN4
POSICION[0] => Mux208.IN4
POSICION[0] => Mux209.IN4
POSICION[0] => Mux210.IN4
POSICION[0] => Mux211.IN4
POSICION[0] => Mux212.IN4
POSICION[0] => Mux213.IN4
POSICION[0] => Mux214.IN4
POSICION[0] => Mux215.IN4
POSICION[0] => Mux216.IN4
POSICION[0] => Mux217.IN4
POSICION[0] => Mux218.IN4
POSICION[0] => Mux219.IN4
POSICION[0] => Mux220.IN4
POSICION[0] => Mux221.IN4
POSICION[0] => Mux222.IN4
POSICION[0] => Mux223.IN4
POSICION[0] => Mux224.IN4
POSICION[0] => Mux225.IN4
POSICION[0] => Mux226.IN4
POSICION[0] => Mux227.IN4
POSICION[0] => Mux228.IN4
POSICION[0] => Mux229.IN4
POSICION[0] => Mux230.IN4
POSICION[0] => Mux231.IN4
POSICION[0] => Mux232.IN4
POSICION[0] => Mux233.IN4
POSICION[0] => Mux234.IN4
POSICION[0] => Mux235.IN4
POSICION[0] => Mux236.IN4
POSICION[0] => Mux237.IN4
POSICION[0] => Mux238.IN4
POSICION[0] => Mux239.IN4
POSICION[0] => Mux240.IN4
POSICION[0] => Mux241.IN4
POSICION[0] => Mux242.IN4
POSICION[0] => Mux243.IN4
POSICION[0] => Mux244.IN4
POSICION[0] => Mux245.IN4
POSICION[0] => Mux246.IN4
POSICION[0] => Mux247.IN4
POSICION[0] => Mux248.IN4
POSICION[0] => Mux249.IN4
POSICION[0] => Mux250.IN4
POSICION[0] => Mux251.IN4
POSICION[0] => Mux252.IN4
POSICION[0] => Mux253.IN4
POSICION[0] => Mux254.IN4
POSICION[0] => Mux255.IN4
POSICION[0] => Mux256.IN4
POSICION[0] => Mux257.IN4
POSICION[0] => Mux258.IN4
POSICION[0] => Mux259.IN4
POSICION[1] => Mux44.IN3
POSICION[1] => Mux45.IN3
POSICION[1] => Mux46.IN3
POSICION[1] => Mux47.IN3
POSICION[1] => Mux48.IN3
POSICION[1] => Mux49.IN3
POSICION[1] => Mux50.IN3
POSICION[1] => Mux51.IN3
POSICION[1] => Mux52.IN3
POSICION[1] => Mux53.IN3
POSICION[1] => Mux54.IN3
POSICION[1] => Mux55.IN3
POSICION[1] => Mux56.IN3
POSICION[1] => Mux57.IN3
POSICION[1] => Mux58.IN3
POSICION[1] => Mux59.IN3
POSICION[1] => Mux60.IN3
POSICION[1] => Mux61.IN3
POSICION[1] => Mux62.IN3
POSICION[1] => Mux63.IN3
POSICION[1] => Mux64.IN3
POSICION[1] => Mux65.IN3
POSICION[1] => Mux66.IN3
POSICION[1] => Mux67.IN3
POSICION[1] => Mux68.IN3
POSICION[1] => Mux69.IN3
POSICION[1] => Mux70.IN3
POSICION[1] => Mux71.IN3
POSICION[1] => Mux72.IN3
POSICION[1] => Mux73.IN3
POSICION[1] => Mux74.IN3
POSICION[1] => Mux75.IN3
POSICION[1] => Mux76.IN3
POSICION[1] => Mux77.IN3
POSICION[1] => Mux78.IN3
POSICION[1] => Mux79.IN3
POSICION[1] => Mux80.IN3
POSICION[1] => Mux81.IN3
POSICION[1] => Mux82.IN3
POSICION[1] => Mux83.IN3
POSICION[1] => Mux84.IN3
POSICION[1] => Mux85.IN3
POSICION[1] => Mux86.IN3
POSICION[1] => Mux87.IN3
POSICION[1] => Mux88.IN3
POSICION[1] => Mux89.IN3
POSICION[1] => Mux90.IN3
POSICION[1] => Mux91.IN3
POSICION[1] => Mux92.IN3
POSICION[1] => Mux93.IN3
POSICION[1] => Mux94.IN3
POSICION[1] => Mux95.IN3
POSICION[1] => Mux96.IN3
POSICION[1] => Mux97.IN3
POSICION[1] => Mux98.IN3
POSICION[1] => Mux99.IN3
POSICION[1] => Mux100.IN3
POSICION[1] => Mux101.IN3
POSICION[1] => Mux102.IN3
POSICION[1] => Mux103.IN3
POSICION[1] => Mux104.IN3
POSICION[1] => Mux105.IN3
POSICION[1] => Mux106.IN3
POSICION[1] => Mux107.IN3
POSICION[1] => Mux108.IN3
POSICION[1] => Mux109.IN3
POSICION[1] => Mux110.IN3
POSICION[1] => Mux111.IN3
POSICION[1] => Mux112.IN3
POSICION[1] => Mux113.IN3
POSICION[1] => Mux114.IN3
POSICION[1] => Mux115.IN3
POSICION[1] => Mux116.IN3
POSICION[1] => Mux117.IN3
POSICION[1] => Mux118.IN3
POSICION[1] => Mux119.IN3
POSICION[1] => Mux120.IN3
POSICION[1] => Mux121.IN3
POSICION[1] => Mux122.IN3
POSICION[1] => Mux123.IN3
POSICION[1] => Mux124.IN3
POSICION[1] => Mux125.IN3
POSICION[1] => Mux126.IN3
POSICION[1] => Mux127.IN3
POSICION[1] => Mux128.IN3
POSICION[1] => Mux129.IN3
POSICION[1] => Mux130.IN3
POSICION[1] => Mux131.IN3
POSICION[1] => Mux132.IN3
POSICION[1] => Mux133.IN3
POSICION[1] => Mux134.IN3
POSICION[1] => Mux135.IN3
POSICION[1] => Mux136.IN3
POSICION[1] => Mux137.IN3
POSICION[1] => Mux138.IN3
POSICION[1] => Mux139.IN3
POSICION[1] => Mux140.IN3
POSICION[1] => Mux141.IN3
POSICION[1] => Mux142.IN3
POSICION[1] => Mux143.IN3
POSICION[1] => Mux144.IN3
POSICION[1] => Mux145.IN3
POSICION[1] => Mux146.IN3
POSICION[1] => Mux147.IN3
POSICION[1] => Mux148.IN3
POSICION[1] => Mux149.IN3
POSICION[1] => Mux150.IN3
POSICION[1] => Mux151.IN3
POSICION[1] => Mux152.IN3
POSICION[1] => Mux153.IN3
POSICION[1] => Mux154.IN3
POSICION[1] => Mux155.IN3
POSICION[1] => Mux156.IN3
POSICION[1] => Mux157.IN3
POSICION[1] => Mux158.IN3
POSICION[1] => Mux159.IN3
POSICION[1] => Mux160.IN3
POSICION[1] => Mux161.IN3
POSICION[1] => Mux162.IN3
POSICION[1] => Mux163.IN3
POSICION[1] => Mux164.IN3
POSICION[1] => Mux165.IN3
POSICION[1] => Mux166.IN3
POSICION[1] => Mux167.IN3
POSICION[1] => Mux168.IN3
POSICION[1] => Mux169.IN3
POSICION[1] => Mux170.IN3
POSICION[1] => Mux171.IN3
POSICION[1] => Mux172.IN3
POSICION[1] => Mux173.IN3
POSICION[1] => Mux174.IN3
POSICION[1] => Mux175.IN3
POSICION[1] => Mux176.IN3
POSICION[1] => Mux177.IN3
POSICION[1] => Mux178.IN3
POSICION[1] => Mux179.IN3
POSICION[1] => Mux180.IN3
POSICION[1] => Mux181.IN3
POSICION[1] => Mux182.IN3
POSICION[1] => Mux183.IN3
POSICION[1] => Mux184.IN3
POSICION[1] => Mux185.IN3
POSICION[1] => Mux186.IN3
POSICION[1] => Mux187.IN3
POSICION[1] => Mux188.IN3
POSICION[1] => Mux189.IN3
POSICION[1] => Mux190.IN3
POSICION[1] => Mux191.IN3
POSICION[1] => Mux192.IN3
POSICION[1] => Mux193.IN3
POSICION[1] => Mux194.IN3
POSICION[1] => Mux195.IN3
POSICION[1] => Mux196.IN3
POSICION[1] => Mux197.IN3
POSICION[1] => Mux198.IN3
POSICION[1] => Mux199.IN3
POSICION[1] => Mux200.IN3
POSICION[1] => Mux201.IN3
POSICION[1] => Mux202.IN3
POSICION[1] => Mux203.IN3
POSICION[1] => Mux204.IN3
POSICION[1] => Mux205.IN3
POSICION[1] => Mux206.IN3
POSICION[1] => Mux207.IN3
POSICION[1] => Mux208.IN3
POSICION[1] => Mux209.IN3
POSICION[1] => Mux210.IN3
POSICION[1] => Mux211.IN3
POSICION[1] => Mux212.IN3
POSICION[1] => Mux213.IN3
POSICION[1] => Mux214.IN3
POSICION[1] => Mux215.IN3
POSICION[1] => Mux216.IN3
POSICION[1] => Mux217.IN3
POSICION[1] => Mux218.IN3
POSICION[1] => Mux219.IN3
POSICION[1] => Mux220.IN3
POSICION[1] => Mux221.IN3
POSICION[1] => Mux222.IN3
POSICION[1] => Mux223.IN3
POSICION[1] => Mux224.IN3
POSICION[1] => Mux225.IN3
POSICION[1] => Mux226.IN3
POSICION[1] => Mux227.IN3
POSICION[1] => Mux228.IN3
POSICION[1] => Mux229.IN3
POSICION[1] => Mux230.IN3
POSICION[1] => Mux231.IN3
POSICION[1] => Mux232.IN3
POSICION[1] => Mux233.IN3
POSICION[1] => Mux234.IN3
POSICION[1] => Mux235.IN3
POSICION[1] => Mux236.IN3
POSICION[1] => Mux237.IN3
POSICION[1] => Mux238.IN3
POSICION[1] => Mux239.IN3
POSICION[1] => Mux240.IN3
POSICION[1] => Mux241.IN3
POSICION[1] => Mux242.IN3
POSICION[1] => Mux243.IN3
POSICION[1] => Mux244.IN3
POSICION[1] => Mux245.IN3
POSICION[1] => Mux246.IN3
POSICION[1] => Mux247.IN3
POSICION[1] => Mux248.IN3
POSICION[1] => Mux249.IN3
POSICION[1] => Mux250.IN3
POSICION[1] => Mux251.IN3
POSICION[1] => Mux252.IN3
POSICION[1] => Mux253.IN3
POSICION[1] => Mux254.IN3
POSICION[1] => Mux255.IN3
POSICION[1] => Mux256.IN3
POSICION[1] => Mux257.IN3
POSICION[1] => Mux258.IN3
POSICION[1] => Mux259.IN3
POSICION[2] => Mux44.IN2
POSICION[2] => Mux45.IN2
POSICION[2] => Mux46.IN2
POSICION[2] => Mux47.IN2
POSICION[2] => Mux48.IN2
POSICION[2] => Mux49.IN2
POSICION[2] => Mux50.IN2
POSICION[2] => Mux51.IN2
POSICION[2] => Mux52.IN2
POSICION[2] => Mux53.IN2
POSICION[2] => Mux54.IN2
POSICION[2] => Mux55.IN2
POSICION[2] => Mux56.IN2
POSICION[2] => Mux57.IN2
POSICION[2] => Mux58.IN2
POSICION[2] => Mux59.IN2
POSICION[2] => Mux60.IN2
POSICION[2] => Mux61.IN2
POSICION[2] => Mux62.IN2
POSICION[2] => Mux63.IN2
POSICION[2] => Mux64.IN2
POSICION[2] => Mux65.IN2
POSICION[2] => Mux66.IN2
POSICION[2] => Mux67.IN2
POSICION[2] => Mux68.IN2
POSICION[2] => Mux69.IN2
POSICION[2] => Mux70.IN2
POSICION[2] => Mux71.IN2
POSICION[2] => Mux72.IN2
POSICION[2] => Mux73.IN2
POSICION[2] => Mux74.IN2
POSICION[2] => Mux75.IN2
POSICION[2] => Mux76.IN2
POSICION[2] => Mux77.IN2
POSICION[2] => Mux78.IN2
POSICION[2] => Mux79.IN2
POSICION[2] => Mux80.IN2
POSICION[2] => Mux81.IN2
POSICION[2] => Mux82.IN2
POSICION[2] => Mux83.IN2
POSICION[2] => Mux84.IN2
POSICION[2] => Mux85.IN2
POSICION[2] => Mux86.IN2
POSICION[2] => Mux87.IN2
POSICION[2] => Mux88.IN2
POSICION[2] => Mux89.IN2
POSICION[2] => Mux90.IN2
POSICION[2] => Mux91.IN2
POSICION[2] => Mux92.IN2
POSICION[2] => Mux93.IN2
POSICION[2] => Mux94.IN2
POSICION[2] => Mux95.IN2
POSICION[2] => Mux96.IN2
POSICION[2] => Mux97.IN2
POSICION[2] => Mux98.IN2
POSICION[2] => Mux99.IN2
POSICION[2] => Mux100.IN2
POSICION[2] => Mux101.IN2
POSICION[2] => Mux102.IN2
POSICION[2] => Mux103.IN2
POSICION[2] => Mux104.IN2
POSICION[2] => Mux105.IN2
POSICION[2] => Mux106.IN2
POSICION[2] => Mux107.IN2
POSICION[2] => Mux108.IN2
POSICION[2] => Mux109.IN2
POSICION[2] => Mux110.IN2
POSICION[2] => Mux111.IN2
POSICION[2] => Mux112.IN2
POSICION[2] => Mux113.IN2
POSICION[2] => Mux114.IN2
POSICION[2] => Mux115.IN2
POSICION[2] => Mux116.IN2
POSICION[2] => Mux117.IN2
POSICION[2] => Mux118.IN2
POSICION[2] => Mux119.IN2
POSICION[2] => Mux120.IN2
POSICION[2] => Mux121.IN2
POSICION[2] => Mux122.IN2
POSICION[2] => Mux123.IN2
POSICION[2] => Mux124.IN2
POSICION[2] => Mux125.IN2
POSICION[2] => Mux126.IN2
POSICION[2] => Mux127.IN2
POSICION[2] => Mux128.IN2
POSICION[2] => Mux129.IN2
POSICION[2] => Mux130.IN2
POSICION[2] => Mux131.IN2
POSICION[2] => Mux132.IN2
POSICION[2] => Mux133.IN2
POSICION[2] => Mux134.IN2
POSICION[2] => Mux135.IN2
POSICION[2] => Mux136.IN2
POSICION[2] => Mux137.IN2
POSICION[2] => Mux138.IN2
POSICION[2] => Mux139.IN2
POSICION[2] => Mux140.IN2
POSICION[2] => Mux141.IN2
POSICION[2] => Mux142.IN2
POSICION[2] => Mux143.IN2
POSICION[2] => Mux144.IN2
POSICION[2] => Mux145.IN2
POSICION[2] => Mux146.IN2
POSICION[2] => Mux147.IN2
POSICION[2] => Mux148.IN2
POSICION[2] => Mux149.IN2
POSICION[2] => Mux150.IN2
POSICION[2] => Mux151.IN2
POSICION[2] => Mux152.IN2
POSICION[2] => Mux153.IN2
POSICION[2] => Mux154.IN2
POSICION[2] => Mux155.IN2
POSICION[2] => Mux156.IN2
POSICION[2] => Mux157.IN2
POSICION[2] => Mux158.IN2
POSICION[2] => Mux159.IN2
POSICION[2] => Mux160.IN2
POSICION[2] => Mux161.IN2
POSICION[2] => Mux162.IN2
POSICION[2] => Mux163.IN2
POSICION[2] => Mux164.IN2
POSICION[2] => Mux165.IN2
POSICION[2] => Mux166.IN2
POSICION[2] => Mux167.IN2
POSICION[2] => Mux168.IN2
POSICION[2] => Mux169.IN2
POSICION[2] => Mux170.IN2
POSICION[2] => Mux171.IN2
POSICION[2] => Mux172.IN2
POSICION[2] => Mux173.IN2
POSICION[2] => Mux174.IN2
POSICION[2] => Mux175.IN2
POSICION[2] => Mux176.IN2
POSICION[2] => Mux177.IN2
POSICION[2] => Mux178.IN2
POSICION[2] => Mux179.IN2
POSICION[2] => Mux180.IN2
POSICION[2] => Mux181.IN2
POSICION[2] => Mux182.IN2
POSICION[2] => Mux183.IN2
POSICION[2] => Mux184.IN2
POSICION[2] => Mux185.IN2
POSICION[2] => Mux186.IN2
POSICION[2] => Mux187.IN2
POSICION[2] => Mux188.IN2
POSICION[2] => Mux189.IN2
POSICION[2] => Mux190.IN2
POSICION[2] => Mux191.IN2
POSICION[2] => Mux192.IN2
POSICION[2] => Mux193.IN2
POSICION[2] => Mux194.IN2
POSICION[2] => Mux195.IN2
POSICION[2] => Mux196.IN2
POSICION[2] => Mux197.IN2
POSICION[2] => Mux198.IN2
POSICION[2] => Mux199.IN2
POSICION[2] => Mux200.IN2
POSICION[2] => Mux201.IN2
POSICION[2] => Mux202.IN2
POSICION[2] => Mux203.IN2
POSICION[2] => Mux204.IN2
POSICION[2] => Mux205.IN2
POSICION[2] => Mux206.IN2
POSICION[2] => Mux207.IN2
POSICION[2] => Mux208.IN2
POSICION[2] => Mux209.IN2
POSICION[2] => Mux210.IN2
POSICION[2] => Mux211.IN2
POSICION[2] => Mux212.IN2
POSICION[2] => Mux213.IN2
POSICION[2] => Mux214.IN2
POSICION[2] => Mux215.IN2
POSICION[2] => Mux216.IN2
POSICION[2] => Mux217.IN2
POSICION[2] => Mux218.IN2
POSICION[2] => Mux219.IN2
POSICION[2] => Mux220.IN2
POSICION[2] => Mux221.IN2
POSICION[2] => Mux222.IN2
POSICION[2] => Mux223.IN2
POSICION[2] => Mux224.IN2
POSICION[2] => Mux225.IN2
POSICION[2] => Mux226.IN2
POSICION[2] => Mux227.IN2
POSICION[2] => Mux228.IN2
POSICION[2] => Mux229.IN2
POSICION[2] => Mux230.IN2
POSICION[2] => Mux231.IN2
POSICION[2] => Mux232.IN2
POSICION[2] => Mux233.IN2
POSICION[2] => Mux234.IN2
POSICION[2] => Mux235.IN2
POSICION[2] => Mux236.IN2
POSICION[2] => Mux237.IN2
POSICION[2] => Mux238.IN2
POSICION[2] => Mux239.IN2
POSICION[2] => Mux240.IN2
POSICION[2] => Mux241.IN2
POSICION[2] => Mux242.IN2
POSICION[2] => Mux243.IN2
POSICION[2] => Mux244.IN2
POSICION[2] => Mux245.IN2
POSICION[2] => Mux246.IN2
POSICION[2] => Mux247.IN2
POSICION[2] => Mux248.IN2
POSICION[2] => Mux249.IN2
POSICION[2] => Mux250.IN2
POSICION[2] => Mux251.IN2
POSICION[2] => Mux252.IN2
POSICION[2] => Mux253.IN2
POSICION[2] => Mux254.IN2
POSICION[2] => Mux255.IN2
POSICION[2] => Mux256.IN2
POSICION[2] => Mux257.IN2
POSICION[2] => Mux258.IN2
POSICION[2] => Mux259.IN2
POSICION[3] => Mux44.IN1
POSICION[3] => Mux45.IN1
POSICION[3] => Mux46.IN1
POSICION[3] => Mux47.IN1
POSICION[3] => Mux48.IN1
POSICION[3] => Mux49.IN1
POSICION[3] => Mux50.IN1
POSICION[3] => Mux51.IN1
POSICION[3] => Mux52.IN1
POSICION[3] => Mux53.IN1
POSICION[3] => Mux54.IN1
POSICION[3] => Mux55.IN1
POSICION[3] => Mux56.IN1
POSICION[3] => Mux57.IN1
POSICION[3] => Mux58.IN1
POSICION[3] => Mux59.IN1
POSICION[3] => Mux60.IN1
POSICION[3] => Mux61.IN1
POSICION[3] => Mux62.IN1
POSICION[3] => Mux63.IN1
POSICION[3] => Mux64.IN1
POSICION[3] => Mux65.IN1
POSICION[3] => Mux66.IN1
POSICION[3] => Mux67.IN1
POSICION[3] => Mux68.IN1
POSICION[3] => Mux69.IN1
POSICION[3] => Mux70.IN1
POSICION[3] => Mux71.IN1
POSICION[3] => Mux72.IN1
POSICION[3] => Mux73.IN1
POSICION[3] => Mux74.IN1
POSICION[3] => Mux75.IN1
POSICION[3] => Mux76.IN1
POSICION[3] => Mux77.IN1
POSICION[3] => Mux78.IN1
POSICION[3] => Mux79.IN1
POSICION[3] => Mux80.IN1
POSICION[3] => Mux81.IN1
POSICION[3] => Mux82.IN1
POSICION[3] => Mux83.IN1
POSICION[3] => Mux84.IN1
POSICION[3] => Mux85.IN1
POSICION[3] => Mux86.IN1
POSICION[3] => Mux87.IN1
POSICION[3] => Mux88.IN1
POSICION[3] => Mux89.IN1
POSICION[3] => Mux90.IN1
POSICION[3] => Mux91.IN1
POSICION[3] => Mux92.IN1
POSICION[3] => Mux93.IN1
POSICION[3] => Mux94.IN1
POSICION[3] => Mux95.IN1
POSICION[3] => Mux96.IN1
POSICION[3] => Mux97.IN1
POSICION[3] => Mux98.IN1
POSICION[3] => Mux99.IN1
POSICION[3] => Mux100.IN1
POSICION[3] => Mux101.IN1
POSICION[3] => Mux102.IN1
POSICION[3] => Mux103.IN1
POSICION[3] => Mux104.IN1
POSICION[3] => Mux105.IN1
POSICION[3] => Mux106.IN1
POSICION[3] => Mux107.IN1
POSICION[3] => Mux108.IN1
POSICION[3] => Mux109.IN1
POSICION[3] => Mux110.IN1
POSICION[3] => Mux111.IN1
POSICION[3] => Mux112.IN1
POSICION[3] => Mux113.IN1
POSICION[3] => Mux114.IN1
POSICION[3] => Mux115.IN1
POSICION[3] => Mux116.IN1
POSICION[3] => Mux117.IN1
POSICION[3] => Mux118.IN1
POSICION[3] => Mux119.IN1
POSICION[3] => Mux120.IN1
POSICION[3] => Mux121.IN1
POSICION[3] => Mux122.IN1
POSICION[3] => Mux123.IN1
POSICION[3] => Mux124.IN1
POSICION[3] => Mux125.IN1
POSICION[3] => Mux126.IN1
POSICION[3] => Mux127.IN1
POSICION[3] => Mux128.IN1
POSICION[3] => Mux129.IN1
POSICION[3] => Mux130.IN1
POSICION[3] => Mux131.IN1
POSICION[3] => Mux132.IN1
POSICION[3] => Mux133.IN1
POSICION[3] => Mux134.IN1
POSICION[3] => Mux135.IN1
POSICION[3] => Mux136.IN1
POSICION[3] => Mux137.IN1
POSICION[3] => Mux138.IN1
POSICION[3] => Mux139.IN1
POSICION[3] => Mux140.IN1
POSICION[3] => Mux141.IN1
POSICION[3] => Mux142.IN1
POSICION[3] => Mux143.IN1
POSICION[3] => Mux144.IN1
POSICION[3] => Mux145.IN1
POSICION[3] => Mux146.IN1
POSICION[3] => Mux147.IN1
POSICION[3] => Mux148.IN1
POSICION[3] => Mux149.IN1
POSICION[3] => Mux150.IN1
POSICION[3] => Mux151.IN1
POSICION[3] => Mux152.IN1
POSICION[3] => Mux153.IN1
POSICION[3] => Mux154.IN1
POSICION[3] => Mux155.IN1
POSICION[3] => Mux156.IN1
POSICION[3] => Mux157.IN1
POSICION[3] => Mux158.IN1
POSICION[3] => Mux159.IN1
POSICION[3] => Mux160.IN1
POSICION[3] => Mux161.IN1
POSICION[3] => Mux162.IN1
POSICION[3] => Mux163.IN1
POSICION[3] => Mux164.IN1
POSICION[3] => Mux165.IN1
POSICION[3] => Mux166.IN1
POSICION[3] => Mux167.IN1
POSICION[3] => Mux168.IN1
POSICION[3] => Mux169.IN1
POSICION[3] => Mux170.IN1
POSICION[3] => Mux171.IN1
POSICION[3] => Mux172.IN1
POSICION[3] => Mux173.IN1
POSICION[3] => Mux174.IN1
POSICION[3] => Mux175.IN1
POSICION[3] => Mux176.IN1
POSICION[3] => Mux177.IN1
POSICION[3] => Mux178.IN1
POSICION[3] => Mux179.IN1
POSICION[3] => Mux180.IN1
POSICION[3] => Mux181.IN1
POSICION[3] => Mux182.IN1
POSICION[3] => Mux183.IN1
POSICION[3] => Mux184.IN1
POSICION[3] => Mux185.IN1
POSICION[3] => Mux186.IN1
POSICION[3] => Mux187.IN1
POSICION[3] => Mux188.IN1
POSICION[3] => Mux189.IN1
POSICION[3] => Mux190.IN1
POSICION[3] => Mux191.IN1
POSICION[3] => Mux192.IN1
POSICION[3] => Mux193.IN1
POSICION[3] => Mux194.IN1
POSICION[3] => Mux195.IN1
POSICION[3] => Mux196.IN1
POSICION[3] => Mux197.IN1
POSICION[3] => Mux198.IN1
POSICION[3] => Mux199.IN1
POSICION[3] => Mux200.IN1
POSICION[3] => Mux201.IN1
POSICION[3] => Mux202.IN1
POSICION[3] => Mux203.IN1
POSICION[3] => Mux204.IN1
POSICION[3] => Mux205.IN1
POSICION[3] => Mux206.IN1
POSICION[3] => Mux207.IN1
POSICION[3] => Mux208.IN1
POSICION[3] => Mux209.IN1
POSICION[3] => Mux210.IN1
POSICION[3] => Mux211.IN1
POSICION[3] => Mux212.IN1
POSICION[3] => Mux213.IN1
POSICION[3] => Mux214.IN1
POSICION[3] => Mux215.IN1
POSICION[3] => Mux216.IN1
POSICION[3] => Mux217.IN1
POSICION[3] => Mux218.IN1
POSICION[3] => Mux219.IN1
POSICION[3] => Mux220.IN1
POSICION[3] => Mux221.IN1
POSICION[3] => Mux222.IN1
POSICION[3] => Mux223.IN1
POSICION[3] => Mux224.IN1
POSICION[3] => Mux225.IN1
POSICION[3] => Mux226.IN1
POSICION[3] => Mux227.IN1
POSICION[3] => Mux228.IN1
POSICION[3] => Mux229.IN1
POSICION[3] => Mux230.IN1
POSICION[3] => Mux231.IN1
POSICION[3] => Mux232.IN1
POSICION[3] => Mux233.IN1
POSICION[3] => Mux234.IN1
POSICION[3] => Mux235.IN1
POSICION[3] => Mux236.IN1
POSICION[3] => Mux237.IN1
POSICION[3] => Mux238.IN1
POSICION[3] => Mux239.IN1
POSICION[3] => Mux240.IN1
POSICION[3] => Mux241.IN1
POSICION[3] => Mux242.IN1
POSICION[3] => Mux243.IN1
POSICION[3] => Mux244.IN1
POSICION[3] => Mux245.IN1
POSICION[3] => Mux246.IN1
POSICION[3] => Mux247.IN1
POSICION[3] => Mux248.IN1
POSICION[3] => Mux249.IN1
POSICION[3] => Mux250.IN1
POSICION[3] => Mux251.IN1
POSICION[3] => Mux252.IN1
POSICION[3] => Mux253.IN1
POSICION[3] => Mux254.IN1
POSICION[3] => Mux255.IN1
POSICION[3] => Mux256.IN1
POSICION[3] => Mux257.IN1
POSICION[3] => Mux258.IN1
POSICION[3] => Mux259.IN1
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D4.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D3.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => D2.OUTPUTSELECT
VICTORIA => victoriacounter1.OUTPUTSELECT
VICTORIA => victoriacounter1.OUTPUTSELECT
VICTORIA => victoriacounter1.OUTPUTSELECT
VICTORIA => empatecounter1.OUTPUTSELECT
VICTORIA => empatecounter1.OUTPUTSELECT
VICTORIA => empatecounter1.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D13.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D9.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => D5.OUTPUTSELECT
VICTORIA => victoriacounter2.OUTPUTSELECT
VICTORIA => victoriacounter2.OUTPUTSELECT
VICTORIA => victoriacounter2.OUTPUTSELECT
VICTORIA => empatecounter2.OUTPUTSELECT
VICTORIA => empatecounter2.OUTPUTSELECT
VICTORIA => empatecounter2.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D4.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D3.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D2.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D13.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D9.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => D5.OUTPUTSELECT
EMPATE => empategeneral.OUTPUTSELECT
EMPATE => empategeneral.OUTPUTSELECT
EMPATE => empategeneral.OUTPUTSELECT
EMPATE => victoriacounter1.OUTPUTSELECT
EMPATE => victoriacounter1.OUTPUTSELECT
EMPATE => victoriacounter1.OUTPUTSELECT
EMPATE => victoriacounter2.OUTPUTSELECT
EMPATE => victoriacounter2.OUTPUTSELECT
EMPATE => victoriacounter2.OUTPUTSELECT
MATRIZ[0] <= D1[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[1] <= D1[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[2] <= D1[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[3] <= D1[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[4] <= D1[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[5] <= D1[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[6] <= D1[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[7] <= D1[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[8] <= D1[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[9] <= D1[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[10] <= D1[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[11] <= D1[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[12] <= D1[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[13] <= D1[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[14] <= D1[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[15] <= D1[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[16] <= D1[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[17] <= D1[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[18] <= D1[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[19] <= D1[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[20] <= D1[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[21] <= D1[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[22] <= D1[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[23] <= D1[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[24] <= D2[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[25] <= D2[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[26] <= D2[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[27] <= D2[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[28] <= D2[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[29] <= D2[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[30] <= D2[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[31] <= D2[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[32] <= D2[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[33] <= D2[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[34] <= D2[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[35] <= D2[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[36] <= D2[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[37] <= D2[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[38] <= D2[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[39] <= D2[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[40] <= D2[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[41] <= D2[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[42] <= D2[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[43] <= D2[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[44] <= D2[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[45] <= D2[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[46] <= D2[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[47] <= D2[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[48] <= D3[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[49] <= D3[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[50] <= D3[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[51] <= D3[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[52] <= D3[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[53] <= D3[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[54] <= D3[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[55] <= D3[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[56] <= D3[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[57] <= D3[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[58] <= D3[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[59] <= D3[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[60] <= D3[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[61] <= D3[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[62] <= D3[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[63] <= D3[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[64] <= D3[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[65] <= D3[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[66] <= D3[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[67] <= D3[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[68] <= D3[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[69] <= D3[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[70] <= D3[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[71] <= D3[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[72] <= D4[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[73] <= D4[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[74] <= D4[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[75] <= D4[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[76] <= D4[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[77] <= D4[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[78] <= D4[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[79] <= D4[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[80] <= D4[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[81] <= D4[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[82] <= D4[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[83] <= D4[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[84] <= D4[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[85] <= D4[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[86] <= D4[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[87] <= D4[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[88] <= D4[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[89] <= D4[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[90] <= D4[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[91] <= D4[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[92] <= D4[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[93] <= D4[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[94] <= D4[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[95] <= D4[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[96] <= D5[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[97] <= D5[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[98] <= D5[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[99] <= D5[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[100] <= D5[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[101] <= D5[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[102] <= D5[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[103] <= D5[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[104] <= D5[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[105] <= D5[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[106] <= D5[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[107] <= D5[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[108] <= D5[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[109] <= D5[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[110] <= D5[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[111] <= D5[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[112] <= D5[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[113] <= D5[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[114] <= D5[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[115] <= D5[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[116] <= D5[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[117] <= D5[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[118] <= D5[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[119] <= D5[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[120] <= D6[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[121] <= D6[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[122] <= D6[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[123] <= D6[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[124] <= D6[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[125] <= D6[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[126] <= D6[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[127] <= D6[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[128] <= D6[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[129] <= D6[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[130] <= D6[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[131] <= D6[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[132] <= D6[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[133] <= D6[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[134] <= D6[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[135] <= D6[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[136] <= D6[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[137] <= D6[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[138] <= D6[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[139] <= D6[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[140] <= D6[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[141] <= D6[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[142] <= D6[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[143] <= D6[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[144] <= D7[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[145] <= D7[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[146] <= D7[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[147] <= D7[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[148] <= D7[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[149] <= D7[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[150] <= D7[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[151] <= D7[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[152] <= D7[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[153] <= D7[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[154] <= D7[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[155] <= D7[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[156] <= D7[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[157] <= D7[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[158] <= D7[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[159] <= D7[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[160] <= D7[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[161] <= D7[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[162] <= D7[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[163] <= D7[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[164] <= D7[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[165] <= D7[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[166] <= D7[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[167] <= D7[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[168] <= D8[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[169] <= D8[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[170] <= D8[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[171] <= D8[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[172] <= D8[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[173] <= D8[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[174] <= D8[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[175] <= D8[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[176] <= D8[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[177] <= D8[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[178] <= D8[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[179] <= D8[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[180] <= D8[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[181] <= D8[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[182] <= D8[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[183] <= D8[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[184] <= D8[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[185] <= D8[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[186] <= D8[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[187] <= D8[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[188] <= D8[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[189] <= D8[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[190] <= D8[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[191] <= D8[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[192] <= D9[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[193] <= D9[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[194] <= D9[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[195] <= D9[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[196] <= D9[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[197] <= D9[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[198] <= D9[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[199] <= D9[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[200] <= D9[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[201] <= D9[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[202] <= D9[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[203] <= D9[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[204] <= D9[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[205] <= D9[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[206] <= D9[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[207] <= D9[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[208] <= D9[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[209] <= D9[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[210] <= D9[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[211] <= D9[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[212] <= D9[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[213] <= D9[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[214] <= D9[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[215] <= D9[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[216] <= D10[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[217] <= D10[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[218] <= D10[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[219] <= D10[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[220] <= D10[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[221] <= D10[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[222] <= D10[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[223] <= D10[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[224] <= D10[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[225] <= D10[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[226] <= D10[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[227] <= D10[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[228] <= D10[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[229] <= D10[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[230] <= D10[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[231] <= D10[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[232] <= D10[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[233] <= D10[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[234] <= D10[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[235] <= D10[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[236] <= D10[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[237] <= D10[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[238] <= D10[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[239] <= D10[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[240] <= D11[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[241] <= D11[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[242] <= D11[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[243] <= D11[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[244] <= D11[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[245] <= D11[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[246] <= D11[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[247] <= D11[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[248] <= D11[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[249] <= D11[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[250] <= D11[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[251] <= D11[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[252] <= D11[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[253] <= D11[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[254] <= D11[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[255] <= D11[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[256] <= D11[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[257] <= D11[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[258] <= D11[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[259] <= D11[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[260] <= D11[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[261] <= D11[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[262] <= D11[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[263] <= D11[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[264] <= D12[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[265] <= D12[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[266] <= D12[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[267] <= D12[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[268] <= D12[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[269] <= D12[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[270] <= D12[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[271] <= D12[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[272] <= D12[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[273] <= D12[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[274] <= D12[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[275] <= D12[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[276] <= D12[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[277] <= D12[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[278] <= D12[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[279] <= D12[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[280] <= D12[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[281] <= D12[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[282] <= D12[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[283] <= D12[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[284] <= D12[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[285] <= D12[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[286] <= D12[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[287] <= D12[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[288] <= D13[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[289] <= D13[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[290] <= D13[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[291] <= D13[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[292] <= D13[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[293] <= D13[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[294] <= D13[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[295] <= D13[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[296] <= D13[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[297] <= D13[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[298] <= D13[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[299] <= D13[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[300] <= D13[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[301] <= D13[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[302] <= D13[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[303] <= D13[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[304] <= D13[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[305] <= D13[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[306] <= D13[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[307] <= D13[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[308] <= D13[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[309] <= D13[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[310] <= D13[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[311] <= D13[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[312] <= D14[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[313] <= D14[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[314] <= D14[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[315] <= D14[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[316] <= D14[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[317] <= D14[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[318] <= D14[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[319] <= D14[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[320] <= D14[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[321] <= D14[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[322] <= D14[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[323] <= D14[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[324] <= D14[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[325] <= D14[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[326] <= D14[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[327] <= D14[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[328] <= D14[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[329] <= D14[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[330] <= D14[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[331] <= D14[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[332] <= D14[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[333] <= D14[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[334] <= D14[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[335] <= D14[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[336] <= D15[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[337] <= D15[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[338] <= D15[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[339] <= D15[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[340] <= D15[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[341] <= D15[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[342] <= D15[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[343] <= D15[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[344] <= D15[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[345] <= D15[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[346] <= D15[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[347] <= D15[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[348] <= D15[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[349] <= D15[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[350] <= D15[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[351] <= D15[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[352] <= D15[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[353] <= D15[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[354] <= D15[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[355] <= D15[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[356] <= D15[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[357] <= D15[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[358] <= D15[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[359] <= D15[23].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[360] <= D16[0].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[361] <= D16[1].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[362] <= D16[2].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[363] <= D16[3].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[364] <= D16[4].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[365] <= D16[5].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[366] <= D16[6].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[367] <= D16[7].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[368] <= D16[8].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[369] <= D16[9].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[370] <= D16[10].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[371] <= D16[11].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[372] <= D16[12].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[373] <= D16[13].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[374] <= D16[14].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[375] <= D16[15].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[376] <= D16[16].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[377] <= D16[17].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[378] <= D16[18].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[379] <= D16[19].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[380] <= D16[20].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[381] <= D16[21].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[382] <= D16[22].DB_MAX_OUTPUT_PORT_TYPE
MATRIZ[383] <= D16[23].DB_MAX_OUTPUT_PORT_TYPE


|subsistema2esquematico|lpm_counter0:b2v_inst2
clock => lpm_counter:LPM_COUNTER_component.clock
cout <= lpm_counter:LPM_COUNTER_component.cout
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component
clock => cntr_4mj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_4mj:auto_generated.q[0]
q[1] <= cntr_4mj:auto_generated.q[1]
q[2] <= cntr_4mj:auto_generated.q[2]
q[3] <= cntr_4mj:auto_generated.q[3]
q[4] <= cntr_4mj:auto_generated.q[4]
q[5] <= cntr_4mj:auto_generated.q[5]
q[6] <= cntr_4mj:auto_generated.q[6]
q[7] <= cntr_4mj:auto_generated.q[7]
cout <= cntr_4mj:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|subsistema2esquematico|lpm_counter0:b2v_inst2|lpm_counter:LPM_COUNTER_component|cntr_4mj:auto_generated|cmpr_okc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


