$date
	Tue Sep  9 19:05:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_testbench $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var wire 1 # out0 $end
$var reg 1 $ clk $end
$var reg 1 % in $end
$scope module c1 $end
$var wire 1 $ clk $end
$var wire 1 % x_in $end
$var reg 1 # out0 $end
$var reg 1 " out1 $end
$var reg 1 ! out2 $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
x#
x"
x!
$end
#5
0!
0"
1#
b1 &
1%
1$
#10
0$
#12
0%
#15
0#
1$
#20
0$
#24
1%
#25
1"
b10 &
1$
#30
0$
#31
0%
#35
0"
1$
#40
0$
#43
1%
#45
b0 &
1!
1$
#50
0$
0%
#55
0!
1$
#60
0$
#62
1%
#65
1#
b1 &
1$
#69
0%
#70
0$
#75
0#
1$
#80
0$
#81
1%
#85
1"
b10 &
1$
#88
0%
#90
0$
#95
0"
1$
#100
0$
1%
#105
b0 &
1!
1$
#107
0%
#110
0$
#115
0!
1$
#119
1%
#120
0$
#125
1#
b1 &
1$
#126
0%
#130
0$
#135
0#
1$
#138
1%
#140
0$
#145
1$
0%
#150
0$
#155
1$
#157
1%
#160
0$
#164
0%
#165
1$
#170
0$
#175
1$
#176
1%
#180
0$
#183
0%
#185
1$
#190
0$
#195
1"
b10 &
1$
1%
#200
0$
#202
0%
#205
0"
1$
#210
0$
#214
1%
#215
b0 &
1!
1$
#220
0$
#221
0%
#225
0!
1$
#230
0$
#233
1%
#235
1#
b1 &
1$
#240
0$
0%
#245
0#
1$
#250
0$
#252
1%
#255
1"
b10 &
1$
#259
0%
#260
0$
#265
0"
1$
#270
0$
#271
1%
#275
b0 &
1!
1$
#278
0%
#280
0$
#285
0!
1$
#290
0$
1%
#295
1#
b1 &
1$
#297
0%
#300
0$
