Analysis & Synthesis report for frequency_counter_assembly
Thu May  8 23:53:42 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "frequency_counter:counter_module"
 13. Port Connectivity Checks: "uart_interface:uart_module"
 14. Port Connectivity Checks: "control_unit:control_module"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May  8 23:53:42 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; frequency_counter_assembly                      ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 182                                             ;
;     Total combinational functions  ; 181                                             ;
;     Dedicated logic registers      ; 118                                             ;
; Total registers                    ; 118                                             ;
; Total pins                         ; 15                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+--------------------+----------------------------+
; Option                                                           ; Setting            ; Default Value              ;
+------------------------------------------------------------------+--------------------+----------------------------+
; Device                                                           ; 10M50DAF484C7G     ;                            ;
; Top-level entity name                                            ; top_level          ; frequency_counter_assembly ;
; Family name                                                      ; MAX 10             ; Cyclone V                  ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                            ;
; Resynthesis Optimization Effort                                  ; Normal             ;                            ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                            ;
; Use Generated Physical Constraints File                          ; On                 ;                            ;
; Use smart compilation                                            ; Off                ; Off                        ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                         ;
; Enable compact report table                                      ; Off                ; Off                        ;
; Restructure Multiplexers                                         ; Auto               ; Auto                       ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                        ;
; Preserve fewer node names                                        ; On                 ; On                         ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                     ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001               ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                  ;
; State Machine Processing                                         ; Auto               ; Auto                       ;
; Safe State Machine                                               ; Off                ; Off                        ;
; Extract Verilog State Machines                                   ; On                 ; On                         ;
; Extract VHDL State Machines                                      ; On                 ; On                         ;
; Ignore Verilog initial constructs                                ; Off                ; Off                        ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                       ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                         ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                         ;
; Parallel Synthesis                                               ; On                 ; On                         ;
; DSP Block Balancing                                              ; Auto               ; Auto                       ;
; NOT Gate Push-Back                                               ; On                 ; On                         ;
; Power-Up Don't Care                                              ; On                 ; On                         ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                        ;
; Remove Duplicate Registers                                       ; On                 ; On                         ;
; Ignore CARRY Buffers                                             ; Off                ; Off                        ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                        ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                        ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                        ;
; Ignore LCELL Buffers                                             ; Off                ; Off                        ;
; Ignore SOFT Buffers                                              ; On                 ; On                         ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                        ;
; Optimization Technique                                           ; Balanced           ; Balanced                   ;
; Carry Chain Length                                               ; 70                 ; 70                         ;
; Auto Carry Chains                                                ; On                 ; On                         ;
; Auto Open-Drain Pins                                             ; On                 ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                        ;
; Auto ROM Replacement                                             ; On                 ; On                         ;
; Auto RAM Replacement                                             ; On                 ; On                         ;
; Auto DSP Block Replacement                                       ; On                 ; On                         ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                       ;
; Auto Clock Enable Replacement                                    ; On                 ; On                         ;
; Strict RAM Replacement                                           ; Off                ; Off                        ;
; Allow Synchronous Control Signals                                ; On                 ; On                         ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                        ;
; Auto RAM Block Balancing                                         ; On                 ; On                         ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                        ;
; Auto Resource Sharing                                            ; Off                ; Off                        ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                        ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                        ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                        ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                         ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                        ;
; Timing-Driven Synthesis                                          ; On                 ; On                         ;
; Report Parameter Settings                                        ; On                 ; On                         ;
; Report Source Assignments                                        ; On                 ; On                         ;
; Report Connectivity Checks                                       ; On                 ; On                         ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                        ;
; Synchronization Register Chain Length                            ; 2                  ; 2                          ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation         ;
; HDL message level                                                ; Level2             ; Level2                     ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                        ;
; Clock MUX Protection                                             ; On                 ; On                         ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                        ;
; Block Design Naming                                              ; Auto               ; Auto                       ;
; SDC constraint protection                                        ; Off                ; Off                        ;
; Synthesis Effort                                                 ; Auto               ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                         ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                        ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                     ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                       ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                         ;
+------------------------------------------------------------------+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+
; uart_interface.v                 ; yes             ; User Verilog HDL File  ; /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v    ;         ;
; top_level.v                      ; yes             ; User Verilog HDL File  ; /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v         ;         ;
; frequency_counter.v              ; yes             ; User Verilog HDL File  ; /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v      ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 182             ;
;                                             ;                 ;
; Total combinational functions               ; 181             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 68              ;
;     -- 3 input functions                    ; 56              ;
;     -- <=2 input functions                  ; 57              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 121             ;
;     -- arithmetic mode                      ; 60              ;
;                                             ;                 ;
; Total registers                             ; 118             ;
;     -- Dedicated logic registers            ; 118             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 15              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_i_ext~input ;
; Maximum fan-out                             ; 112             ;
; Total fan-out                               ; 960             ;
; Average fan-out                             ; 2.92            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                          ; Entity Name     ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                               ; 181 (1)             ; 118 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 15   ; 0            ; 0          ; |top_level                                                                                   ; top_level       ; work         ;
;    |control_unit:control_module|         ; 70 (70)             ; 53 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module                                                       ; control_unit    ; work         ;
;    |uart_interface:uart_module|          ; 110 (44)            ; 65 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|uart_interface:uart_module                                                        ; uart_interface  ; work         ;
;       |uart_tx_module:tx_module|         ; 66 (64)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|uart_interface:uart_module|uart_tx_module:tx_module                               ; uart_tx_module  ; work         ;
;          |parity_detector:parity_module| ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|uart_interface:uart_module|uart_tx_module:tx_module|parity_detector:parity_module ; parity_detector ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                    ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; frequency_counter:counter_module|coarse_count_internal[0..31]                 ; Stuck at GND due to stuck port clock                                  ;
; frequency_counter:counter_module|fine_count_internal[0..31]                   ; Stuck at GND due to stuck port clock                                  ;
; frequency_counter:counter_module|control_reg[0]                               ; Lost fanout                                                           ;
; frequency_counter:counter_module|fine_count_reg[5]                            ; Stuck at GND due to stuck port data_in                                ;
; frequency_counter:counter_module|coarse_count_reg[5]                          ; Stuck at GND due to stuck port data_in                                ;
; control_unit:control_module|one_hot[2..5,7..9]                                ; Merged with control_unit:control_module|one_hot[1]                    ;
; control_unit:control_module|dat_o_internal[5,9,11..15,17,18,20,23]            ; Merged with control_unit:control_module|dat_o_internal[10]            ;
; control_unit:control_module|addr_o_internal[3..9,11..31]                      ; Merged with control_unit:control_module|addr_o_internal[10]           ;
; control_unit:control_module|dat_o_internal[8,16,19,21,22,24..31]              ; Merged with control_unit:control_module|addr_o_internal[10]           ;
; uart_interface:uart_module|baud_rate_divider_constant[8,19,21,22,24..31]      ; Merged with uart_interface:uart_module|baud_rate_divider_constant[16] ;
; uart_interface:uart_module|baud_rate_divider_constant[5,9,11..15,17,18,20,23] ; Merged with uart_interface:uart_module|baud_rate_divider_constant[10] ;
; control_unit:control_module|one_hot[1]                                        ; Stuck at GND due to stuck port data_in                                ;
; control_unit:control_module|addr_o_internal[10]                               ; Stuck at GND due to stuck port data_in                                ;
; control_unit:control_module|next_fsm_step[4]                                  ; Stuck at GND due to stuck port data_in                                ;
; frequency_counter:counter_module|counter_read_buffer[5]                       ; Stuck at GND due to stuck port data_in                                ;
; frequency_counter:counter_module|control_reg[5,7]                             ; Stuck at GND due to stuck port data_in                                ;
; frequency_counter:counter_module|measurement_is_done                          ; Stuck at GND due to stuck port clock_enable                           ;
; frequency_counter:counter_module|last_measurement_state                       ; Stuck at GND due to stuck port clock_enable                           ;
; frequency_counter:counter_module|measurement_state_machine                    ; Stuck at GND due to stuck port clock                                  ;
; uart_interface:uart_module|uart_buffer_tx[8]                                  ; Stuck at GND due to stuck port data_in                                ;
; uart_interface:uart_module|baud_rate_divider_constant[16]                     ; Stuck at GND due to stuck port data_in                                ;
; control_unit:control_module|cu_fsm_internal[4]                                ; Stuck at GND due to stuck port data_in                                ;
; Total Number of Removed Registers = 161                                       ;                                                                       ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                      ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; control_unit:control_module|addr_o_internal[10]            ; Stuck at GND              ; frequency_counter:counter_module|control_reg[7],            ;
;                                                            ; due to stuck port data_in ; frequency_counter:counter_module|measurement_is_done,       ;
;                                                            ;                           ; frequency_counter:counter_module|last_measurement_state,    ;
;                                                            ;                           ; frequency_counter:counter_module|measurement_state_machine, ;
;                                                            ;                           ; uart_interface:uart_module|uart_buffer_tx[8],               ;
;                                                            ;                           ; uart_interface:uart_module|baud_rate_divider_constant[16]   ;
; frequency_counter:counter_module|fine_count_internal[5]    ; Stuck at GND              ; frequency_counter:counter_module|fine_count_reg[5],         ;
;                                                            ; due to stuck port clock   ; frequency_counter:counter_module|counter_read_buffer[5]     ;
; frequency_counter:counter_module|coarse_count_internal[31] ; Stuck at GND              ; frequency_counter:counter_module|control_reg[0]             ;
;                                                            ; due to stuck port clock   ;                                                             ;
; frequency_counter:counter_module|coarse_count_internal[5]  ; Stuck at GND              ; frequency_counter:counter_module|coarse_count_reg[5]        ;
;                                                            ; due to stuck port clock   ;                                                             ;
; control_unit:control_module|next_fsm_step[4]               ; Stuck at GND              ; control_unit:control_module|cu_fsm_internal[4]              ;
;                                                            ; due to stuck port data_in ;                                                             ;
+------------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 118   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|uart_tx_ctrl_reg[5]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|uart_buffer_tx[0]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|baud_rate_divider_constant[1] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top_level|control_unit:control_module|counter_timer_internal[7]    ;
; 17:1               ; 13 bits   ; 143 LEs       ; 130 LEs              ; 13 LEs                 ; Yes        ; |top_level|control_unit:control_module|stb_o_internal               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_counter:counter_module"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_interface:uart_module"                                                                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ack_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uart_led_tx ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; uart_led_rx ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_module"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; tagn_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 118                         ;
;     ENA               ; 21                          ;
;     ENA SCLR          ; 40                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 37                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 181                         ;
;     arith             ; 60                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 19                          ;
;     normal            ; 121                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 68                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu May  8 23:53:30 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file uart_interface.v
    Info (12023): Found entity 1: uart_interface File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 21
    Info (12023): Found entity 2: uart_tx_module File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 204
    Info (12023): Found entity 3: parity_detector File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 382
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file frequency_counter.v
    Info (12023): Found entity 1: frequency_counter File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pll_module.v
    Info (12023): Found entity 1: pll_module File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v Line: 40
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_module" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(49): object "repetition" assigned a value but never read File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 49
Warning (10230): Verilog HDL assignment warning at control_unit.v(89): truncated value with size 32 to match size of target (10) File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 89
Warning (10034): Output port "sel_o" at control_unit.v(29) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 29
Warning (10034): Output port "cyc_o" at control_unit.v(30) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 30
Warning (10034): Output port "lock_o" at control_unit.v(32) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 32
Warning (10034): Output port "tagn_o" at control_unit.v(37) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 37
Info (12128): Elaborating entity "uart_interface" for hierarchy "uart_interface:uart_module" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at uart_interface.v(54): object "uart_status_indicator" assigned a value but never read File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 54
Warning (10858): Verilog HDL warning at uart_interface.v(56): object uart_frame_receive_complete used but never assigned File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 56
Warning (10858): Verilog HDL warning at uart_interface.v(58): object uart_parity_error_flag used but never assigned File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 58
Warning (10858): Verilog HDL warning at uart_interface.v(60): object uart_rx_data_out used but never assigned File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_interface.v(141): truncated value with size 16 to match size of target (8) File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 141
Warning (10030): Net "uart_rx_data_out[7..0]" at uart_interface.v(60) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 60
Warning (10030): Net "uart_frame_receive_complete" at uart_interface.v(56) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 56
Warning (10030): Net "uart_parity_error_flag" at uart_interface.v(58) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 58
Warning (10034): Output port "dat_o[31..8]" at uart_interface.v(31) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 31
Warning (10034): Output port "uart_led_tx" at uart_interface.v(25) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 25
Warning (10034): Output port "uart_led_rx" at uart_interface.v(26) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 26
Warning (10034): Output port "err_o" at uart_interface.v(37) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 37
Warning (10034): Output port "rty_o" at uart_interface.v(38) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 38
Warning (10034): Output port "tagn_o" at uart_interface.v(42) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 42
Info (12128): Elaborating entity "uart_tx_module" for hierarchy "uart_interface:uart_module|uart_tx_module:tx_module" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 72
Info (12128): Elaborating entity "parity_detector" for hierarchy "uart_interface:uart_module|uart_tx_module:tx_module|parity_detector:parity_module" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 234
Info (12128): Elaborating entity "frequency_counter" for hierarchy "frequency_counter:counter_module" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 120
Warning (10230): Verilog HDL assignment warning at frequency_counter.v(94): truncated value with size 32 to match size of target (8) File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 94
Warning (10034): Output port "err_o" at frequency_counter.v(32) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 32
Warning (10034): Output port "rty_o" at frequency_counter.v(33) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 33
Warning (10034): Output port "ack_o" at frequency_counter.v(34) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 34
Warning (10034): Output port "tagn_o" at frequency_counter.v(36) has no driver File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 36
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_i" is missing source, defaulting to GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 32
    Warning (12110): Net "tagn_i" is missing source, defaulting to GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 34
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_port[1]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[2]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[3]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[4]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[5]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[7]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[8]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
    Warning (13410): Pin "led_port[9]" is stuck at GND File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "measure_signal_i" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 24
    Warning (15610): No output dependent on input pin "uart_rx_ext" File: /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 25
Info (21057): Implemented 198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 183 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 672 megabytes
    Info: Processing ended: Thu May  8 23:53:42 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/raditya/Documents/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg.


