<stg><name>operator<<=<256u, uint<256u>, void></name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2:0 %p_read37 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2:1 %p_read26 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2:2 %p_read15 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop2:3 %p_read_12 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop2:4 %x_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="64">
<![CDATA[
memset.loop2:5 %s = trunc i64 %p_read_12

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
memset.loop2:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
memset.loop2:7 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
memset.loop2:8 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %i = phi i3 %i_57, void %.split2, i3 0, void %memset.loop2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %k = phi i1 %k_14, void %.split2, i1 0, void %memset.loop2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %i_57 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %icmp_ln211 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split2, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="3">
<![CDATA[
.split2:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_12, i64 %p_read15, i64 %p_read26, i64 %p_read37, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:2 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:3 %sub_ln213 = sub i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:4 %k1 = icmp_ult  i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1">
<![CDATA[
.split2:5 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:6 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:7 %k_14 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split2:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i:0 %br_ln285 = br i1 %k, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:0 %r_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:1 %r_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:2 %r_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:3 %r_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch0.preheader:4 %br_ln0 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 %add_ln29, void %branch0, i2 0, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %r_word_num_bits_0_0_load = load i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %r_word_num_bits_1_0_load = load i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %r_word_num_bits_2_0_load = load i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %r_word_num_bits_3_0_load = load i64 %r_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:6 %r_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i64 %r_word_num_bits_0_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %r_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_1_0_load, i64 0, i64 %r_word_num_bits_1_0_load, i64 %r_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %r_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_2_0_load, i64 %r_word_num_bits_2_0_load, i64 0, i64 %r_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %r_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 %r_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:10 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:11 %empty_154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:12 %store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:16 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %zext_ln247 = zext i6 %s

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_read_12, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="59" op_0_bw="58">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %zext_ln248 = zext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %sub_i_i = sub i59 4, i59 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %sub_i_i_cast = sext i59 %sub_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %empty_155 = xor i6 %s, i6 63

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %zext_ln252 = zext i6 %empty_155

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %icmp_ln252 = icmp_eq  i58 %trunc_ln, i58 4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:8 %br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:0 %r_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:1 %r_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:2 %r_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:3 %r_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="19">
<![CDATA[
.lr.ph.i.i.preheader:4 %trunc_ln50_18 = trunc i19 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln50_18"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:5 %trunc_ln30 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %p_read_12, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:6 %store_ln29 = store i64 %r_word_num_bits_3_1, i64 %r_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:7 %store_ln29 = store i64 %r_word_num_bits_2_1, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:8 %store_ln29 = store i64 %r_word_num_bits_1_1, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:9 %store_ln29 = store i64 %r_word_num_bits_0_1, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.preheader:10 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %i_58 = phi i64 %i_59, void %.split32, i64 0, void %.lr.ph.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_58"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:2 %i_59 = add i64 %i_58, i64 1

]]></Node>
<StgValue><ssdm name="i_59"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:8 %icmp_ln252_2 = icmp_eq  i64 %i_58, i64 %sub_i_i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln252_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:9 %br_ln252 = br i1 %icmp_ln252_2, void %.split, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
.split:0 %trunc_ln50_19 = trunc i64 %i_58

]]></Node>
<StgValue><ssdm name="trunc_ln50_19"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.split:1 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %trunc_ln50_19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="64">
<![CDATA[
.split:2 %trunc_ln50_20 = trunc i64 %i_58

]]></Node>
<StgValue><ssdm name="trunc_ln50_20"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:4 %add_ln50 = add i19 %shl_ln, i19 %x_read

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:5 %lshr_ln254_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln254_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="14">
<![CDATA[
.split:6 %zext_ln254 = zext i14 %lshr_ln254_1

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="14">
<![CDATA[
.split:8 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:19 %add_ln48 = add i2 %trunc_ln50_20, i2 %trunc_ln30

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:20 %switch_ln254 = switch i2 %add_ln48, void %branch7, i2 0, void %.split..split32_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:1 %carry = phi i63 %trunc_ln31, void %.split32, i63 0, void %.lr.ph.i.i.preheader

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:3 %r_word_num_bits_0_2_load = load i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:4 %r_word_num_bits_1_2_load = load i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:5 %r_word_num_bits_2_2_load = load i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:6 %r_word_num_bits_3_2_load = load i64 %r_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:3 %trunc_ln50_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_20, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln50_7"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="256" op_0_bw="14">
<![CDATA[
.split:8 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:9 %add_ln254 = add i5 %trunc_ln50_7, i5 %trunc_ln50_18

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split:10 %shl_ln19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln254, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="8">
<![CDATA[
.split:11 %zext_ln254_1 = zext i8 %shl_ln19

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:12 %lshr_ln254 = lshr i256 %state_load, i256 %zext_ln254_1

]]></Node>
<StgValue><ssdm name="lshr_ln254"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="256">
<![CDATA[
.split:13 %trunc_ln254 = trunc i256 %lshr_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:14 %shl_ln254 = shl i64 %trunc_ln254, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="63" op_0_bw="64">
<![CDATA[
.split:15 %trunc_ln254_1 = trunc i64 %shl_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split:16 %or_ln254 = or i63 %trunc_ln254_1, i63 %carry

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split:17 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split:18 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_27, i63 %or_ln254

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln254 = br void %.split32

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln254 = br void %.split32

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split32_crit_edge:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.split..split32_crit_edge:1 %br_ln254 = br void %.split32

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7:0 %store_ln254 = store i64 %or_ln, i64 %r_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln254 = br void %.split32

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:0 %lshr_ln255 = lshr i64 %trunc_ln254, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln255"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split32:1 %trunc_ln31 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.split32:2 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %r_word_num_bits_3_4 = phi i64 %r_word_num_bits_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_3_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:1 %r_word_num_bits_2_4 = phi i64 %r_word_num_bits_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_2_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %r_word_num_bits_1_4 = phi i64 %r_word_num_bits_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_1_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:3 %r_word_num_bits_0_4 = phi i64 %r_word_num_bits_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %r_word_num_bits_0_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:4 %or_ln885_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %r_word_num_bits_3_4, i64 %r_word_num_bits_2_4, i64 %r_word_num_bits_1_4, i64 %r_word_num_bits_0_4

]]></Node>
<StgValue><ssdm name="or_ln885_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="504" op_0_bw="256">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:5 %zext_ln885 = zext i256 %or_ln885_2

]]></Node>
<StgValue><ssdm name="zext_ln885"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="19">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:6 %trunc_ln885 = trunc i19 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln885"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="63" op_0_bw="5">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:7 %zext_ln885_1 = zext i5 %trunc_ln885

]]></Node>
<StgValue><ssdm name="zext_ln885_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:8 %shl_ln885 = shl i63 4294967295, i63 %zext_ln885_1

]]></Node>
<StgValue><ssdm name="shl_ln885"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:9 %shl_ln885_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln885, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln885_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="504" op_0_bw="8">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:10 %zext_ln885_2 = zext i8 %shl_ln885_1

]]></Node>
<StgValue><ssdm name="zext_ln885_2"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="504" op_0_bw="504" op_1_bw="504">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:11 %shl_ln885_2 = shl i504 %zext_ln885, i504 %zext_ln885_2

]]></Node>
<StgValue><ssdm name="shl_ln885_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:12 %icmp_ln885 = icmp_eq  i5 %trunc_ln885, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:13 %trunc_ln885_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln885_3"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:14 %zext_ln885_3 = zext i14 %trunc_ln885_3

]]></Node>
<StgValue><ssdm name="zext_ln885_3"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="63">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:15 %trunc_ln885_1 = trunc i63 %shl_ln885

]]></Node>
<StgValue><ssdm name="trunc_ln885_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="504">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:16 %trunc_ln885_2 = trunc i504 %shl_ln885_2

]]></Node>
<StgValue><ssdm name="trunc_ln885_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:17 %state_addr_18 = getelementptr i256 %state, i64 0, i64 %zext_ln885_3

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:18 %store_ln885 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_18, i256 %trunc_ln885_2, i32 %trunc_ln885_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="31" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:19 %tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %shl_ln885, i32 32, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="31">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:20 %zext_ln885_4 = zext i31 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln885_4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="248" op_0_bw="248" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:21 %tmp_22 = partselect i248 @_ssdm_op_PartSelect.i248.i504.i32.i32, i504 %shl_ln885_2, i32 256, i32 503

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="248">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:22 %zext_ln885_6 = zext i248 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln885_6"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:23 %add_ln885 = add i14 %trunc_ln885_3, i14 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:24 %zext_ln885_5 = zext i14 %add_ln885

]]></Node>
<StgValue><ssdm name="zext_ln885_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:25 %state_addr_19 = getelementptr i256 %state, i64 0, i64 %zext_ln885_5

]]></Node>
<StgValue><ssdm name="state_addr_19"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:26 %br_ln885 = br i1 %icmp_ln885, void, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
:0 %store_ln885 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_19, i256 %zext_ln885_6, i32 %zext_ln885_4

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln885 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit._crit_edge:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
