{
  "design": {
    "design_info": {
      "boundary_crc": "0x3CF965B182714F91",
      "design_src": "SBD",
      "device": "xcu250-figd2104-2L-e",
      "name": "bd_d216",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "reset": {
        "psr_aclk_SLR0": "",
        "psr_aclk_SLR1": "",
        "psr_aclk_SLR2": "",
        "psr_aclk_SLR3": "",
        "psr_aclk1_SLR0": "",
        "psr_aclk1_SLR1": "",
        "psr_aclk1_SLR2": "",
        "psr_aclk1_SLR3": ""
      },
      "interconnect": {
        "interconnect_s00_axi": "",
        "interconnect_s01_axi": "",
        "interconnect_s02_axi": "",
        "interconnect_s03_axi": "",
        "interconnect_ddr4_mem00": "",
        "interconnect_ddr4_mem01": "",
        "interconnect_ddr4_mem02": "",
        "interconnect_ddr4_mem03": "",
        "interconnect_plram_mem00": "",
        "interconnect_plram_mem01": "",
        "interconnect_plram_mem02": "",
        "interconnect_plram_mem03": "",
        "vip_s00_axi": "",
        "vip_s01_axi": "",
        "vip_s02_axi": "",
        "vip_s03_axi": ""
      },
      "memory": {
        "ddr4_mem00": "",
        "psr_ddr4_mem00": "",
        "ddr4_mem00_ctrl_cc": "",
        "ddr4_mem01": "",
        "psr_ddr4_mem01": "",
        "ddr4_mem01_ctrl_cc": "",
        "ddr4_mem02": "",
        "psr_ddr4_mem02": "",
        "ddr4_mem02_ctrl_cc": "",
        "ddr4_mem03": "",
        "psr_ddr4_mem03": "",
        "ddr4_mem03_ctrl_cc": "",
        "calib_concat": "",
        "calib_reduce": "",
        "calib_vector_concat": "",
        "plram_mem00": "",
        "plram_mem00_bram": "",
        "plram_mem01": "",
        "plram_mem01_bram": "",
        "plram_mem02": "",
        "plram_mem02_bram": "",
        "plram_mem03": "",
        "plram_mem03_bram": "",
        "psr_ctrl_interconnect": "",
        "interconnect_ddrmem_ctrl": "",
        "vip_DDR4_MEM00": "",
        "vip_ctrl_DDR4_MEM00": "",
        "vip_DDR4_MEM01": "",
        "vip_ctrl_DDR4_MEM01": "",
        "vip_DDR4_MEM02": "",
        "vip_ctrl_DDR4_MEM02": "",
        "vip_DDR4_MEM03": "",
        "vip_ctrl_DDR4_MEM03": "",
        "vip_PLRAM_MEM00": "",
        "vip_PLRAM_MEM01": "",
        "vip_PLRAM_MEM02": "",
        "vip_PLRAM_MEM03": ""
      }
    },
    "interface_ports": {
      "S_AXI_CTRL": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "26",
            "value_src": "auto_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "50925925",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "constant"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S00_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "S02_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "S03_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "3",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "DDR4_MEM00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "DDR4_MEM01": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "DDR4_MEM02": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "DDR4_MEM03": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "DDR4_MEM00_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "DDR4_MEM02_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "DDR4_MEM03_DIFF_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI:S01_AXI:S02_AXI:S03_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_kernel_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aclk1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_CTRL"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_clkwiz_sysclks_clk_out2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50925925",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ddr4_mem01_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_c1_sys",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem00_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "constant"
          }
        }
      },
      "ddr4_mem01_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_d216_ddr4_mem01_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "constant"
          }
        }
      },
      "ddr4_mem02_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_d216_ddr4_mem02_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "constant"
          }
        }
      },
      "ddr4_mem03_ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_d216_ddr4_mem03_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "constant"
          }
        }
      },
      "ddr4_mem00_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem01_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem02_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem03_sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ddr4_mem_calib_complete": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem_calib_vec": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "4",
            "value_src": "ip"
          }
        }
      }
    },
    "components": {
      "reset": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "psr_aclk_SLR0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_aclk_SLR1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psr_aclk_SLR2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "psr_aclk_SLR3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR3_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            }
          },
          "psr_aclk1_SLR0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk1_SLR0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_aclk1_SLR1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk1_SLR1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psr_aclk1_SLR2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk1_SLR2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "psr_aclk1_SLR3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk1_SLR3_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "psr_aclk_SLR1/slowest_sync_clk",
              "psr_aclk_SLR2/slowest_sync_clk",
              "psr_aclk_SLR3/slowest_sync_clk",
              "psr_aclk_SLR0/slowest_sync_clk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "psr_aclk_SLR1/ext_reset_in",
              "psr_aclk_SLR2/ext_reset_in",
              "psr_aclk_SLR3/ext_reset_in",
              "psr_aclk1_SLR0/ext_reset_in",
              "psr_aclk1_SLR1/ext_reset_in",
              "psr_aclk1_SLR2/ext_reset_in",
              "psr_aclk1_SLR3/ext_reset_in",
              "psr_aclk_SLR0/ext_reset_in"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR1/interconnect_aresetn",
              "interconnect_aresetn1"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR2/interconnect_aresetn",
              "interconnect_aresetn2"
            ]
          },
          "psr_aclk_SLR3_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR3/interconnect_aresetn",
              "interconnect_aresetn3"
            ]
          },
          "aclk1_1": {
            "ports": [
              "aclk1",
              "psr_aclk1_SLR1/slowest_sync_clk",
              "psr_aclk1_SLR2/slowest_sync_clk",
              "psr_aclk1_SLR3/slowest_sync_clk",
              "psr_aclk1_SLR0/slowest_sync_clk"
            ]
          }
        }
      },
      "interconnect": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI5": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI6": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI7": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn2": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn3": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem00_ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn4": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem01_ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn5": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem02_ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn6": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem03_ui_clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn7": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect_s00_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_S00_AXI_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_s01_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_S01_AXI_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_s02_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_S02_AXI_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_s03_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_S03_AXI_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 PKT_W_THR 64}}}"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_ddr4_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_DDR4_MEM00_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_ddr4_mem01": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_DDR4_MEM01_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_ddr4_mem02": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_DDR4_MEM02_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_ddr4_mem03": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_DDR4_MEM03_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_plram_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM00_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_plram_mem01": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM01_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_plram_mem02": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM02_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "interconnect_plram_mem03": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM03_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "vip_s00_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S00_AXI_0"
          },
          "vip_s01_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S01_AXI_0"
          },
          "vip_s02_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S02_AXI_0"
          },
          "vip_s03_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_S03_AXI_0"
          }
        },
        "interface_nets": {
          "S02_AXI_1": {
            "interface_ports": [
              "S02_AXI",
              "vip_s02_axi/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM03_M00_AXI": {
            "interface_ports": [
              "M00_AXI7",
              "interconnect_plram_mem03/M00_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "vip_s03_axi/S_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "vip_s01_axi/S_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "vip_s00_axi/S_AXI"
            ]
          },
          "interconnect_DDR4_MEM00_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "interconnect_ddr4_mem00/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM00_M00_AXI": {
            "interface_ports": [
              "M00_AXI4",
              "interconnect_plram_mem00/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM02_M00_AXI": {
            "interface_ports": [
              "M00_AXI6",
              "interconnect_plram_mem02/M00_AXI"
            ]
          },
          "interconnect_DDR4_MEM03_M00_AXI": {
            "interface_ports": [
              "M00_AXI3",
              "interconnect_ddr4_mem03/M00_AXI"
            ]
          },
          "interconnect_DDR4_MEM02_M00_AXI": {
            "interface_ports": [
              "M00_AXI2",
              "interconnect_ddr4_mem02/M00_AXI"
            ]
          },
          "interconnect_DDR4_MEM01_M00_AXI": {
            "interface_ports": [
              "M00_AXI1",
              "interconnect_ddr4_mem01/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM01_M00_AXI": {
            "interface_ports": [
              "M00_AXI5",
              "interconnect_plram_mem01/M00_AXI"
            ]
          },
          "interconnect_S00_AXI_M00_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M00_AXI",
              "interconnect_ddr4_mem00/S00_AXI"
            ]
          },
          "interconnect_S03_AXI_M01_AXI": {
            "interface_ports": [
              "interconnect_s03_axi/M01_AXI",
              "interconnect_plram_mem03/S00_AXI"
            ]
          },
          "interconnect_S02_AXI_M01_AXI": {
            "interface_ports": [
              "interconnect_s02_axi/M01_AXI",
              "interconnect_plram_mem02/S00_AXI"
            ]
          },
          "interconnect_S01_AXI_M01_AXI": {
            "interface_ports": [
              "interconnect_s01_axi/M01_AXI",
              "interconnect_plram_mem01/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M01_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M01_AXI",
              "interconnect_plram_mem00/S00_AXI"
            ]
          },
          "interconnect_S03_AXI_M00_AXI": {
            "interface_ports": [
              "interconnect_s03_axi/M00_AXI",
              "interconnect_ddr4_mem03/S00_AXI"
            ]
          },
          "interconnect_S02_AXI_M00_AXI": {
            "interface_ports": [
              "interconnect_s02_axi/M00_AXI",
              "interconnect_ddr4_mem02/S00_AXI"
            ]
          },
          "interconnect_S01_AXI_M00_AXI": {
            "interface_ports": [
              "interconnect_s01_axi/M00_AXI",
              "interconnect_ddr4_mem01/S00_AXI"
            ]
          },
          "vip_S01_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_s01_axi/S00_AXI",
              "vip_s01_axi/M_AXI"
            ]
          },
          "vip_S02_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_s02_axi/S00_AXI",
              "vip_s02_axi/M_AXI"
            ]
          },
          "vip_S03_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_s03_axi/S00_AXI",
              "vip_s03_axi/M_AXI"
            ]
          },
          "vip_S00_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/S00_AXI",
              "vip_s00_axi/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "interconnect_s01_axi/aclk",
              "interconnect_s02_axi/aclk",
              "interconnect_s03_axi/aclk",
              "interconnect_ddr4_mem00/aclk1",
              "interconnect_ddr4_mem01/aclk1",
              "interconnect_ddr4_mem02/aclk1",
              "interconnect_ddr4_mem03/aclk1",
              "interconnect_plram_mem00/aclk",
              "interconnect_plram_mem01/aclk",
              "interconnect_plram_mem02/aclk",
              "interconnect_plram_mem03/aclk",
              "vip_s00_axi/aclk",
              "vip_s01_axi/aclk",
              "vip_s02_axi/aclk",
              "vip_s03_axi/aclk",
              "interconnect_s00_axi/aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "interconnect_plram_mem00/aresetn",
              "vip_s00_axi/aresetn",
              "interconnect_s00_axi/aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "interconnect_plram_mem01/aresetn",
              "vip_s01_axi/aresetn",
              "interconnect_s01_axi/aresetn"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn2",
              "interconnect_plram_mem02/aresetn",
              "vip_s02_axi/aresetn",
              "interconnect_s02_axi/aresetn"
            ]
          },
          "psr_aclk_SLR3_interconnect_aresetn": {
            "ports": [
              "aresetn3",
              "interconnect_plram_mem03/aresetn",
              "vip_s03_axi/aresetn",
              "interconnect_s03_axi/aresetn"
            ]
          },
          "ddr4_mem00_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem00_ui_clk",
              "interconnect_ddr4_mem00/aclk"
            ]
          },
          "psr_ddr4_mem00_interconnect_aresetn": {
            "ports": [
              "aresetn4",
              "interconnect_ddr4_mem00/aresetn"
            ]
          },
          "ddr4_mem01_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem01_ui_clk",
              "interconnect_ddr4_mem01/aclk"
            ]
          },
          "psr_ddr4_mem01_interconnect_aresetn": {
            "ports": [
              "aresetn5",
              "interconnect_ddr4_mem01/aresetn"
            ]
          },
          "ddr4_mem02_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem02_ui_clk",
              "interconnect_ddr4_mem02/aclk"
            ]
          },
          "psr_ddr4_mem02_interconnect_aresetn": {
            "ports": [
              "aresetn6",
              "interconnect_ddr4_mem02/aresetn"
            ]
          },
          "ddr4_mem03_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem03_ui_clk",
              "interconnect_ddr4_mem03/aclk"
            ]
          },
          "psr_ddr4_mem03_interconnect_aresetn": {
            "ports": [
              "aresetn7",
              "interconnect_ddr4_mem03/aresetn"
            ]
          }
        }
      },
      "memory": {
        "interface_ports": {
          "DDR4_MEM00_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "DDR4_MEM00": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM01": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM02_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "DDR4_MEM02": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM03_DIFF_CLK": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "DDR4_MEM03": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI7": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ddr4_mem00_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ddr4_mem00_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "ddr4_mem01_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ddr4_mem01_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ddr4_mem01_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem02_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ddr4_mem02_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem03_ui_clk": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ddr4_mem03_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "ddr4_mem_calib_complete": {
            "direction": "O"
          },
          "ddr4_mem_calib_vec": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn2": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn3": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn4": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "ddr4_mem00": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "bd_d216_ddr4_mem00_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0.CKE_WIDTH": {
                "value": "1"
              },
              "C0.CS_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0.ODT_WIDTH": {
                "value": "1"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_300mhz_clk0"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c0"
              }
            }
          },
          "psr_ddr4_mem00": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ddr4_mem00_0"
          },
          "ddr4_mem00_ctrl_cc": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "bd_d216_ddr4_mem00_ctrl_cc_0"
          },
          "ddr4_mem01": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "bd_d216_ddr4_mem01_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0.CKE_WIDTH": {
                "value": "1"
              },
              "C0.CS_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0.ODT_WIDTH": {
                "value": "1"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_300mhz_clk1"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c1"
              },
              "System_Clock": {
                "value": "No_Buffer"
              }
            }
          },
          "psr_ddr4_mem01": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ddr4_mem01_0"
          },
          "ddr4_mem01_ctrl_cc": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "bd_d216_ddr4_mem01_ctrl_cc_0"
          },
          "ddr4_mem02": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "bd_d216_ddr4_mem02_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0.CKE_WIDTH": {
                "value": "1"
              },
              "C0.CS_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0.ODT_WIDTH": {
                "value": "1"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_300mhz_clk2"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c2"
              }
            }
          },
          "psr_ddr4_mem02": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ddr4_mem02_0"
          },
          "ddr4_mem02_ctrl_cc": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "bd_d216_ddr4_mem02_ctrl_cc_0"
          },
          "ddr4_mem03": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "bd_d216_ddr4_mem03_0",
            "parameters": {
              "ADDN_UI_CLKOUT1_FREQ_HZ": {
                "value": "100"
              },
              "C0.BANK_GROUP_WIDTH": {
                "value": "2"
              },
              "C0.CKE_WIDTH": {
                "value": "1"
              },
              "C0.CS_WIDTH": {
                "value": "1"
              },
              "C0.DDR4_AUTO_AP_COL_A3": {
                "value": "true"
              },
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_Mem_Add_Map": {
                "value": "ROW_COLUMN_BANK_INTLV"
              },
              "C0.ODT_WIDTH": {
                "value": "1"
              },
              "C0_CLOCK_BOARD_INTERFACE": {
                "value": "default_300mhz_clk3"
              },
              "C0_DDR4_BOARD_INTERFACE": {
                "value": "ddr4_sdram_c3"
              }
            }
          },
          "psr_ddr4_mem03": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ddr4_mem03_0"
          },
          "ddr4_mem03_ctrl_cc": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "bd_d216_ddr4_mem03_ctrl_cc_0"
          },
          "calib_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_d216_calib_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "calib_reduce": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "bd_d216_calib_reduce_0",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "4"
              }
            }
          },
          "calib_vector_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_d216_calib_vector_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "plram_mem00": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem00_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem00_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem00_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem01": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem01_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem01_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem01_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem02": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem02_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem02_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem02_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem03": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem03_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            }
          },
          "plram_mem03_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem03_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR3"
              }
            }
          },
          "psr_ctrl_interconnect": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_ctrl_interconnect_0"
          },
          "interconnect_ddrmem_ctrl": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_d216_interconnect_ddrmem_ctrl_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            }
          },
          "vip_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_DDR4_MEM00_0"
          },
          "vip_ctrl_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_ctrl_DDR4_MEM00_0"
          },
          "vip_DDR4_MEM01": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_DDR4_MEM01_0"
          },
          "vip_ctrl_DDR4_MEM01": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_ctrl_DDR4_MEM01_0"
          },
          "vip_DDR4_MEM02": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_DDR4_MEM02_0"
          },
          "vip_ctrl_DDR4_MEM02": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_ctrl_DDR4_MEM02_0"
          },
          "vip_DDR4_MEM03": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_DDR4_MEM03_0"
          },
          "vip_ctrl_DDR4_MEM03": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_ctrl_DDR4_MEM03_0"
          },
          "vip_PLRAM_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_PLRAM_MEM00_0"
          },
          "vip_PLRAM_MEM01": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_PLRAM_MEM01_0"
          },
          "vip_PLRAM_MEM02": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_PLRAM_MEM02_0"
          },
          "vip_PLRAM_MEM03": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_d216_vip_PLRAM_MEM03_0"
          }
        },
        "interface_nets": {
          "vip_PLRAM_MEM01_M_AXI": {
            "interface_ports": [
              "plram_mem01/S_AXI",
              "vip_PLRAM_MEM01/M_AXI"
            ]
          },
          "plram_mem00_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTB",
              "plram_mem00/BRAM_PORTB"
            ]
          },
          "plram_mem00_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTA",
              "plram_mem00/BRAM_PORTA"
            ]
          },
          "plram_mem01_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTB",
              "plram_mem01/BRAM_PORTB"
            ]
          },
          "vip_ctrl_DDR4_MEM01_M_AXI": {
            "interface_ports": [
              "ddr4_mem01_ctrl_cc/S_AXI",
              "vip_ctrl_DDR4_MEM01/M_AXI"
            ]
          },
          "vip_ctrl_DDR4_MEM02_M_AXI": {
            "interface_ports": [
              "ddr4_mem02_ctrl_cc/S_AXI",
              "vip_ctrl_DDR4_MEM02/M_AXI"
            ]
          },
          "interconnect_PLRAM_MEM03_M00_AXI": {
            "interface_ports": [
              "S_AXI7",
              "vip_PLRAM_MEM03/S_AXI"
            ]
          },
          "interconnect_DDR4_MEM00_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "vip_DDR4_MEM00/S_AXI"
            ]
          },
          "interconnect_DDR4_MEM02_M00_AXI": {
            "interface_ports": [
              "S_AXI2",
              "vip_DDR4_MEM02/S_AXI"
            ]
          },
          "interconnect_DDR4_MEM01_M00_AXI": {
            "interface_ports": [
              "S_AXI1",
              "vip_DDR4_MEM01/S_AXI"
            ]
          },
          "ddr4_mem03_C0_DDR4": {
            "interface_ports": [
              "DDR4_MEM03",
              "ddr4_mem03/C0_DDR4"
            ]
          },
          "interconnect_PLRAM_MEM02_M00_AXI": {
            "interface_ports": [
              "S_AXI6",
              "vip_PLRAM_MEM02/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM01_M00_AXI": {
            "interface_ports": [
              "S_AXI5",
              "vip_PLRAM_MEM01/S_AXI"
            ]
          },
          "DDR4_MEM03_DIFF_CLK_1": {
            "interface_ports": [
              "DDR4_MEM03_DIFF_CLK",
              "ddr4_mem03/C0_SYS_CLK"
            ]
          },
          "interconnect_DDR4_MEM03_M00_AXI": {
            "interface_ports": [
              "S_AXI3",
              "vip_DDR4_MEM03/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM00_M00_AXI": {
            "interface_ports": [
              "S_AXI4",
              "vip_PLRAM_MEM00/S_AXI"
            ]
          },
          "DDR4_MEM02_DIFF_CLK_1": {
            "interface_ports": [
              "DDR4_MEM02_DIFF_CLK",
              "ddr4_mem02/C0_SYS_CLK"
            ]
          },
          "S_AXI_CTRL_1": {
            "interface_ports": [
              "S_AXI_CTRL",
              "interconnect_ddrmem_ctrl/S00_AXI"
            ]
          },
          "vip_DDR4_MEM01_M_AXI": {
            "interface_ports": [
              "ddr4_mem01/C0_DDR4_S_AXI",
              "vip_DDR4_MEM01/M_AXI"
            ]
          },
          "vip_DDR4_MEM02_M_AXI": {
            "interface_ports": [
              "ddr4_mem02/C0_DDR4_S_AXI",
              "vip_DDR4_MEM02/M_AXI"
            ]
          },
          "ddr4_mem00_C0_DDR4": {
            "interface_ports": [
              "DDR4_MEM00",
              "ddr4_mem00/C0_DDR4"
            ]
          },
          "DDR4_MEM00_DIFF_CLK_1": {
            "interface_ports": [
              "DDR4_MEM00_DIFF_CLK",
              "ddr4_mem00/C0_SYS_CLK"
            ]
          },
          "ddr4_mem01_C0_DDR4": {
            "interface_ports": [
              "DDR4_MEM01",
              "ddr4_mem01/C0_DDR4"
            ]
          },
          "ddr4_mem02_C0_DDR4": {
            "interface_ports": [
              "DDR4_MEM02",
              "ddr4_mem02/C0_DDR4"
            ]
          },
          "vip_ctrl_DDR4_MEM00_M_AXI": {
            "interface_ports": [
              "ddr4_mem00_ctrl_cc/S_AXI",
              "vip_ctrl_DDR4_MEM00/M_AXI"
            ]
          },
          "vip_DDR4_MEM03_M_AXI": {
            "interface_ports": [
              "ddr4_mem03/C0_DDR4_S_AXI",
              "vip_DDR4_MEM03/M_AXI"
            ]
          },
          "ddr4_mem02_ctrl_cc_M_AXI": {
            "interface_ports": [
              "ddr4_mem02_ctrl_cc/M_AXI",
              "ddr4_mem02/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "vip_PLRAM_MEM03_M_AXI": {
            "interface_ports": [
              "plram_mem03/S_AXI",
              "vip_PLRAM_MEM03/M_AXI"
            ]
          },
          "vip_ctrl_DDR4_MEM03_M_AXI": {
            "interface_ports": [
              "ddr4_mem03_ctrl_cc/S_AXI",
              "vip_ctrl_DDR4_MEM03/M_AXI"
            ]
          },
          "ddr4_mem01_ctrl_cc_M_AXI": {
            "interface_ports": [
              "ddr4_mem01_ctrl_cc/M_AXI",
              "ddr4_mem01/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "ddr4_mem00_ctrl_cc_M_AXI": {
            "interface_ports": [
              "ddr4_mem00_ctrl_cc/M_AXI",
              "ddr4_mem00/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "vip_PLRAM_MEM00_M_AXI": {
            "interface_ports": [
              "plram_mem00/S_AXI",
              "vip_PLRAM_MEM00/M_AXI"
            ]
          },
          "vip_PLRAM_MEM02_M_AXI": {
            "interface_ports": [
              "plram_mem02/S_AXI",
              "vip_PLRAM_MEM02/M_AXI"
            ]
          },
          "vip_DDR4_MEM00_M_AXI": {
            "interface_ports": [
              "ddr4_mem00/C0_DDR4_S_AXI",
              "vip_DDR4_MEM00/M_AXI"
            ]
          },
          "interconnect_ddrmem_ctrl_M01_AXI": {
            "interface_ports": [
              "interconnect_ddrmem_ctrl/M01_AXI",
              "vip_ctrl_DDR4_MEM01/S_AXI"
            ]
          },
          "interconnect_ddrmem_ctrl_M00_AXI": {
            "interface_ports": [
              "interconnect_ddrmem_ctrl/M00_AXI",
              "vip_ctrl_DDR4_MEM00/S_AXI"
            ]
          },
          "interconnect_ddrmem_ctrl_M02_AXI": {
            "interface_ports": [
              "interconnect_ddrmem_ctrl/M02_AXI",
              "vip_ctrl_DDR4_MEM02/S_AXI"
            ]
          },
          "interconnect_ddrmem_ctrl_M03_AXI": {
            "interface_ports": [
              "interconnect_ddrmem_ctrl/M03_AXI",
              "vip_ctrl_DDR4_MEM03/S_AXI"
            ]
          },
          "plram_mem03_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem03_bram/BRAM_PORTB",
              "plram_mem03/BRAM_PORTB"
            ]
          },
          "plram_mem03_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem03_bram/BRAM_PORTA",
              "plram_mem03/BRAM_PORTA"
            ]
          },
          "plram_mem02_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTA",
              "plram_mem02/BRAM_PORTA"
            ]
          },
          "plram_mem02_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTB",
              "plram_mem02/BRAM_PORTB"
            ]
          },
          "ddr4_mem03_ctrl_cc_M_AXI": {
            "interface_ports": [
              "ddr4_mem03_ctrl_cc/M_AXI",
              "ddr4_mem03/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "plram_mem01_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTA",
              "plram_mem01/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "ddr4_mem00_c0_init_calib_complete": {
            "ports": [
              "ddr4_mem00/c0_init_calib_complete",
              "calib_concat/In0",
              "calib_vector_concat/In0"
            ]
          },
          "ddr4_mem00_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_mem00/c0_ddr4_ui_clk_sync_rst",
              "psr_ddr4_mem00/ext_reset_in"
            ]
          },
          "psr_ctrl_interconnect_interconnect_aresetn": {
            "ports": [
              "psr_ctrl_interconnect/interconnect_aresetn",
              "ddr4_mem00_ctrl_cc/s_axi_aresetn",
              "ddr4_mem01_ctrl_cc/s_axi_aresetn",
              "ddr4_mem02_ctrl_cc/s_axi_aresetn",
              "ddr4_mem03_ctrl_cc/s_axi_aresetn",
              "interconnect_ddrmem_ctrl/aresetn",
              "vip_ctrl_DDR4_MEM00/aresetn",
              "vip_ctrl_DDR4_MEM01/aresetn",
              "vip_ctrl_DDR4_MEM02/aresetn",
              "vip_ctrl_DDR4_MEM03/aresetn"
            ]
          },
          "ddr4_mem01_c0_init_calib_complete": {
            "ports": [
              "ddr4_mem01/c0_init_calib_complete",
              "calib_concat/In1",
              "calib_vector_concat/In1"
            ]
          },
          "ddr4_mem01_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_mem01/c0_ddr4_ui_clk_sync_rst",
              "psr_ddr4_mem01/ext_reset_in"
            ]
          },
          "ddr4_mem02_c0_init_calib_complete": {
            "ports": [
              "ddr4_mem02/c0_init_calib_complete",
              "calib_concat/In2",
              "calib_vector_concat/In2"
            ]
          },
          "ddr4_mem02_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_mem02/c0_ddr4_ui_clk_sync_rst",
              "psr_ddr4_mem02/ext_reset_in"
            ]
          },
          "ddr4_mem03_c0_init_calib_complete": {
            "ports": [
              "ddr4_mem03/c0_init_calib_complete",
              "calib_concat/In3",
              "calib_vector_concat/In3"
            ]
          },
          "ddr4_mem03_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4_mem03/c0_ddr4_ui_clk_sync_rst",
              "psr_ddr4_mem03/ext_reset_in"
            ]
          },
          "calib_concat_dout": {
            "ports": [
              "calib_concat/dout",
              "calib_reduce/Op1"
            ]
          },
          "ddr4_mem00_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem00/c0_ddr4_ui_clk",
              "ddr4_mem00_ui_clk",
              "psr_ddr4_mem00/slowest_sync_clk",
              "ddr4_mem00_ctrl_cc/m_axi_aclk",
              "vip_DDR4_MEM00/aclk"
            ]
          },
          "psr_ddr4_mem00_interconnect_aresetn": {
            "ports": [
              "psr_ddr4_mem00/interconnect_aresetn",
              "interconnect_aresetn",
              "ddr4_mem00_ctrl_cc/m_axi_aresetn",
              "vip_DDR4_MEM00/aresetn",
              "ddr4_mem00/c0_ddr4_aresetn"
            ]
          },
          "ddr4_mem00_sys_rst_1": {
            "ports": [
              "ddr4_mem00_sys_rst",
              "ddr4_mem00/sys_rst"
            ]
          },
          "aclk1_1": {
            "ports": [
              "aclk1",
              "ddr4_mem01_ctrl_cc/s_axi_aclk",
              "ddr4_mem02_ctrl_cc/s_axi_aclk",
              "ddr4_mem03_ctrl_cc/s_axi_aclk",
              "psr_ctrl_interconnect/slowest_sync_clk",
              "interconnect_ddrmem_ctrl/aclk",
              "vip_ctrl_DDR4_MEM00/aclk",
              "vip_ctrl_DDR4_MEM01/aclk",
              "vip_ctrl_DDR4_MEM02/aclk",
              "vip_ctrl_DDR4_MEM03/aclk",
              "ddr4_mem00_ctrl_cc/s_axi_aclk"
            ]
          },
          "ddr4_mem01_clk_1": {
            "ports": [
              "ddr4_mem01_clk",
              "ddr4_mem01/c0_sys_clk_i"
            ]
          },
          "ddr4_mem01_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem01/c0_ddr4_ui_clk",
              "ddr4_mem01_ui_clk",
              "psr_ddr4_mem01/slowest_sync_clk",
              "ddr4_mem01_ctrl_cc/m_axi_aclk",
              "vip_DDR4_MEM01/aclk"
            ]
          },
          "psr_ddr4_mem01_interconnect_aresetn": {
            "ports": [
              "psr_ddr4_mem01/interconnect_aresetn",
              "interconnect_aresetn1",
              "ddr4_mem01_ctrl_cc/m_axi_aresetn",
              "vip_DDR4_MEM01/aresetn",
              "ddr4_mem01/c0_ddr4_aresetn"
            ]
          },
          "ddr4_mem01_sys_rst_1": {
            "ports": [
              "ddr4_mem01_sys_rst",
              "ddr4_mem01/sys_rst"
            ]
          },
          "ddr4_mem02_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem02/c0_ddr4_ui_clk",
              "ddr4_mem02_ui_clk",
              "psr_ddr4_mem02/slowest_sync_clk",
              "ddr4_mem02_ctrl_cc/m_axi_aclk",
              "vip_DDR4_MEM02/aclk"
            ]
          },
          "psr_ddr4_mem02_interconnect_aresetn": {
            "ports": [
              "psr_ddr4_mem02/interconnect_aresetn",
              "interconnect_aresetn2",
              "ddr4_mem02_ctrl_cc/m_axi_aresetn",
              "vip_DDR4_MEM02/aresetn",
              "ddr4_mem02/c0_ddr4_aresetn"
            ]
          },
          "ddr4_mem02_sys_rst_1": {
            "ports": [
              "ddr4_mem02_sys_rst",
              "ddr4_mem02/sys_rst"
            ]
          },
          "ddr4_mem03_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4_mem03/c0_ddr4_ui_clk",
              "ddr4_mem03_ui_clk",
              "psr_ddr4_mem03/slowest_sync_clk",
              "ddr4_mem03_ctrl_cc/m_axi_aclk",
              "vip_DDR4_MEM03/aclk"
            ]
          },
          "psr_ddr4_mem03_interconnect_aresetn": {
            "ports": [
              "psr_ddr4_mem03/interconnect_aresetn",
              "interconnect_aresetn3",
              "ddr4_mem03_ctrl_cc/m_axi_aresetn",
              "vip_DDR4_MEM03/aresetn",
              "ddr4_mem03/c0_ddr4_aresetn"
            ]
          },
          "ddr4_mem03_sys_rst_1": {
            "ports": [
              "ddr4_mem03_sys_rst",
              "ddr4_mem03/sys_rst"
            ]
          },
          "calib_reduce_Res": {
            "ports": [
              "calib_reduce/Res",
              "ddr4_mem_calib_complete"
            ]
          },
          "calib_vector_concat_dout": {
            "ports": [
              "calib_vector_concat/dout",
              "ddr4_mem_calib_vec"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "plram_mem01/s_axi_aclk",
              "plram_mem02/s_axi_aclk",
              "plram_mem03/s_axi_aclk",
              "vip_PLRAM_MEM00/aclk",
              "vip_PLRAM_MEM01/aclk",
              "vip_PLRAM_MEM02/aclk",
              "vip_PLRAM_MEM03/aclk",
              "plram_mem00/s_axi_aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "vip_PLRAM_MEM00/aresetn",
              "plram_mem00/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "vip_PLRAM_MEM01/aresetn",
              "plram_mem01/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn2",
              "vip_PLRAM_MEM02/aresetn",
              "plram_mem02/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR3_interconnect_aresetn": {
            "ports": [
              "aresetn3",
              "vip_PLRAM_MEM03/aresetn",
              "plram_mem03/s_axi_aresetn"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn4",
              "psr_ctrl_interconnect/ext_reset_in"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "interconnect_PLRAM_MEM00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI4",
          "memory/S_AXI4"
        ]
      },
      "DDR4_MEM03_DIFF_CLK_1": {
        "interface_ports": [
          "DDR4_MEM03_DIFF_CLK",
          "memory/DDR4_MEM03_DIFF_CLK"
        ]
      },
      "interconnect_PLRAM_MEM01_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI5",
          "memory/S_AXI5"
        ]
      },
      "interconnect_DDR4_MEM03_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI3",
          "memory/S_AXI3"
        ]
      },
      "ddr4_mem03_C0_DDR4": {
        "interface_ports": [
          "DDR4_MEM03",
          "memory/DDR4_MEM03"
        ]
      },
      "DDR4_MEM02_DIFF_CLK_1": {
        "interface_ports": [
          "DDR4_MEM02_DIFF_CLK",
          "memory/DDR4_MEM02_DIFF_CLK"
        ]
      },
      "ddr4_mem02_C0_DDR4": {
        "interface_ports": [
          "DDR4_MEM02",
          "memory/DDR4_MEM02"
        ]
      },
      "interconnect_DDR4_MEM02_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI2",
          "memory/S_AXI2"
        ]
      },
      "DDR4_MEM00_DIFF_CLK_1": {
        "interface_ports": [
          "DDR4_MEM00_DIFF_CLK",
          "memory/DDR4_MEM00_DIFF_CLK"
        ]
      },
      "ddr4_mem00_C0_DDR4": {
        "interface_ports": [
          "DDR4_MEM00",
          "memory/DDR4_MEM00"
        ]
      },
      "interconnect_DDR4_MEM00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI",
          "memory/S_AXI"
        ]
      },
      "ddr4_mem01_C0_DDR4": {
        "interface_ports": [
          "DDR4_MEM01",
          "memory/DDR4_MEM01"
        ]
      },
      "interconnect_DDR4_MEM01_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI1",
          "memory/S_AXI1"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "S01_AXI",
          "interconnect/S01_AXI"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "S02_AXI",
          "interconnect/S02_AXI"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "S03_AXI",
          "interconnect/S03_AXI"
        ]
      },
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "S_AXI_CTRL",
          "memory/S_AXI_CTRL"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "interconnect/S00_AXI"
        ]
      },
      "interconnect_PLRAM_MEM03_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI7",
          "memory/S_AXI7"
        ]
      },
      "interconnect_PLRAM_MEM02_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI6",
          "memory/S_AXI6"
        ]
      }
    },
    "nets": {
      "aresetn_1": {
        "ports": [
          "aresetn",
          "reset/aresetn",
          "memory/aresetn4"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "reset/aclk",
          "interconnect/aclk",
          "memory/aclk"
        ]
      },
      "aclk1_1": {
        "ports": [
          "aclk1",
          "reset/aclk1",
          "memory/aclk1"
        ]
      },
      "psr_aclk_SLR0_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn",
          "interconnect/aresetn",
          "memory/aresetn"
        ]
      },
      "psr_aclk_SLR1_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn1",
          "interconnect/aresetn1",
          "memory/aresetn1"
        ]
      },
      "psr_aclk_SLR2_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn2",
          "interconnect/aresetn2",
          "memory/aresetn2"
        ]
      },
      "psr_aclk_SLR3_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn3",
          "interconnect/aresetn3",
          "memory/aresetn3"
        ]
      },
      "psr_ddr4_mem00_interconnect_aresetn": {
        "ports": [
          "memory/interconnect_aresetn",
          "interconnect/aresetn4"
        ]
      },
      "ddr4_mem00_sys_rst_1": {
        "ports": [
          "ddr4_mem00_sys_rst",
          "memory/ddr4_mem00_sys_rst"
        ]
      },
      "ddr4_mem00_c0_ddr4_ui_clk": {
        "ports": [
          "memory/ddr4_mem00_ui_clk",
          "ddr4_mem00_ui_clk",
          "interconnect/ddr4_mem00_ui_clk"
        ]
      },
      "ddr4_mem01_clk_1": {
        "ports": [
          "ddr4_mem01_clk",
          "memory/ddr4_mem01_clk"
        ]
      },
      "psr_ddr4_mem01_interconnect_aresetn": {
        "ports": [
          "memory/interconnect_aresetn1",
          "interconnect/aresetn5"
        ]
      },
      "ddr4_mem01_sys_rst_1": {
        "ports": [
          "ddr4_mem01_sys_rst",
          "memory/ddr4_mem01_sys_rst"
        ]
      },
      "ddr4_mem01_c0_ddr4_ui_clk": {
        "ports": [
          "memory/ddr4_mem01_ui_clk",
          "ddr4_mem01_ui_clk",
          "interconnect/ddr4_mem01_ui_clk"
        ]
      },
      "psr_ddr4_mem02_interconnect_aresetn": {
        "ports": [
          "memory/interconnect_aresetn2",
          "interconnect/aresetn6"
        ]
      },
      "ddr4_mem02_sys_rst_1": {
        "ports": [
          "ddr4_mem02_sys_rst",
          "memory/ddr4_mem02_sys_rst"
        ]
      },
      "ddr4_mem02_c0_ddr4_ui_clk": {
        "ports": [
          "memory/ddr4_mem02_ui_clk",
          "ddr4_mem02_ui_clk",
          "interconnect/ddr4_mem02_ui_clk"
        ]
      },
      "psr_ddr4_mem03_interconnect_aresetn": {
        "ports": [
          "memory/interconnect_aresetn3",
          "interconnect/aresetn7"
        ]
      },
      "ddr4_mem03_sys_rst_1": {
        "ports": [
          "ddr4_mem03_sys_rst",
          "memory/ddr4_mem03_sys_rst"
        ]
      },
      "ddr4_mem03_c0_ddr4_ui_clk": {
        "ports": [
          "memory/ddr4_mem03_ui_clk",
          "ddr4_mem03_ui_clk",
          "interconnect/ddr4_mem03_ui_clk"
        ]
      },
      "calib_reduce_Res": {
        "ports": [
          "memory/ddr4_mem_calib_complete",
          "ddr4_mem_calib_complete"
        ]
      },
      "calib_vector_concat_dout": {
        "ports": [
          "memory/ddr4_mem_calib_vec",
          "ddr4_mem_calib_vec"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_CTRL": {
            "range": "64M",
            "width": "32",
            "segments": {
              "SEG_ddr4_mem00_C0_REG": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1000000",
                "range": "64K"
              },
              "SEG_ddr4_mem01_C0_REG": {
                "address_block": "/memory/ddr4_mem01/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1010000",
                "range": "64K"
              },
              "SEG_ddr4_mem02_C0_REG": {
                "address_block": "/memory/ddr4_mem02/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1020000",
                "range": "64K"
              },
              "SEG_ddr4_mem03_C0_REG": {
                "address_block": "/memory/ddr4_mem03/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1030000",
                "range": "64K"
              }
            }
          },
          "S00_AXI": {
            "range": "512G",
            "width": "32",
            "segments": {
              "SEG_ddr4_mem00_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "16G"
              },
              "SEG_plram_mem00_Mem0": {
                "address_block": "/memory/plram_mem00/S_AXI/Mem0",
                "offset": "0x3000000000",
                "range": "128K"
              }
            }
          },
          "S01_AXI": {
            "range": "512G",
            "width": "32",
            "segments": {
              "SEG_ddr4_mem01_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem01/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x5000000000",
                "range": "16G"
              },
              "SEG_plram_mem01_Mem0": {
                "address_block": "/memory/plram_mem01/S_AXI/Mem0",
                "offset": "0x3000200000",
                "range": "128K"
              }
            }
          },
          "S02_AXI": {
            "range": "512G",
            "width": "32",
            "segments": {
              "SEG_ddr4_mem02_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem02/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x6000000000",
                "range": "16G"
              },
              "SEG_plram_mem02_Mem0": {
                "address_block": "/memory/plram_mem02/S_AXI/Mem0",
                "offset": "0x3000400000",
                "range": "128K"
              }
            }
          },
          "S03_AXI": {
            "range": "512G",
            "width": "32",
            "segments": {
              "SEG_ddr4_mem03_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/memory/ddr4_mem03/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x7000000000",
                "range": "16G"
              },
              "SEG_plram_mem03_Mem0": {
                "address_block": "/memory/plram_mem03/S_AXI/Mem0",
                "offset": "0x3000600000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}