<stg><name>case_3</name>


<trans_list>

<trans id="925" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:47 %in3 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:51 %zext_ln219 = zext i16 %in3

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:52 %mul_ln219 = mul i19 %zext_ln219, i19 %zext_ln219

]]></Node>
<StgValue><ssdm name="mul_ln219"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:53 %m6 = trunc i19 %mul_ln219

]]></Node>
<StgValue><ssdm name="m6"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:54 %specfucore_ln1 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln219, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:57 %trunc_ln224 = trunc i16 %in3

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:59 %trunc_ln221 = trunc i16 %in3

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:48 %in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in_data_4_read"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:49 %in5 = trunc i16 %in_data_4_read

]]></Node>
<StgValue><ssdm name="in5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:56 %sext_ln224 = sext i6 %in5

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:60 %sext_ln221 = sext i9 %m6

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:61 %m8 = mul i10 %trunc_ln221, i10 %sext_ln221

]]></Node>
<StgValue><ssdm name="m8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:63 %sext_ln222 = sext i6 %in5

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:64 %zext_ln222 = zext i10 %m8

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:65 %mul_ln222 = mul i16 %zext_ln222, i16 %sext_ln222

]]></Node>
<StgValue><ssdm name="mul_ln222"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:66 %m9 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="m9"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:67 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:70 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:71 %m10 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:75 %trunc_ln225 = trunc i16 %mul_ln222

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:58 %mul_ln224 = mul i7 %trunc_ln224, i7 %sext_ln224

]]></Node>
<StgValue><ssdm name="mul_ln224"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:73 %sext_ln224_1 = sext i5 %m10

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:74 %m11 = add i7 %mul_ln224, i7 %sext_ln224_1

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:74 %m11 = add i7 %mul_ln224, i7 %sext_ln224_1

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:76 %sext_ln225 = sext i7 %m11

]]></Node>
<StgValue><ssdm name="sext_ln225"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:77 %m12 = mul i9 %trunc_ln225, i9 %sext_ln225

]]></Node>
<StgValue><ssdm name="m12"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:791 %sext_ln410 = sext i9 %m12

]]></Node>
<StgValue><ssdm name="sext_ln410"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:792 %write_ln410 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln410

]]></Node>
<StgValue><ssdm name="write_ln410"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:79 %zext_ln226 = zext i7 %m11

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:80 %mul_ln226 = mul i13 %zext_ln226, i13 %zext_ln226

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:81 %m13 = trunc i13 %mul_ln226

]]></Node>
<StgValue><ssdm name="m13"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:82 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln226, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:85 %zext_ln227 = zext i10 %m9

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:86 %mul_ln227 = mul i20 %zext_ln227, i20 %zext_ln227

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:87 %m14 = trunc i20 %mul_ln227

]]></Node>
<StgValue><ssdm name="m14"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:88 %specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln227, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln9"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:92 %trunc_ln228 = trunc i20 %mul_ln227

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:93 %m15 = mul i6 %m13, i6 %trunc_ln228

]]></Node>
<StgValue><ssdm name="m15"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:111 %trunc_ln233_1 = trunc i6 %m15

]]></Node>
<StgValue><ssdm name="trunc_ln233_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:91 %zext_ln228 = zext i10 %m14

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:94 %sext_ln229 = sext i6 %m15

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:95 %mul_ln229 = mul i13 %zext_ln228, i13 %sext_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:96 %m16 = trunc i13 %mul_ln229

]]></Node>
<StgValue><ssdm name="m16"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:97 %sext_ln230 = sext i6 %m13

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:98 %sext_ln230_1 = sext i6 %m15

]]></Node>
<StgValue><ssdm name="sext_ln230_1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:99 %m17 = mul i7 %sext_ln230_1, i7 %sext_ln230

]]></Node>
<StgValue><ssdm name="m17"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:101 %specfucore_ln13 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln229, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln13"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:110 %trunc_ln233 = trunc i13 %mul_ln229

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:793 %sext_ln411 = sext i7 %m17

]]></Node>
<StgValue><ssdm name="sext_ln411"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:794 %write_ln411 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln411

]]></Node>
<StgValue><ssdm name="write_ln411"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:90 %sext_ln228 = sext i10 %m14

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:104 %sext_ln232 = sext i6 %m16

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:105 %mul_ln232 = mul i16 %sext_ln228, i16 %sext_ln232

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:106 %specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln14"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:107 %m19 = trunc i16 %mul_ln232

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:109 %sext_ln233 = sext i6 %m16

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:112 %m20 = mul i2 %trunc_ln233, i2 %trunc_ln233_1

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:114 %mul_ln234 = mul i12 %sext_ln233, i12 %sext_ln233

]]></Node>
<StgValue><ssdm name="mul_ln234"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:115 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln234, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:117 %trunc_ln235 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln235"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:120 %trunc_ln237 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln237"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:134 %trunc_ln239 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln239"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:137 %trunc_ln243_2 = trunc i12 %mul_ln234

]]></Node>
<StgValue><ssdm name="trunc_ln243_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:795 %sext_ln412 = sext i11 %m19

]]></Node>
<StgValue><ssdm name="sext_ln412"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:796 %write_ln412 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln412

]]></Node>
<StgValue><ssdm name="write_ln412"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:118 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln235, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:121 %zext_ln237 = zext i2 %trunc_ln237

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:122 %zext_ln237_1 = zext i2 %m20

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:123 %mul_ln237 = mul i4 %zext_ln237, i4 %zext_ln237_1

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:124 %m24 = trunc i4 %mul_ln237

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:125 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i4 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:128 %zext_ln238 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:129 %mul_ln238 = mul i14 %zext_ln238, i14 %zext_ln238

]]></Node>
<StgValue><ssdm name="mul_ln238"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:130 %trunc_ln241 = trunc i14 %mul_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln241"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:131 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln238, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:133 %sext_ln239 = sext i2 %m24

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:135 %m26 = mul i4 %trunc_ln239, i4 %sext_ln239

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:136 %trunc_ln243 = trunc i14 %mul_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln243"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:138 %trunc_ln243_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln243_2, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln243_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:139 %add_ln243 = add i4 %trunc_ln243, i4 %trunc_ln243_1

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:140 %sext_ln241 = sext i4 %m26

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:141 %m28 = mul i7 %trunc_ln241, i7 %sext_ln241

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:142 %sext_ln242 = sext i7 %m28

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:143 %sext_ln242_1 = sext i4 %m26

]]></Node>
<StgValue><ssdm name="sext_ln242_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:144 %mul_ln242 = mul i11 %sext_ln242, i11 %sext_ln242_1

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:145 %m29 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:146 %m30 = mul i4 %add_ln243, i4 %m26

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:148 %specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln26"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:149 %m31 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:152 %trunc_ln245 = trunc i11 %mul_ln242

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:160 %trunc_ln247 = trunc i4 %m30

]]></Node>
<StgValue><ssdm name="trunc_ln247"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:151 %sext_ln245 = sext i5 %m29

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:153 %m32 = mul i6 %trunc_ln245, i6 %sext_ln245

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:163 %sext_ln248 = sext i6 %m32

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:169 %sext_ln249 = sext i9 %m31

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:170 %add_ln249 = add i10 %sext_ln249, i10 %sext_ln248

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:155 %zext_ln246 = zext i4 %m30

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:156 %mul_ln246 = mul i7 %zext_ln246, i7 %zext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:157 %m33 = trunc i7 %mul_ln246

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:158 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:161 %m34 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln247, i1 0

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:164 %sext_ln248_1 = sext i4 %m30

]]></Node>
<StgValue><ssdm name="sext_ln248_1"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:165 %mul_ln248 = mul i10 %sext_ln248, i10 %sext_ln248_1

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:166 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln248, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:167 %m35 = trunc i10 %mul_ln248

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:177 %trunc_ln251 = trunc i7 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln251"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:178 %trunc_ln251_1 = trunc i10 %mul_ln248

]]></Node>
<StgValue><ssdm name="trunc_ln251_1"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:179 %m38 = add i2 %trunc_ln251_1, i2 %trunc_ln251

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:181 %sext_ln252 = sext i2 %m34

]]></Node>
<StgValue><ssdm name="sext_ln252"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:182 %sext_ln252_1 = sext i10 %add_ln249

]]></Node>
<StgValue><ssdm name="sext_ln252_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:183 %mul_ln252 = mul i12 %sext_ln252_1, i12 %sext_ln252

]]></Node>
<StgValue><ssdm name="mul_ln252"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:184 %specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln252, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln34"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:185 %m39 = trunc i12 %mul_ln252

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:172 %sext_ln250 = sext i2 %m34

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:173 %sext_ln250_1 = sext i3 %m33

]]></Node>
<StgValue><ssdm name="sext_ln250_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:174 %m37 = mul i5 %sext_ln250_1, i5 %sext_ln250

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:175 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i5 %m37, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:188 %sext_ln253 = sext i6 %m35

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:189 %mul_ln253 = mul i12 %sext_ln253, i12 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:190 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln253, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:191 %m40 = trunc i12 %mul_ln253

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:193 %sext_ln254 = sext i5 %m37

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:196 %add_ln255 = add i11 %m39, i11 %sext_ln254

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:197 %sext_ln255 = sext i11 %add_ln255

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:199 %zext_ln256 = zext i11 %m39

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:200 %sext_ln256 = sext i2 %m38

]]></Node>
<StgValue><ssdm name="sext_ln256"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:201 %mul_ln256 = mul i13 %zext_ln256, i13 %sext_ln256

]]></Node>
<StgValue><ssdm name="mul_ln256"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:202 %m43 = trunc i13 %mul_ln256

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:203 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln256, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:797 %write_ln413 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln255

]]></Node>
<StgValue><ssdm name="write_ln413"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:194 %sext_ln254_1 = sext i5 %m37

]]></Node>
<StgValue><ssdm name="sext_ln254_1"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:195 %m41 = add i10 %sext_ln254_1, i10 %m40

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:206 %sext_ln257_1 = sext i6 %m43

]]></Node>
<StgValue><ssdm name="sext_ln257_1"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:207 %trunc_ln258 = trunc i10 %m41

]]></Node>
<StgValue><ssdm name="trunc_ln258"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:209 %mul_ln259 = mul i10 %m41, i10 %sext_ln257_1

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="218" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:208 %m45 = mul i8 %trunc_ln258, i8 %trunc_ln258

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:210 %m46 = mul i10 %mul_ln259, i10 %m41

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:231 %sext_ln263 = sext i10 %m46

]]></Node>
<StgValue><ssdm name="sext_ln263"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:232 %sext_ln263_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln263_1"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:233 %add_ln263 = add i11 %sext_ln263, i11 %sext_ln263_1

]]></Node>
<StgValue><ssdm name="add_ln263"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:246 %trunc_ln267 = trunc i11 %add_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln267"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:205 %sext_ln257 = sext i6 %m43

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:212 %sext_ln260 = sext i10 %m46

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:213 %zext_ln260 = zext i10 %m46

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:214 %zext_ln260_1 = zext i8 %m45

]]></Node>
<StgValue><ssdm name="zext_ln260_1"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:215 %mul_ln260 = mul i15 %zext_ln260, i15 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:216 %m47 = trunc i15 %mul_ln260

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:217 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:220 %mul_ln261 = mul i15 %zext_ln260, i15 %sext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln261"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:221 %m48 = trunc i15 %mul_ln261

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:222 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln261, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="21" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:235 %sext_ln264 = sext i11 %add_ln263

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:236 %mul_ln264 = mul i21 %sext_ln264, i21 %sext_ln260

]]></Node>
<StgValue><ssdm name="mul_ln264"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:237 %specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln264, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln46"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:238 %m51 = trunc i21 %mul_ln264

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:798 %sext_ln414 = sext i12 %m51

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:799 %write_ln414 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln414

]]></Node>
<StgValue><ssdm name="write_ln414"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:225 %zext_ln262 = zext i7 %m48

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:227 %mul_ln262 = mul i15 %zext_ln262, i15 %zext_ln260_1

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:228 %m49 = trunc i15 %mul_ln262

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:229 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:248 %mul_ln268 = mul i7 %m47, i7 %m48

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:226 %zext_ln262_1 = zext i7 %m48

]]></Node>
<StgValue><ssdm name="zext_ln262_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:241 %zext_ln266 = zext i7 %m49

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:242 %mul_ln266 = mul i14 %zext_ln262_1, i14 %zext_ln266

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:243 %m53 = trunc i14 %mul_ln266

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:244 %specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln48"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:247 %add_ln269 = add i7 %m53, i7 %trunc_ln267

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:249 %m55 = mul i7 %mul_ln268, i7 %mul_ln268

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:250 %trunc_ln270 = trunc i7 %add_ln269

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:251 %m57 = mul i4 %trunc_ln270, i4 %trunc_ln270

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:260 %add_ln273 = add i7 %add_ln269, i7 %m55

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="256" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:252 %m58 = mul i4 %m57, i4 %m57

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:254 %zext_ln272 = zext i4 %m57

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:255 %zext_ln272_1 = zext i4 %m58

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:256 %mul_ln272 = mul i8 %zext_ln272, i8 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:257 %m59 = trunc i8 %mul_ln272

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:258 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:262 %trunc_ln274 = trunc i8 %mul_ln272

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:263 %trunc_ln274_1 = trunc i4 %m58

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:264 %m61 = add i3 %trunc_ln274, i3 %trunc_ln274_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:266 %zext_ln275 = zext i4 %m59

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:267 %mul_ln275 = mul i8 %zext_ln272, i8 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:268 %m62 = trunc i8 %mul_ln275

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:269 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln275, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="271" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:261 %m60 = mul i7 %add_ln273, i7 %m55

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:272 %zext_ln276 = zext i4 %m62

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:273 %mul_ln276 = mul i7 %zext_ln276, i7 %zext_ln276

]]></Node>
<StgValue><ssdm name="mul_ln276"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:274 %m63 = trunc i7 %mul_ln276

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:275 %specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln276, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln58"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:278 %sext_ln277 = sext i3 %m61

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:279 %sext_ln277_1 = sext i7 %m60

]]></Node>
<StgValue><ssdm name="sext_ln277_1"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:280 %m64 = mul i10 %sext_ln277_1, i10 %sext_ln277

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:281 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:284 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i10 %m64, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:285 %m65 = trunc i10 %m64

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:303 %trunc_ln282 = trunc i10 %m64

]]></Node>
<StgValue><ssdm name="trunc_ln282"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:288 %sext_ln279 = sext i10 %m64

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:289 %sext_ln279_1 = sext i3 %m65

]]></Node>
<StgValue><ssdm name="sext_ln279_1"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:290 %mul_ln279 = mul i13 %sext_ln279, i13 %sext_ln279_1

]]></Node>
<StgValue><ssdm name="mul_ln279"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:291 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln279, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:292 %m66 = trunc i13 %mul_ln279

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:295 %sext_ln280 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:296 %mul_ln280 = mul i7 %zext_ln276, i7 %sext_ln280

]]></Node>
<StgValue><ssdm name="mul_ln280"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:297 %m67 = trunc i7 %mul_ln280

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:298 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln280, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:300 %sext_ln281 = sext i3 %m65

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:301 %sext_ln281_1 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:302 %m68 = add i4 %sext_ln281_1, i4 %sext_ln281

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:304 %m69 = mul i9 %trunc_ln282, i9 %trunc_ln282

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:305 %trunc_ln283 = trunc i9 %m69

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:800 %sext_ln415 = sext i4 %m67

]]></Node>
<StgValue><ssdm name="sext_ln415"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:801 %write_ln415 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln415

]]></Node>
<StgValue><ssdm name="write_ln415"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:308 %sext_ln284 = sext i11 %m66

]]></Node>
<StgValue><ssdm name="sext_ln284"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="20" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:309 %sext_ln284_1 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln284_1"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:310 %mul_ln284 = mul i20 %sext_ln284, i20 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:311 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.104:312 %m71 = trunc i20 %mul_ln284

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:306 %m70 = add i4 %m68, i4 %trunc_ln283

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:316 %zext_ln285 = zext i11 %m71

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:317 %sext_ln285_1 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln285_1"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:318 %mul_ln285 = mul i15 %zext_ln285, i15 %sext_ln285_1

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:319 %m72 = trunc i15 %mul_ln285

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:320 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:323 %specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln68"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:324 %m73 = trunc i15 %mul_ln285

]]></Node>
<StgValue><ssdm name="m73"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="21" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:315 %sext_ln285 = sext i11 %m71

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:327 %sext_ln287 = sext i10 %m72

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:328 %mul_ln287 = mul i21 %sext_ln285, i21 %sext_ln287

]]></Node>
<StgValue><ssdm name="mul_ln287"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:329 %specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln287, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln69"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:332 %sext_ln288 = sext i4 %m73

]]></Node>
<StgValue><ssdm name="sext_ln288"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:333 %sext_ln288_1 = sext i4 %m70

]]></Node>
<StgValue><ssdm name="sext_ln288_1"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:334 %mul_ln288 = mul i8 %sext_ln288, i8 %sext_ln288_1

]]></Node>
<StgValue><ssdm name="mul_ln288"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:335 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln288, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:336 %m75 = trunc i8 %mul_ln288

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:339 %trunc_ln289 = trunc i21 %mul_ln287

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:341 %sext_ln290 = sext i4 %m73

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:342 %m77 = mul i6 %sext_ln290, i6 %sext_ln290

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:338 %sext_ln289 = sext i11 %m71

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:340 %m76 = mul i12 %trunc_ln289, i12 %sext_ln289

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:344 %sext_ln291 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:345 %sext_ln291_1 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln291_1"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:346 %mul_ln291 = mul i13 %sext_ln291_1, i13 %sext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:347 %specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln73"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:348 %m78 = trunc i13 %mul_ln291

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:350 %sext_ln292 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln292"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:351 %sext_ln292_1 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln292_1"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:352 %add_ln292 = add i8 %sext_ln292_1, i8 %sext_ln292

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:802 %sext_ln416 = sext i12 %m76

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:803 %write_ln416 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln416

]]></Node>
<StgValue><ssdm name="write_ln416"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:356 %sext_ln294 = sext i8 %add_ln292

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:357 %m81 = mul i12 %m78, i12 %sext_ln294

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:353 %sext_ln293 = sext i7 %m75

]]></Node>
<StgValue><ssdm name="sext_ln293"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:354 %sext_ln293_1 = sext i8 %add_ln292

]]></Node>
<StgValue><ssdm name="sext_ln293_1"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:355 %m80 = mul i15 %sext_ln293_1, i15 %sext_ln293

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:358 %sext_ln296 = sext i6 %m77

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:359 %trunc_ln296 = trunc i15 %m80

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:360 %mul_ln296 = mul i12 %m81, i12 %sext_ln296

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:362 %trunc_ln297 = trunc i15 %m80

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="345" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:361 %m83 = mul i12 %mul_ln296, i12 %trunc_ln296

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:363 %m84 = mul i10 %trunc_ln297, i10 %trunc_ln297

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:379 %trunc_ln301 = trunc i10 %m84

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:365 %zext_ln299 = zext i12 %m81

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="21" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:367 %zext_ln299_2 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_2"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:368 %zext_ln299_3 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_3"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:369 %mul_ln299 = mul i19 %zext_ln299, i19 %zext_ln299_3

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:370 %m86 = trunc i19 %mul_ln299

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:371 %specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln299, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln81"/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:374 %zext_ln300 = zext i10 %m84

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="355" st_id="33" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:375 %mul_ln300 = mul i21 %zext_ln300, i21 %zext_ln299_2

]]></Node>
<StgValue><ssdm name="mul_ln300"/></StgValue>
</operation>

<operation id="356" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:376 %m87 = trunc i21 %mul_ln300

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="357" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:377 %specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln300, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln82"/></StgValue>
</operation>

<operation id="358" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.104:380 %trunc_ln301_1 = trunc i21 %mul_ln300

]]></Node>
<StgValue><ssdm name="trunc_ln301_1"/></StgValue>
</operation>

<operation id="359" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:804 %sext_ln417 = sext i9 %m86

]]></Node>
<StgValue><ssdm name="sext_ln417"/></StgValue>
</operation>

<operation id="360" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:805 %write_ln417 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln417

]]></Node>
<StgValue><ssdm name="write_ln417"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:366 %zext_ln299_1 = zext i12 %m83

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:381 %m88 = mul i6 %trunc_ln301_1, i6 %trunc_ln301

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:382 %sext_ln302 = sext i12 %m83

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:383 %sext_ln302_1 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln302_1"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:384 %m89 = mul i14 %sext_ln302, i14 %sext_ln302_1

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:386 %mul_ln303 = mul i15 %zext_ln299_1, i15 %zext_ln299_1

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:387 %m90 = trunc i15 %mul_ln303

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:388 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:390 %sext_ln304 = sext i6 %m88

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:391 %sext_ln304_1 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln304_1"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:392 %add_ln304 = add i11 %sext_ln304_1, i11 %sext_ln304

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:393 %trunc_ln305 = trunc i14 %m89

]]></Node>
<StgValue><ssdm name="trunc_ln305"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:806 %sext_ln418 = sext i11 %add_ln304

]]></Node>
<StgValue><ssdm name="sext_ln418"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:807 %write_ln418 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln418

]]></Node>
<StgValue><ssdm name="write_ln418"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="375" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:394 %sext_ln305 = sext i10 %m87

]]></Node>
<StgValue><ssdm name="sext_ln305"/></StgValue>
</operation>

<operation id="376" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:395 %m92 = mul i12 %trunc_ln305, i12 %sext_ln305

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="377" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:397 %zext_ln306 = zext i14 %m89

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="378" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:398 %zext_ln306_1 = zext i7 %m90

]]></Node>
<StgValue><ssdm name="zext_ln306_1"/></StgValue>
</operation>

<operation id="379" st_id="35" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:399 %mul_ln306 = mul i15 %zext_ln306, i15 %zext_ln306_1

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:400 %m93 = trunc i15 %mul_ln306

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:401 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln306, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="382" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:410 %zext_ln308 = zext i7 %m93

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="383" st_id="36" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:411 %mul_ln308 = mul i11 %zext_ln308, i11 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="384" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:412 %m95 = trunc i11 %mul_ln308

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="385" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:413 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln308, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="386" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:404 %sext_ln307 = sext i12 %m92

]]></Node>
<StgValue><ssdm name="sext_ln307"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:405 %mul_ln307 = mul i24 %sext_ln307, i24 %sext_ln307

]]></Node>
<StgValue><ssdm name="mul_ln307"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:406 %specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln307, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln89"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:407 %m94 = trunc i24 %mul_ln307

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:417 %zext_ln310 = zext i5 %m95

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="391" st_id="37" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:418 %mul_ln310 = mul i11 %zext_ln310, i11 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln310"/></StgValue>
</operation>

<operation id="392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.104:419 %m97 = trunc i11 %mul_ln310

]]></Node>
<StgValue><ssdm name="m97"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:420 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln310, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="394" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:415 %m96 = shl i12 %m92, i12 1

]]></Node>
<StgValue><ssdm name="m96"/></StgValue>
</operation>

<operation id="395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:422 %sext_ln312_1 = sext i7 %m93

]]></Node>
<StgValue><ssdm name="sext_ln312_1"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:423 %sext_ln312 = sext i5 %m97

]]></Node>
<StgValue><ssdm name="sext_ln312"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:424 %m99 = mul i12 %m94, i12 %sext_ln312

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:426 %trunc_ln313 = trunc i12 %m99

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:435 %sext_ln314 = sext i5 %m97

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:436 %add_ln314 = add i8 %sext_ln312_1, i8 %sext_ln314

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:437 %sext_ln314_1 = sext i8 %add_ln314

]]></Node>
<StgValue><ssdm name="sext_ln314_1"/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:438 %m101 = add i12 %sext_ln314_1, i12 %m96

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:440 %trunc_ln315 = trunc i12 %m101

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="404" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:427 %zext_ln313 = zext i5 %trunc_ln313

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="405" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:428 %zext_ln313_1 = zext i12 %m99

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="406" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:429 %zext_ln313_2 = zext i12 %m99

]]></Node>
<StgValue><ssdm name="zext_ln313_2"/></StgValue>
</operation>

<operation id="407" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:430 %zext_ln313_3 = zext i12 %m96

]]></Node>
<StgValue><ssdm name="zext_ln313_3"/></StgValue>
</operation>

<operation id="408" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:431 %mul_ln313 = mul i19 %zext_ln313_2, i19 %zext_ln313_3

]]></Node>
<StgValue><ssdm name="mul_ln313"/></StgValue>
</operation>

<operation id="409" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.104:432 %m100 = trunc i19 %mul_ln313

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="410" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:433 %specfucore_ln95 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln313, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln95"/></StgValue>
</operation>

<operation id="411" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:442 %zext_ln315_1 = zext i12 %m101

]]></Node>
<StgValue><ssdm name="zext_ln315_1"/></StgValue>
</operation>

<operation id="412" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:443 %mul_ln315 = mul i24 %zext_ln313_1, i24 %zext_ln315_1

]]></Node>
<StgValue><ssdm name="mul_ln315"/></StgValue>
</operation>

<operation id="413" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.104:444 %m102 = trunc i24 %mul_ln315

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="414" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:445 %specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln315, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln97"/></StgValue>
</operation>

<operation id="415" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:454 %mul_ln317 = mul i10 %zext_ln313, i10 %zext_ln313

]]></Node>
<StgValue><ssdm name="mul_ln317"/></StgValue>
</operation>

<operation id="416" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:455 %m104 = trunc i10 %mul_ln317

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="417" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:456 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln317, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:808 %sext_ln419 = sext i12 %m102

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:809 %write_ln419 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln419

]]></Node>
<StgValue><ssdm name="write_ln419"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="420" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:441 %zext_ln315 = zext i5 %trunc_ln315

]]></Node>
<StgValue><ssdm name="zext_ln315"/></StgValue>
</operation>

<operation id="421" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:448 %sext_ln316 = sext i9 %m100

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="422" st_id="40" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.104:449 %mul_ln316 = mul i18 %sext_ln316, i18 %sext_ln316

]]></Node>
<StgValue><ssdm name="mul_ln316"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:450 %specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln316, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln98"/></StgValue>
</operation>

<operation id="424" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.104:451 %m103 = trunc i18 %mul_ln316

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="425" st_id="40" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:459 %mul_ln318 = mul i10 %zext_ln315, i10 %zext_ln315

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="426" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:460 %trunc_ln321 = trunc i10 %mul_ln318

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:461 %specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln318, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln100"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:463 %m106 = mul i5 %trunc_ln315, i5 %m104

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:464 %m107 = mul i5 %m106, i5 %m104

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="430" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:810 %sext_ln420 = sext i13 %m103

]]></Node>
<StgValue><ssdm name="sext_ln420"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:811 %write_ln420 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln420

]]></Node>
<StgValue><ssdm name="write_ln420"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="432" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:465 %m108 = add i5 %trunc_ln321, i5 %m107

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:467 %zext_ln322 = zext i5 %m108

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:468 %zext_ln322_1 = zext i5 %m106

]]></Node>
<StgValue><ssdm name="zext_ln322_1"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:469 %mul_ln322 = mul i10 %zext_ln322_1, i10 %zext_ln322

]]></Node>
<StgValue><ssdm name="mul_ln322"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:470 %m109 = trunc i10 %mul_ln322

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:471 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln322, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:473 %trunc_ln326 = trunc i10 %mul_ln322

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="439" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:474 %m112 = mul i5 %m109, i5 %m107

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="440" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:477 %m116 = mul i5 %m109, i5 %m112

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="441" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:478 %add_ln330 = add i5 %m112, i5 %m109

]]></Node>
<StgValue><ssdm name="add_ln330"/></StgValue>
</operation>

<operation id="442" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:479 %add_ln333 = add i5 %m109, i5 %add_ln330

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="443" st_id="43" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="444" st_id="44" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="445" st_id="45" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="446" st_id="46" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:480 %mul_ln333 = mul i5 %m109, i5 %add_ln333

]]></Node>
<StgValue><ssdm name="mul_ln333"/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:488 %m120 = mul i5 %mul_ln333, i5 %m116

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="448" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:475 %mul_ln327 = mul i3 %trunc_ln326, i3 %trunc_ln326

]]></Node>
<StgValue><ssdm name="mul_ln327"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
fpga_resource_hint.entry.104:476 %m114 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %mul_ln327, i2 0

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:482 %zext_ln332 = zext i5 %m116

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:483 %zext_ln332_1 = zext i5 %m114

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:484 %mul_ln332 = mul i10 %zext_ln332, i10 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="453" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:485 %m119 = trunc i10 %mul_ln332

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="454" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:486 %specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln332, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln114"/></StgValue>
</operation>

<operation id="455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:490 %zext_ln334 = zext i5 %m120

]]></Node>
<StgValue><ssdm name="zext_ln334"/></StgValue>
</operation>

<operation id="456" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:491 %mul_ln334 = mul i10 %zext_ln332, i10 %zext_ln334

]]></Node>
<StgValue><ssdm name="mul_ln334"/></StgValue>
</operation>

<operation id="457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:492 %trunc_ln337 = trunc i10 %mul_ln334

]]></Node>
<StgValue><ssdm name="trunc_ln337"/></StgValue>
</operation>

<operation id="458" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:493 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln334, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="459" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:495 %m122 = mul i5 %trunc_ln337, i5 %m119

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:502 %m124 = add i5 %trunc_ln337, i5 %m119

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:497 %zext_ln336 = zext i5 %m122

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:498 %mul_ln336 = mul i10 %zext_ln336, i10 %zext_ln336

]]></Node>
<StgValue><ssdm name="mul_ln336"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:499 %m123 = trunc i10 %mul_ln336

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:500 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln336, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="465" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:503 %m125 = mul i5 %m120, i5 %m123

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:505 %zext_ln340 = zext i5 %m125

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:506 %zext_ln340_1 = zext i5 %m124

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:507 %mul_ln340 = mul i10 %zext_ln340_1, i10 %zext_ln340

]]></Node>
<StgValue><ssdm name="mul_ln340"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:508 %m127 = trunc i10 %mul_ln340

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:509 %specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln340, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln122"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:511 %m128 = mul i5 %m125, i5 %m123

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="472" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:514 %zext_ln343 = zext i5 %m123

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="473" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:515 %zext_ln343_1 = zext i5 %m127

]]></Node>
<StgValue><ssdm name="zext_ln343_1"/></StgValue>
</operation>

<operation id="474" st_id="52" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:516 %mul_ln343 = mul i10 %zext_ln343, i10 %zext_ln343_1

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="475" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:517 %m130 = trunc i10 %mul_ln343

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="476" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:518 %specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln343, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln125"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="477" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:521 %zext_ln344 = zext i5 %m128

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="478" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:522 %zext_ln344_1 = zext i5 %m130

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="479" st_id="53" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:523 %mul_ln344 = mul i10 %zext_ln344, i10 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="mul_ln344"/></StgValue>
</operation>

<operation id="480" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:524 %m131 = trunc i10 %mul_ln344

]]></Node>
<StgValue><ssdm name="m131"/></StgValue>
</operation>

<operation id="481" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:525 %specfucore_ln126 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln344, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln126"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="482" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:527 %m132 = add i5 %m131, i5 %m128

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="483" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:528 %m133 = mul i5 %m132, i5 %m130

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:531 %zext_ln349 = zext i5 %m131

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:532 %zext_ln349_1 = zext i5 %m132

]]></Node>
<StgValue><ssdm name="zext_ln349_1"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:533 %mul_ln349 = mul i10 %zext_ln349, i10 %zext_ln349_1

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:534 %m136 = trunc i10 %mul_ln349

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:535 %specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln349, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln131"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="489" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:512 %add_ln342 = add i5 %m128, i5 %m127

]]></Node>
<StgValue><ssdm name="add_ln342"/></StgValue>
</operation>

<operation id="490" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:529 %m135 = add i5 %m133, i5 %m130

]]></Node>
<StgValue><ssdm name="m135"/></StgValue>
</operation>

<operation id="491" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:537 %m137 = shl i5 %m133, i5 1

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="492" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:538 %add_ln351 = add i5 %m137, i5 %m136

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="493" st_id="55" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>

<operation id="494" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:542 %zext_ln353 = zext i5 %m136

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:543 %zext_ln353_1 = zext i5 %m135

]]></Node>
<StgValue><ssdm name="zext_ln353_1"/></StgValue>
</operation>

<operation id="496" st_id="55" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:544 %mul_ln353 = mul i10 %zext_ln353_1, i10 %zext_ln353

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="497" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:545 %m140 = trunc i10 %mul_ln353

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="498" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:546 %specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln353, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln135"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="499" st_id="56" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="500" st_id="57" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="501" st_id="58" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:539 %mul_ln352 = mul i5 %add_ln342, i5 %add_ln351

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>

<operation id="502" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:540 %m139 = mul i5 %mul_ln352, i5 %m131

]]></Node>
<StgValue><ssdm name="m139"/></StgValue>
</operation>

<operation id="503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:556 %trunc_ln356 = trunc i5 %m139

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="504" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:548 %m141 = mul i5 %m140, i5 %m140

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="505" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:550 %zext_ln355 = zext i5 %m140

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="506" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:551 %zext_ln355_1 = zext i5 %m139

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="507" st_id="59" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:552 %mul_ln355 = mul i10 %zext_ln355_1, i10 %zext_ln355

]]></Node>
<StgValue><ssdm name="mul_ln355"/></StgValue>
</operation>

<operation id="508" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:553 %m142 = trunc i10 %mul_ln355

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="509" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:554 %specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln355, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln137"/></StgValue>
</operation>

<operation id="510" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:557 %trunc_ln356_1 = trunc i5 %m141

]]></Node>
<StgValue><ssdm name="trunc_ln356_1"/></StgValue>
</operation>

<operation id="511" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:558 %m143 = add i3 %trunc_ln356, i3 %trunc_ln356_1

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="512" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:560 %zext_ln357 = zext i5 %m142

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="513" st_id="60" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:561 %mul_ln357 = mul i10 %zext_ln355, i10 %zext_ln357

]]></Node>
<StgValue><ssdm name="mul_ln357"/></StgValue>
</operation>

<operation id="514" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:562 %m144 = trunc i10 %mul_ln357

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="515" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:563 %specfucore_ln139 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln357, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln139"/></StgValue>
</operation>

<operation id="516" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:585 %trunc_ln361_1 = trunc i10 %mul_ln357

]]></Node>
<StgValue><ssdm name="trunc_ln361_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="517" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:567 %zext_ln358_1 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358_1"/></StgValue>
</operation>

<operation id="518" st_id="61" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:575 %mul_ln359 = mul i7 %zext_ln358_1, i7 %zext_ln358_1

]]></Node>
<StgValue><ssdm name="mul_ln359"/></StgValue>
</operation>

<operation id="519" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:576 %trunc_ln361 = trunc i7 %mul_ln359

]]></Node>
<StgValue><ssdm name="trunc_ln361"/></StgValue>
</operation>

<operation id="520" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:577 %specfucore_ln141 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln359, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln141"/></StgValue>
</operation>

<operation id="521" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:580 %zext_ln360 = zext i3 %m143

]]></Node>
<StgValue><ssdm name="zext_ln360"/></StgValue>
</operation>

<operation id="522" st_id="61" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:581 %mul_ln360 = mul i7 %zext_ln358_1, i7 %zext_ln360

]]></Node>
<StgValue><ssdm name="mul_ln360"/></StgValue>
</operation>

<operation id="523" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:582 %m147 = trunc i7 %mul_ln360

]]></Node>
<StgValue><ssdm name="m147"/></StgValue>
</operation>

<operation id="524" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:583 %specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln360, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln142"/></StgValue>
</operation>

<operation id="525" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:586 %m148 = add i3 %trunc_ln361, i3 %trunc_ln361_1

]]></Node>
<StgValue><ssdm name="m148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:566 %zext_ln358 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358"/></StgValue>
</operation>

<operation id="527" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:568 %zext_ln358_2 = zext i5 %m144

]]></Node>
<StgValue><ssdm name="zext_ln358_2"/></StgValue>
</operation>

<operation id="528" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:569 %zext_ln358_3 = zext i5 %m141

]]></Node>
<StgValue><ssdm name="zext_ln358_3"/></StgValue>
</operation>

<operation id="529" st_id="62" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:570 %mul_ln358 = mul i10 %zext_ln358_3, i10 %zext_ln358_2

]]></Node>
<StgValue><ssdm name="mul_ln358"/></StgValue>
</operation>

<operation id="530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:571 %m145 = trunc i10 %mul_ln358

]]></Node>
<StgValue><ssdm name="m145"/></StgValue>
</operation>

<operation id="531" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:572 %specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln358, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln140"/></StgValue>
</operation>

<operation id="532" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:588 %sext_ln362 = sext i3 %m147

]]></Node>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</operation>

<operation id="533" st_id="62" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:589 %mul_ln362 = mul i8 %zext_ln358, i8 %sext_ln362

]]></Node>
<StgValue><ssdm name="mul_ln362"/></StgValue>
</operation>

<operation id="534" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:590 %m149 = trunc i8 %mul_ln362

]]></Node>
<StgValue><ssdm name="m149"/></StgValue>
</operation>

<operation id="535" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:591 %specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln362, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln144"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="536" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:594 %sext_ln363 = sext i3 %m148

]]></Node>
<StgValue><ssdm name="sext_ln363"/></StgValue>
</operation>

<operation id="537" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:595 %sext_ln363_1 = sext i5 %m145

]]></Node>
<StgValue><ssdm name="sext_ln363_1"/></StgValue>
</operation>

<operation id="538" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:596 %mul_ln363 = mul i8 %sext_ln363_1, i8 %sext_ln363

]]></Node>
<StgValue><ssdm name="mul_ln363"/></StgValue>
</operation>

<operation id="539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:597 %specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln363, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln145"/></StgValue>
</operation>

<operation id="540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:598 %m150 = trunc i8 %mul_ln363

]]></Node>
<StgValue><ssdm name="m150"/></StgValue>
</operation>

<operation id="541" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:601 %sext_ln364 = sext i5 %m149

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="542" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:602 %mul_ln364 = mul i8 %sext_ln364, i8 %sext_ln362

]]></Node>
<StgValue><ssdm name="mul_ln364"/></StgValue>
</operation>

<operation id="543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:603 %specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln364, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln146"/></StgValue>
</operation>

<operation id="544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:604 %m151 = trunc i8 %mul_ln364

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="545" st_id="63" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:607 %mul_ln365 = mul i8 %sext_ln364, i8 %sext_ln363

]]></Node>
<StgValue><ssdm name="mul_ln365"/></StgValue>
</operation>

<operation id="546" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:608 %specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln365, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln147"/></StgValue>
</operation>

<operation id="547" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:609 %m152 = trunc i8 %mul_ln365

]]></Node>
<StgValue><ssdm name="m152"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="548" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:612 %sext_ln366 = sext i7 %m150

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="549" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:613 %sext_ln366_1 = sext i5 %m151

]]></Node>
<StgValue><ssdm name="sext_ln366_1"/></StgValue>
</operation>

<operation id="550" st_id="64" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:614 %mul_ln366 = mul i12 %sext_ln366, i12 %sext_ln366_1

]]></Node>
<StgValue><ssdm name="mul_ln366"/></StgValue>
</operation>

<operation id="551" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:615 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln366, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="552" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:616 %m153 = trunc i12 %mul_ln366

]]></Node>
<StgValue><ssdm name="m153"/></StgValue>
</operation>

<operation id="553" st_id="64" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:619 %mul_ln367 = mul i7 %m150, i7 %m150

]]></Node>
<StgValue><ssdm name="mul_ln367"/></StgValue>
</operation>

<operation id="554" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:620 %specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln367, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln149"/></StgValue>
</operation>

<operation id="555" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:621 %m154 = trunc i7 %mul_ln367

]]></Node>
<StgValue><ssdm name="m154"/></StgValue>
</operation>

<operation id="556" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:623 %m155 = trunc i12 %mul_ln366

]]></Node>
<StgValue><ssdm name="m155"/></StgValue>
</operation>

<operation id="557" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:812 %sext_ln421 = sext i7 %m153

]]></Node>
<StgValue><ssdm name="sext_ln421"/></StgValue>
</operation>

<operation id="558" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:813 %write_ln421 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln421

]]></Node>
<StgValue><ssdm name="write_ln421"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="559" st_id="65" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:624 %m156 = mul i6 %m152, i6 %m152

]]></Node>
<StgValue><ssdm name="m156"/></StgValue>
</operation>

<operation id="560" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:625 %trunc_ln370 = trunc i6 %m156

]]></Node>
<StgValue><ssdm name="trunc_ln370"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:626 %m157 = add i3 %trunc_ln370, i3 %m154

]]></Node>
<StgValue><ssdm name="m157"/></StgValue>
</operation>

<operation id="562" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:628 %sext_ln371 = sext i3 %m155

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:629 %sext_ln371_1 = sext i3 %m154

]]></Node>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</operation>

<operation id="564" st_id="65" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:630 %mul_ln371 = mul i6 %sext_ln371, i6 %sext_ln371_1

]]></Node>
<StgValue><ssdm name="mul_ln371"/></StgValue>
</operation>

<operation id="565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:631 %specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln371, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln153"/></StgValue>
</operation>

<operation id="566" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:632 %m158 = trunc i6 %mul_ln371

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="567" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:634 %m159 = add i6 %m156, i6 %sext_ln371_1

]]></Node>
<StgValue><ssdm name="m159"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="568" st_id="66" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:641 %m161 = mul i3 %m158, i3 %m157

]]></Node>
<StgValue><ssdm name="m161"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:643 %sext_ln375 = sext i6 %m159

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:644 %sext_ln375_1 = sext i3 %m161

]]></Node>
<StgValue><ssdm name="sext_ln375_1"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:645 %mul_ln375 = mul i9 %sext_ln375, i9 %sext_ln375_1

]]></Node>
<StgValue><ssdm name="mul_ln375"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:646 %specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln375, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln157"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:647 %m162 = trunc i9 %mul_ln375

]]></Node>
<StgValue><ssdm name="m162"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:650 %sext_ln376 = sext i3 %m158

]]></Node>
<StgValue><ssdm name="sext_ln376"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:651 %mul_ln376 = mul i9 %sext_ln375, i9 %sext_ln376

]]></Node>
<StgValue><ssdm name="mul_ln376"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:652 %specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln376, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln158"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:653 %m163 = trunc i9 %mul_ln376

]]></Node>
<StgValue><ssdm name="m163"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="578" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.104:636 %sext_ln373 = sext i3 %m157

]]></Node>
<StgValue><ssdm name="sext_ln373"/></StgValue>
</operation>

<operation id="579" st_id="67" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:637 %mul_ln373 = mul i6 %sext_ln373, i6 %sext_ln373

]]></Node>
<StgValue><ssdm name="mul_ln373"/></StgValue>
</operation>

<operation id="580" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:638 %specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln373, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln155"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:639 %m160 = trunc i6 %mul_ln373

]]></Node>
<StgValue><ssdm name="m160"/></StgValue>
</operation>

<operation id="582" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:655 %sext_ln381 = sext i5 %m160

]]></Node>
<StgValue><ssdm name="sext_ln381"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:656 %mul_ln381 = mul i7 %m162, i7 %sext_ln381

]]></Node>
<StgValue><ssdm name="mul_ln381"/></StgValue>
</operation>

<operation id="584" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:657 %m164 = trunc i7 %mul_ln381

]]></Node>
<StgValue><ssdm name="m164"/></StgValue>
</operation>

<operation id="585" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:658 %sext_ln379 = sext i6 %m163

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="586" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:659 %mul_ln379 = mul i9 %sext_ln379, i9 %sext_ln375_1

]]></Node>
<StgValue><ssdm name="mul_ln379"/></StgValue>
</operation>

<operation id="587" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="5" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:660 %m166 = trunc i9 %mul_ln379

]]></Node>
<StgValue><ssdm name="m166"/></StgValue>
</operation>

<operation id="588" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:668 %sext_ln381_1 = sext i6 %m163

]]></Node>
<StgValue><ssdm name="sext_ln381_1"/></StgValue>
</operation>

<operation id="589" st_id="67" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:669 %mul_ln381_1 = mul i7 %sext_ln381_1, i7 %sext_ln381

]]></Node>
<StgValue><ssdm name="mul_ln381_1"/></StgValue>
</operation>

<operation id="590" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="6" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:673 %trunc_ln382 = trunc i9 %mul_ln379

]]></Node>
<StgValue><ssdm name="trunc_ln382"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="591" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:662 %zext_ln380 = zext i5 %m164

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="592" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:663 %zext_ln380_1 = zext i5 %m166

]]></Node>
<StgValue><ssdm name="zext_ln380_1"/></StgValue>
</operation>

<operation id="593" st_id="68" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:664 %mul_ln380 = mul i10 %zext_ln380, i10 %zext_ln380_1

]]></Node>
<StgValue><ssdm name="mul_ln380"/></StgValue>
</operation>

<operation id="594" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:665 %m167 = trunc i10 %mul_ln380

]]></Node>
<StgValue><ssdm name="m167"/></StgValue>
</operation>

<operation id="595" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:666 %specfucore_ln162 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln380, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln162"/></StgValue>
</operation>

<operation id="596" st_id="68" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:670 %m168 = mul i7 %mul_ln381_1, i7 %mul_ln381

]]></Node>
<StgValue><ssdm name="m168"/></StgValue>
</operation>

<operation id="597" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:671 %trunc_ln190 = trunc i7 %m168

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="598" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:674 %trunc_ln382_1 = trunc i7 %m168

]]></Node>
<StgValue><ssdm name="trunc_ln382_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="599" st_id="69" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:675 %m169 = mul i6 %trunc_ln382, i6 %trunc_ln382_1

]]></Node>
<StgValue><ssdm name="m169"/></StgValue>
</operation>

<operation id="600" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:676 %trunc_ln383 = trunc i6 %m169

]]></Node>
<StgValue><ssdm name="trunc_ln383"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="601" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:672 %sext_ln382 = sext i7 %m168

]]></Node>
<StgValue><ssdm name="sext_ln382"/></StgValue>
</operation>

<operation id="602" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:677 %m170 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m169, i1 0

]]></Node>
<StgValue><ssdm name="m170"/></StgValue>
</operation>

<operation id="603" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:680 %zext_ln384 = zext i7 %m170

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="604" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:681 %zext_ln384_1 = zext i7 %m170

]]></Node>
<StgValue><ssdm name="zext_ln384_1"/></StgValue>
</operation>

<operation id="605" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:682 %sext_ln384 = sext i5 %m167

]]></Node>
<StgValue><ssdm name="sext_ln384"/></StgValue>
</operation>

<operation id="606" st_id="70" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:683 %mul_ln384 = mul i12 %zext_ln384_1, i12 %sext_ln384

]]></Node>
<StgValue><ssdm name="mul_ln384"/></StgValue>
</operation>

<operation id="607" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:684 %m171 = trunc i12 %mul_ln384

]]></Node>
<StgValue><ssdm name="m171"/></StgValue>
</operation>

<operation id="608" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:685 %specfucore_ln166 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln384, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln166"/></StgValue>
</operation>

<operation id="609" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:688 %zext_ln385 = zext i6 %m169

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="610" st_id="70" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:689 %mul_ln385 = mul i9 %zext_ln385, i9 %zext_ln384

]]></Node>
<StgValue><ssdm name="mul_ln385"/></StgValue>
</operation>

<operation id="611" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:690 %m172 = trunc i9 %mul_ln385

]]></Node>
<StgValue><ssdm name="m172"/></StgValue>
</operation>

<operation id="612" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:691 %specfucore_ln167 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln385, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln167"/></StgValue>
</operation>

<operation id="613" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:693 %sext_ln386 = sext i7 %m170

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="614" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:695 %add_ln386 = add i8 %sext_ln386, i8 %sext_ln382

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="615" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:697 %zext_ln387 = zext i4 %m172

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="616" st_id="71" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:698 %mul_ln387 = mul i9 %zext_ln385, i9 %zext_ln387

]]></Node>
<StgValue><ssdm name="mul_ln387"/></StgValue>
</operation>

<operation id="617" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.104:699 %m174 = trunc i9 %mul_ln387

]]></Node>
<StgValue><ssdm name="m174"/></StgValue>
</operation>

<operation id="618" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:700 %specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln387, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln169"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="619" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.104:678 %m170_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln383, i1 0

]]></Node>
<StgValue><ssdm name="m170_cast"/></StgValue>
</operation>

<operation id="620" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:694 %add_ln390 = add i5 %m170_cast, i5 %trunc_ln190

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="621" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:702 %sext_ln388 = sext i4 %m174

]]></Node>
<StgValue><ssdm name="sext_ln388"/></StgValue>
</operation>

<operation id="622" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:703 %sext_ln388_1 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln388_1"/></StgValue>
</operation>

<operation id="623" st_id="72" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:704 %m175 = mul i8 %sext_ln388_1, i8 %sext_ln388

]]></Node>
<StgValue><ssdm name="m175"/></StgValue>
</operation>

<operation id="624" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:706 %sext_ln389 = sext i8 %add_ln386

]]></Node>
<StgValue><ssdm name="sext_ln389"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="14" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:707 %sext_ln389_1 = sext i6 %m171

]]></Node>
<StgValue><ssdm name="sext_ln389_1"/></StgValue>
</operation>

<operation id="626" st_id="72" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:708 %mul_ln389 = mul i14 %sext_ln389, i14 %sext_ln389_1

]]></Node>
<StgValue><ssdm name="mul_ln389"/></StgValue>
</operation>

<operation id="627" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:709 %specfucore_ln171 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln389, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln171"/></StgValue>
</operation>

<operation id="628" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.104:710 %m176 = trunc i14 %mul_ln389

]]></Node>
<StgValue><ssdm name="m176"/></StgValue>
</operation>

<operation id="629" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:712 %trunc_ln390 = trunc i8 %m175

]]></Node>
<StgValue><ssdm name="trunc_ln390"/></StgValue>
</operation>

<operation id="630" st_id="72" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="631" st_id="73" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="632" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:714 %sext_ln391 = sext i10 %m176

]]></Node>
<StgValue><ssdm name="sext_ln391"/></StgValue>
</operation>

<operation id="633" st_id="73" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:715 %m178 = mul i15 %sext_ln391, i15 %sext_ln391

]]></Node>
<StgValue><ssdm name="m178"/></StgValue>
</operation>

<operation id="634" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:717 %sext_ln392 = sext i8 %m175

]]></Node>
<StgValue><ssdm name="sext_ln392"/></StgValue>
</operation>

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.104:718 %sext_ln392_1 = sext i4 %m174

]]></Node>
<StgValue><ssdm name="sext_ln392_1"/></StgValue>
</operation>

<operation id="636" st_id="73" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:719 %mul_ln392 = mul i12 %sext_ln392, i12 %sext_ln392_1

]]></Node>
<StgValue><ssdm name="mul_ln392"/></StgValue>
</operation>

<operation id="637" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:720 %specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln392, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln174"/></StgValue>
</operation>

<operation id="638" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:721 %m179 = trunc i12 %mul_ln392

]]></Node>
<StgValue><ssdm name="m179"/></StgValue>
</operation>

<operation id="639" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:723 %sext_ln393 = sext i8 %m175

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="640" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:724 %trunc_ln393 = trunc i15 %m178

]]></Node>
<StgValue><ssdm name="trunc_ln393"/></StgValue>
</operation>

<operation id="641" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:725 %m180 = add i13 %trunc_ln393, i13 %sext_ln393

]]></Node>
<StgValue><ssdm name="m180"/></StgValue>
</operation>

<operation id="642" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:735 %trunc_ln398 = trunc i13 %m180

]]></Node>
<StgValue><ssdm name="trunc_ln398"/></StgValue>
</operation>

<operation id="643" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:737 %trunc_ln396 = trunc i15 %m178

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="644" st_id="74" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="645" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="23" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:728 %sext_ln394 = sext i13 %m180

]]></Node>
<StgValue><ssdm name="sext_ln394"/></StgValue>
</operation>

<operation id="646" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="23" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:729 %sext_ln394_1 = sext i10 %m179

]]></Node>
<StgValue><ssdm name="sext_ln394_1"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.104:730 %mul_ln394 = mul i23 %sext_ln394, i23 %sext_ln394_1

]]></Node>
<StgValue><ssdm name="mul_ln394"/></StgValue>
</operation>

<operation id="648" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:731 %specfucore_ln176 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln394, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln176"/></StgValue>
</operation>

<operation id="649" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.104:732 %trunc_ln394 = trunc i23 %mul_ln394

]]></Node>
<StgValue><ssdm name="trunc_ln394"/></StgValue>
</operation>

<operation id="650" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:734 %sext_ln398 = sext i10 %m179

]]></Node>
<StgValue><ssdm name="sext_ln398"/></StgValue>
</operation>

<operation id="651" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:736 %add_ln398 = add i12 %trunc_ln398, i12 %sext_ln398

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="652" st_id="74" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:738 %m183 = mul i10 %m179, i10 %trunc_ln396

]]></Node>
<StgValue><ssdm name="m183"/></StgValue>
</operation>

<operation id="653" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:745 %sext_ln398_1 = sext i10 %m183

]]></Node>
<StgValue><ssdm name="sext_ln398_1"/></StgValue>
</operation>

<operation id="654" st_id="74" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="655" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:754 %trunc_ln405 = trunc i10 %m183

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="656" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:816 %write_ln423 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %trunc_ln394

]]></Node>
<StgValue><ssdm name="write_ln423"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="657" st_id="75" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:713 %m177 = mul i5 %trunc_ln390, i5 %add_ln390

]]></Node>
<StgValue><ssdm name="m177"/></StgValue>
</operation>

<operation id="658" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:727 %zext_ln394 = zext i13 %m180

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="659" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.104:740 %zext_ln397 = zext i10 %m183

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="660" st_id="75" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:741 %mul_ln397 = mul i17 %zext_ln394, i17 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="661" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:742 %m184 = trunc i17 %mul_ln397

]]></Node>
<StgValue><ssdm name="m184"/></StgValue>
</operation>

<operation id="662" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:743 %specfucore_ln179 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln397, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln179"/></StgValue>
</operation>

<operation id="663" st_id="75" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="664" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.104:814 %sext_ln422 = sext i5 %m177

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="665" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:815 %write_ln422 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln422

]]></Node>
<StgValue><ssdm name="write_ln422"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="666" st_id="76" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:748 %zext_ln399 = zext i8 %m184

]]></Node>
<StgValue><ssdm name="zext_ln399"/></StgValue>
</operation>

<operation id="668" st_id="76" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:749 %mul_ln399 = mul i17 %zext_ln399, i17 %zext_ln397

]]></Node>
<StgValue><ssdm name="mul_ln399"/></StgValue>
</operation>

<operation id="669" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.104:750 %m186 = trunc i17 %mul_ln399

]]></Node>
<StgValue><ssdm name="m186"/></StgValue>
</operation>

<operation id="670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:751 %specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln399, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln181"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="671" st_id="77" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:746 %m185 = mul i12 %add_ln398, i12 %sext_ln398_1

]]></Node>
<StgValue><ssdm name="m185"/></StgValue>
</operation>

<operation id="672" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:753 %m187 = mul i8 %m186, i8 %m184

]]></Node>
<StgValue><ssdm name="m187"/></StgValue>
</operation>

<operation id="673" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:755 %m188 = mul i8 %m186, i8 %trunc_ln405

]]></Node>
<StgValue><ssdm name="m188"/></StgValue>
</operation>

<operation id="674" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:759 %zext_ln402_2 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_2"/></StgValue>
</operation>

<operation id="675" st_id="77" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:766 %mul_ln403 = mul i15 %zext_ln402_2, i15 %zext_ln402_2

]]></Node>
<StgValue><ssdm name="mul_ln403"/></StgValue>
</operation>

<operation id="676" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.104:767 %m190 = trunc i15 %mul_ln403

]]></Node>
<StgValue><ssdm name="m190"/></StgValue>
</operation>

<operation id="677" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:768 %specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln403, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln185"/></StgValue>
</operation>

<operation id="678" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.104:817 %sext_ln424 = sext i12 %m185

]]></Node>
<StgValue><ssdm name="sext_ln424"/></StgValue>
</operation>

<operation id="679" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:818 %write_ln424 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln424

]]></Node>
<StgValue><ssdm name="write_ln424"/></StgValue>
</operation>

<operation id="680" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.104:819 %sext_ln425 = sext i7 %m190

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="681" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:820 %write_ln425 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln425

]]></Node>
<StgValue><ssdm name="write_ln425"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="682" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:757 %zext_ln402 = zext i8 %m188

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="683" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:758 %zext_ln402_1 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_1"/></StgValue>
</operation>

<operation id="684" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:760 %zext_ln402_3 = zext i8 %m186

]]></Node>
<StgValue><ssdm name="zext_ln402_3"/></StgValue>
</operation>

<operation id="685" st_id="78" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:761 %mul_ln402 = mul i16 %zext_ln402, i16 %zext_ln402_3

]]></Node>
<StgValue><ssdm name="mul_ln402"/></StgValue>
</operation>

<operation id="686" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:762 %m189 = trunc i16 %mul_ln402

]]></Node>
<StgValue><ssdm name="m189"/></StgValue>
</operation>

<operation id="687" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:763 %specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln402, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln184"/></StgValue>
</operation>

<operation id="688" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:771 %zext_ln404 = zext i8 %m187

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="689" st_id="78" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:772 %mul_ln404 = mul i13 %zext_ln404, i13 %zext_ln402_1

]]></Node>
<StgValue><ssdm name="mul_ln404"/></StgValue>
</operation>

<operation id="690" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:773 %m191 = trunc i13 %mul_ln404

]]></Node>
<StgValue><ssdm name="m191"/></StgValue>
</operation>

<operation id="691" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:774 %specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln404, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln186"/></StgValue>
</operation>

<operation id="692" st_id="78" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:776 %m192 = mul i8 %m188, i8 %m187

]]></Node>
<StgValue><ssdm name="m192"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="693" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:778 %zext_ln406 = zext i6 %m191

]]></Node>
<StgValue><ssdm name="zext_ln406"/></StgValue>
</operation>

<operation id="694" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:779 %zext_ln406_1 = zext i8 %m192

]]></Node>
<StgValue><ssdm name="zext_ln406_1"/></StgValue>
</operation>

<operation id="695" st_id="79" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:780 %mul_ln406 = mul i13 %zext_ln406_1, i13 %zext_ln406

]]></Node>
<StgValue><ssdm name="mul_ln406"/></StgValue>
</operation>

<operation id="696" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.104:781 %m193 = trunc i13 %mul_ln406

]]></Node>
<StgValue><ssdm name="m193"/></StgValue>
</operation>

<operation id="697" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:782 %specfucore_ln188 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln406, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln188"/></StgValue>
</operation>

<operation id="698" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:784 %m194 = add i8 %m192, i8 %m189

]]></Node>
<StgValue><ssdm name="m194"/></StgValue>
</operation>

<operation id="699" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.104:821 %sext_ln426 = sext i6 %m193

]]></Node>
<StgValue><ssdm name="sext_ln426"/></StgValue>
</operation>

<operation id="700" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:822 %write_ln426 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln426

]]></Node>
<StgValue><ssdm name="write_ln426"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="701" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_85

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="702" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="703" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="704" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="705" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="706" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="707" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="708" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="709" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="710" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="711" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="712" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="713" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="714" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="715" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="716" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="717" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="718" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="719" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="720" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="721" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="722" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="723" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="724" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="725" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="727" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="729" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="730" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="731" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="734" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="735" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="736" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="737" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="739" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="740" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="741" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="742" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="743" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="745" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="746" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="747" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_83, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:50 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:55 %rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:62 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:68 %rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend17"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:69 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="753" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:72 %rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="754" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:78 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="755" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:83 %rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="756" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:84 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:89 %rend213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend213"/></StgValue>
</operation>

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:100 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:102 %rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend211"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:103 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:108 %rend209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend209"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:113 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:116 %rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend207"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:119 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:126 %rend201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend201"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:127 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:132 %rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend199"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:147 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:150 %rend197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend197"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:154 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:159 %rend195 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend195"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:162 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:168 %rend191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend191"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:171 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="775" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:176 %rend187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend187"/></StgValue>
</operation>

<operation id="776" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:180 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="777" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:186 %rend183 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend183"/></StgValue>
</operation>

<operation id="778" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:187 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="779" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:192 %rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend181"/></StgValue>
</operation>

<operation id="780" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:198 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="781" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:204 %rend179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend179"/></StgValue>
</operation>

<operation id="782" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:211 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="783" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:218 %rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend177"/></StgValue>
</operation>

<operation id="784" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:219 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="785" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:223 %rend175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend175"/></StgValue>
</operation>

<operation id="786" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:224 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="787" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:230 %rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend173"/></StgValue>
</operation>

<operation id="788" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:234 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="789" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:239 %rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend167"/></StgValue>
</operation>

<operation id="790" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:240 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="791" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:245 %rend165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend165"/></StgValue>
</operation>

<operation id="792" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:253 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="793" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:259 %rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend161"/></StgValue>
</operation>

<operation id="794" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:265 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="795" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:270 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="796" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:271 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="797" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:276 %rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend157"/></StgValue>
</operation>

<operation id="798" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:277 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="799" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:282 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="800" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:283 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="801" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:286 %rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend153"/></StgValue>
</operation>

<operation id="802" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:287 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="803" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:293 %rend151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend151"/></StgValue>
</operation>

<operation id="804" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:294 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="805" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:299 %rend147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend147"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:307 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:313 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:314 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:321 %rend143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend143"/></StgValue>
</operation>

<operation id="810" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:322 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="811" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:325 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="812" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:326 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="813" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:330 %rend139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend139"/></StgValue>
</operation>

<operation id="814" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:331 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="815" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:337 %rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend137"/></StgValue>
</operation>

<operation id="816" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:343 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="817" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:349 %rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend135"/></StgValue>
</operation>

<operation id="818" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:364 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="819" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:372 %rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend131"/></StgValue>
</operation>

<operation id="820" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:373 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="821" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:378 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="822" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:385 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="823" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:389 %rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend125"/></StgValue>
</operation>

<operation id="824" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:396 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="825" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:402 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="826" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:403 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="827" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:408 %rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend121"/></StgValue>
</operation>

<operation id="828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:409 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:414 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:416 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:421 %rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend117"/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:425 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:434 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="834" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:439 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="835" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:446 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="836" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:447 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="837" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:452 %rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend109"/></StgValue>
</operation>

<operation id="838" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:453 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="839" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:457 %rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend107"/></StgValue>
</operation>

<operation id="840" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:458 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="841" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:462 %rend103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend103"/></StgValue>
</operation>

<operation id="842" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:466 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="843" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:472 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="844" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:481 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="845" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:487 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="846" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:489 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="847" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:494 %rend95 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend95"/></StgValue>
</operation>

<operation id="848" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:496 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="849" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:501 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="850" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:504 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="851" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:510 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="852" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:513 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="853" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:519 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="854" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:520 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="855" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:526 %rend81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend81"/></StgValue>
</operation>

<operation id="856" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:530 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="857" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:536 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:541 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="859" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:547 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="860" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:549 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:555 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="862" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:559 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:564 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:565 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="865" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:573 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="866" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:574 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="867" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:578 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="868" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:579 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="869" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:584 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="870" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:587 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="871" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:592 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="872" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:593 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="873" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:599 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="874" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:600 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="875" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:605 %rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="876" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:606 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="877" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:610 %rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend53"/></StgValue>
</operation>

<operation id="878" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:611 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="879" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:617 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="880" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:618 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="881" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:622 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="882" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:627 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="883" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:633 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="884" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:635 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="885" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:640 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="886" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:642 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="887" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:648 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="888" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:649 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="889" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:654 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="890" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:661 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="891" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:667 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="892" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:679 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="893" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:686 %rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend29"/></StgValue>
</operation>

<operation id="894" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:687 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="895" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:692 %rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="896" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:696 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="897" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:701 %rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend25"/></StgValue>
</operation>

<operation id="898" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:705 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="899" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:711 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="900" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:716 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="901" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:722 %rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend21"/></StgValue>
</operation>

<operation id="902" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:726 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="903" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:733 %rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend193"/></StgValue>
</operation>

<operation id="904" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:739 %rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80

]]></Node>
<StgValue><ssdm name="rbegin81"/></StgValue>
</operation>

<operation id="905" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:744 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin81

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="906" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:747 %rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin83"/></StgValue>
</operation>

<operation id="907" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:752 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin83

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="908" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:756 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="909" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:764 %rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend105"/></StgValue>
</operation>

<operation id="910" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:765 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="911" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:769 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="912" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:770 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="913" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:775 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="914" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:777 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="915" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:783 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="916" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.104:785 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="917" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:786 %zext_ln408 = zext i8 %m194

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="918" st_id="80" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:787 %mul_ln408 = mul i16 %zext_ln408, i16 %zext_ln408

]]></Node>
<StgValue><ssdm name="mul_ln408"/></StgValue>
</operation>

<operation id="919" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:788 %m195 = trunc i16 %mul_ln408

]]></Node>
<StgValue><ssdm name="m195"/></StgValue>
</operation>

<operation id="920" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.104:789 %specfucore_ln190 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln408, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln190"/></StgValue>
</operation>

<operation id="921" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.104:790 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="922" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.104:823 %sext_ln427 = sext i8 %m195

]]></Node>
<StgValue><ssdm name="sext_ln427"/></StgValue>
</operation>

<operation id="923" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.104:824 %write_ln427 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln427

]]></Node>
<StgValue><ssdm name="write_ln427"/></StgValue>
</operation>

<operation id="924" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0">
<![CDATA[
fpga_resource_hint.entry.104:825 %ret_ln430 = ret

]]></Node>
<StgValue><ssdm name="ret_ln430"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
