#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Feb  7 13:09:02 2021
# Process ID: 11296
# Current directory: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis
# Command line: vivado.exe -mode gui -log vivado.log -journal transcript.log -source c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/run_vivado.tcl
# Log file: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/vivado.log
# Journal file: c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis\transcript.log
#-----------------------------------------------------------
start_gui
source c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/run_vivado.tcl
# create_project -force Stopwatch {c:\Users\macie\OneDrive\Desktop\vhdl\stopwatch\synthesis} -part 7a15tcpg236-1
ERROR: [Project 1-161] Failed to remove the directory 'c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.cache'. The directory might be in use by some other process.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 13:14:04 2021...
. Memory (MB): peak = 754.641 ; gain = 28.492
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/Encoder.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/mux.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/muxdivider.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/src/stoper.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/four2one_mux.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/muxdivider.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/seg_decoder.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/sixteen_bit_counter.vhd}
# add_files -norecurse {C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd}
# set_property top Stopwatch [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Stopwatch -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Stopwatch -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a15tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 826.645 ; gain = 62.340
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit four2one_mux [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/four2one_mux.vhd:24]
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit behavioral [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/muxdivider.vhd:31]
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit stopwatch [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:24]
INFO: [Synth 8-638] synthesizing module 'Stopwatch' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:95]
INFO: [Synth 8-637] synthesizing blackbox instance 'COUNTER2BIT' of component 'muxdivder' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:142]
INFO: [Synth 8-637] synthesizing blackbox instance 'COUNTER4BIT0' of component 'four_bit_countr' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:148]
INFO: [Synth 8-637] synthesizing blackbox instance 'decode0' of component 'sev_seg_decoder' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:159]
INFO: [Synth 8-637] synthesizing blackbox instance 'decode1' of component 'sev_seg_decoder' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:165]
INFO: [Synth 8-637] synthesizing blackbox instance 'decode2' of component 'sev_seg_decoder' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:171]
INFO: [Synth 8-637] synthesizing blackbox instance 'decode3' of component 'sev_seg_decoder' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:177]
INFO: [Synth 8-637] synthesizing blackbox instance 'mux' of component 'four_to_one_mux' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch' (1#1) [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 861.031 ; gain = 96.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 861.031 ; gain = 96.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1124.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "TEMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TEMP2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "TEMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TEMP2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |muxdivder       |         1|
|2     |four_bit_countr |         1|
|3     |sev_seg_decoder |         4|
|4     |four_to_one_mux |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |four_bit_countr_bbox   |     1|
|2     |four_to_one_mux_bbox   |     1|
|3     |muxdivder_bbox         |     1|
|4     |sev_seg_decoder_bbox   |     1|
|5     |sev_seg_decoder_bbox_0 |     1|
|6     |sev_seg_decoder_bbox_1 |     1|
|7     |sev_seg_decoder_bbox_2 |     1|
|8     |BUFG                   |     1|
|9     |CARRY4                 |    12|
|10    |LUT1                   |    46|
|11    |LUT2                   |     8|
|12    |LUT3                   |     4|
|13    |LUT4                   |    10|
|14    |LUT6                   |     2|
|15    |FDRE                   |    50|
|16    |IBUF                   |     3|
|17    |OBUF                   |    12|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   201|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1124.359 ; gain = 96.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1124.359 ; gain = 360.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_bit_countr' instantiated as 'COUNTER4BIT0' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:148]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_to_one_mux' instantiated as 'mux' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:183]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'muxdivder' instantiated as 'COUNTER2BIT' [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:142]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sev_seg_decoder' instantiated as 'decode0'. 4 instances of this cell are unresolved black boxes. [C:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/compile/Stopwatch.vhd:159]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 4 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1232.297 ; gain = 475.762
# report_utilization -file {Stopwatch_utilization_synth.rpt}
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1232.297 ; gain = 0.000
# write_edf -force {Stopwatch.edn}
c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn
# write_vhdl -force {Stopwatch.vhd}
# write_xdc -force {Stopwatch.xdc}
# write_checkpoint -force Stopwatch_synth.dcp
INFO: [Common 17-1381] The checkpoint 'c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch_synth.dcp' has been generated.
# close_design
# set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
# add_files -norecurse {Stopwatch.edn}
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a15tcpg236-1
Parsing EDIF File [./Stopwatch.edn]
Finished Parsing EDIF File [./Stopwatch.edn]
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_bit_countr' instantiated as 'COUNTER4BIT0' [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn:208]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'four_to_one_mux' instantiated as 'mux' [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn:593]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'muxdivder' instantiated as 'COUNTER2BIT' [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn:207]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'sev_seg_decoder' instantiated as 'decode0'. 4 instances of this cell are unresolved black boxes. [c:/Users/macie/OneDrive/Desktop/vhdl/stopwatch/synthesis/Stopwatch.edn:584]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 13:14:10 2021...
