{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527660005622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527660005627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 01:00:05 2018 " "Processing started: Wed May 30 01:00:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527660005627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660005627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660005627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527660006256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527660006256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018098 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_byte_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_byte_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_byte_uart-arch " "Found design unit 1: n_byte_uart-arch" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018101 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_byte_uart " "Found entity 1: n_byte_uart" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_R-behavioral " "Found design unit 1: UART_R-behavioral" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018104 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_R " "Found entity 1: UART_R" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /drew/northwestern/eecs392/project/eecs-392-ik/vhdl/serial/uart_nbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_nByte-arch " "Found design unit 1: UART_nByte-arch" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018108 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_nByte " "Found entity 1: UART_nByte" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527660018108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "n_byte_uart " "Elaborating entity \"n_byte_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527660018152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_nByte UART_nByte:UART_nByte_i " "Elaborating entity \"UART_nByte\" for hierarchy \"UART_nByte:UART_nByte_i\"" {  } { { "n_byte_uart.vhd" "UART_nByte_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527660018154 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_prev UART_nByte.vhd(74) " "VHDL Process Statement warning at UART_nByte.vhd(74): signal \"dout_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout_prev_c UART_nByte.vhd(66) " "VHDL Process Statement warning at UART_nByte.vhd(66): inferring latch(es) for signal or variable \"dout_prev_c\", which holds its previous value in one or more paths through the process" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[0\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[0\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[1\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[1\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[2\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[2\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[3\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[3\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[4\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[4\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[5\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[5\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[6\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[6\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[7\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[7\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[8\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[8\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[9\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[9\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[10\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[10\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[11\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[11\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[12\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[12\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[13\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[13\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[14\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[14\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[15\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[15\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[16\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[16\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[17\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[17\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[18\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[18\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[19\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[19\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[20\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[20\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[21\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[21\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[22\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[22\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018156 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[23\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[23\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[24\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[24\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[25\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[25\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[26\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[26\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[27\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[27\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[28\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[28\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[29\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[29\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[30\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[30\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_prev_c\[31\] UART_nByte.vhd(66) " "Inferred latch for \"dout_prev_c\[31\]\" at UART_nByte.vhd(66)" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660018157 "|n_byte_uart|UART_nByte:UART_nByte_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_R UART_nByte:UART_nByte_i\|UART_R:UART_R_i " "Elaborating entity \"UART_R\" for hierarchy \"UART_nByte:UART_nByte_i\|UART_R:UART_R_i\"" {  } { { "../../UART_nByte.vhd" "UART_R_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527660018158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\LED_gen:0:leddcd_i " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\LED_gen:0:leddcd_i\"" {  } { { "n_byte_uart.vhd" "\\LED_gen:0:leddcd_i" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527660018162 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../UART_nByte.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_nByte.vhd" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1527660019062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1527660019062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 VCC " "Pin \"LED2\" is stuck at VCC" {  } { { "n_byte_uart.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/Quartus/UART_N/n_byte_uart.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527660019251 "|n_byte_uart|LED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527660019251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527660019364 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[2\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[2\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527660019482 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[1\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[1\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527660019482 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[0\] Low " "Register UART_nByte:UART_nByte_i\|UART_R:UART_R_i\|index\[0\] will power up to Low" {  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1527660019482 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1527660019482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527660019820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527660020009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527660020009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527660020145 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527660020145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Implemented 399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527660020145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527660020145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527660020179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 01:00:20 2018 " "Processing ended: Wed May 30 01:00:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527660020179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527660020179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527660020179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527660020179 ""}
