https://github.com/Charlie5DH/RISC-V-Single-Cycle-uP/blob/master/My_RISCV/Instruction_Mem.vhd  //For Instruction Memory