<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
<meta name="author" content="">
<meta name="description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&amp;rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&amp;rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&amp;#34;seq&amp;#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&amp;#34;reg_single_bit_bash_seq&amp;#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ." />
<meta name="keywords" content=", UVM" />
<meta name="robots" content="noodp" />
<meta name="theme-color" content="" />
<link rel="canonical" href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/" />


    <title>
        
            UVM Internals - Deepdive into uvm_reg_bit_bash_seq :: Techiedeepdive 
        
    </title>



<link href="https://cdnjs.cloudflare.com/ajax/libs/flag-icon-css/3.5.0/css/flag-icon.min.css" rel="stylesheet"
    type="text/css">



<link rel="stylesheet" href="/main.de188b3201233c251f4fd6306dbd2cb41e408fb8846c09781b2925de7df5025c.css">






<meta itemprop="name" content="UVM Internals - Deepdive into uvm_reg_bit_bash_seq">
<meta itemprop="description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ."><meta itemprop="datePublished" content="2023-02-10T00:00:00+00:00" />
<meta itemprop="dateModified" content="2023-02-10T00:00:00+00:00" />
<meta itemprop="wordCount" content="584"><meta itemprop="image" content=""/>
<meta itemprop="keywords" content="UVM," />
<meta name="twitter:card" content="summary_large_image"/>
<meta name="twitter:image" content=""/>

<meta name="twitter:title" content="UVM Internals - Deepdive into uvm_reg_bit_bash_seq"/>
<meta name="twitter:description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ."/>




    <meta property="og:title" content="UVM Internals - Deepdive into uvm_reg_bit_bash_seq" />
<meta property="og:description" content="This is a deepdive into uvm_reg_bit_bash_seq. It&rsquo;s one of UVM RAL builtin sequences to test registers. uvm_reg_bit_bash_seq can be used as by setting the model and start the sequence and that&rsquo;s it.
seq = uvm_reg_bit_bash_seq::type_id::create(&#34;seq&#34;,this); seq.model = env.regmodel; seq.start(null); seq.wait_for_sequence_state(FINISHED); Starting with body(), it seems reset_blk is empty in src/reg/sequences/uvm_reg_bit_bash_seq.svh
reg_seq = uvm_reg_single_bit_bash_seq::type_id::create(&#34;reg_single_bit_bash_seq&#34;); this.reset_blk(model); model.reset(); do_block(model); The loop works on all registers and calls vm_reg_single_bit_bash_seq on each register
protected virtual task do_block(uvm_reg_block blk); uvm_reg regs[$]; ." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/" /><meta property="og:image" content=""/><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-02-10T00:00:00+00:00" />
<meta property="article:modified_time" content="2023-02-10T00:00:00+00:00" /><meta property="og:site_name" content="Techiedeepdive" />
<meta property="og:see_also" content="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/" /><meta property="og:see_also" content="/posts/2023/02/uvm-internals-what-happens-when-you-call-set_auto_predict/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_pool/" /><meta property="og:see_also" content="/posts/2023/01/uvm-internals-uvm_barrier/" /><meta property="og:see_also" content="/posts/2022/09/uvm-internals-objections/" />







    <meta property="article:published_time" content="2023-02-10 00:00:00 &#43;0000 UTC" />








    </head>

    
        <body>
    
    
        <div class="container">
            <header class="header">
    <span class="header__inner">
        <a href="/" style="text-decoration: none;">
    <div class="logo">
        
            <span class="logo__mark">></span>
            <span class="logo__text">$ cd /home/</span>
            <span class="logo__cursor" style=
                  "
                   
                   ">
            </span>
        
    </div>
</a>


        <span class="header__right">
            
                <nav class="menu">
    <ul class="menu__inner"><li><a href="/about/">About</a></li><li><a href="/posts">Blog</a></li><li><a href="/reading-list/">Reading list</a></li>
    </ul>
</nav>

                <span class="menu-trigger">
                    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
                        <path d="M0 0h24v24H0z" fill="none"/>
                        <path d="M3 18h18v-2H3v2zm0-5h18v-2H3v2zm0-7v2h18V6H3z"/>
                    </svg>
                </span>
            
        </span>
    </span>
</header>


            <div class="content">
                
  <main class="post">

    <div class="post-info">
      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-clock">
          <circle cx="12" cy="12" r="10"></circle>
          <polyline points="12 6 12 12 16 14"></polyline>
        </svg>
        3 minutes

        
      </p>
    </div>

    <article>
      <h1 class="post-title">
        <a href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_bit_bash_seq/">UVM Internals - Deepdive into uvm_reg_bit_bash_seq</a>
      </h1>

      

      

      <div class="post-content">
        <p>This is a deepdive into <code>uvm_reg_bit_bash_seq</code>. It&rsquo;s one of UVM RAL builtin sequences to test registers. <code>uvm_reg_bit_bash_seq</code> can be used as by setting the <code>model</code> and start the sequence and that&rsquo;s it.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">         seq <span style="color:#f92672">=</span> uvm_reg_bit_bash_seq<span style="color:#f92672">::</span>type_id<span style="color:#f92672">::</span>create(<span style="color:#e6db74">&#34;seq&#34;</span>,this);
         seq.model <span style="color:#f92672">=</span> env.regmodel;

         seq.start(null);
         seq.wait_for_sequence_state(FINISHED);
</code></pre></div><p>Starting with <code>body()</code>, it seems <code>reset_blk</code> is empty in <code>src/reg/sequences/uvm_reg_bit_bash_seq.svh</code></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">
      reg_seq <span style="color:#f92672">=</span> uvm_reg_single_bit_bash_seq<span style="color:#f92672">::</span>type_id<span style="color:#f92672">::</span>create(<span style="color:#e6db74">&#34;reg_single_bit_bash_seq&#34;</span>);

      this.reset_blk(model);
      model.reset();

      do_block(model);
</code></pre></div><p>The loop works on all registers and calls <code>vm_reg_single_bit_bash_seq</code> on each register</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">   protected virtual <span style="color:#66d9ef">task</span> do_block(uvm_reg_block blk);
      uvm_reg regs[<span style="color:#960050;background-color:#1e0010">$</span>];
      ...
      ...

      <span style="color:#75715e">// Iterate over all registers, checking accesses
</span><span style="color:#75715e"></span>      blk.get_registers(regs, UVM_NO_HIER);
      foreach (regs[i]) <span style="color:#66d9ef">begin</span>
         <span style="color:#75715e">// Registers with some attributes are not to be tested
</span><span style="color:#75715e"></span>         <span style="color:#66d9ef">if</span> (uvm_resource_db#(<span style="color:#66d9ef">bit</span>)<span style="color:#f92672">::</span>get_by_name({<span style="color:#e6db74">&#34;REG::&#34;</span>,regs[i].get_full_name()},
                                                <span style="color:#e6db74">&#34;NO_REG_TESTS&#34;</span>, <span style="color:#ae81ff">0</span>) <span style="color:#f92672">!=</span> null <span style="color:#f92672">||</span>
	     uvm_resource_db#(<span style="color:#66d9ef">bit</span>)<span style="color:#f92672">::</span>get_by_name({<span style="color:#e6db74">&#34;REG::&#34;</span>,regs[i].get_full_name()},
                                                <span style="color:#e6db74">&#34;NO_REG_BIT_BASH_TEST&#34;</span>, <span style="color:#ae81ff">0</span>) <span style="color:#f92672">!=</span> null )
            <span style="color:#66d9ef">continue</span>;
         
         reg_seq.rg <span style="color:#f92672">=</span> regs[i];
         reg_seq.start(null,this);
      <span style="color:#66d9ef">end</span>

</code></pre></div><p>And then call <code>do_block</code> recursively</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">      <span style="color:#66d9ef">begin</span>
         uvm_reg_block blks[<span style="color:#960050;background-color:#1e0010">$</span>];
         
         blk.get_blocks(blks);
         foreach (blks[i]) <span style="color:#66d9ef">begin</span>
            do_block(blks[i]);
         <span style="color:#66d9ef">end</span>
      <span style="color:#66d9ef">end</span>
   <span style="color:#66d9ef">endtask</span><span style="color:#f92672">:</span> do_block
</code></pre></div><p>Ok, let&rsquo;s look at <code>vm_reg_single_bit_bash_seq</code>. Note there are few knobs to disable the checks in case the user wants to. <code>NO_REG_TESTS</code> is set into the <code>uvm_resource_db</code> for registers that we don&rsquo;t checked.</p>
<p>Surprisingly, <code>body()</code> is well documented with comments (thank you, whoever wrote it!). But to sump, It loops over that fields and bits in each field, Calculate mask based on which bits are writable and then goes these bits and change the value and check the new value.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"> virtual <span style="color:#66d9ef">task</span> body();

      <span style="color:#75715e">// Registers with some attributes are not to be tested
</span><span style="color:#75715e"></span>      <span style="color:#66d9ef">if</span> (uvm_resource_db#(<span style="color:#66d9ef">bit</span>)<span style="color:#f92672">::</span>get_by_name({<span style="color:#e6db74">&#34;REG::&#34;</span>,rg.get_full_name()},
                                             <span style="color:#e6db74">&#34;NO_REG_TESTS&#34;</span>, <span style="color:#ae81ff">0</span>) <span style="color:#f92672">!=</span> null <span style="color:#f92672">||</span>
          uvm_resource_db#(<span style="color:#66d9ef">bit</span>)<span style="color:#f92672">::</span>get_by_name({<span style="color:#e6db74">&#34;REG::&#34;</span>,rg.get_full_name()},
                                             <span style="color:#e6db74">&#34;NO_REG_BIT_BASH_TEST&#34;</span>, <span style="color:#ae81ff">0</span>) <span style="color:#f92672">!=</span> null )
            <span style="color:#66d9ef">return</span>;
      
      n_bits <span style="color:#f92672">=</span> rg.get_n_bytes() <span style="color:#f92672">*</span> <span style="color:#ae81ff">8</span>;
         
      <span style="color:#75715e">// Let&#39;s see what kind of bits we have...
</span><span style="color:#75715e"></span>      rg.get_fields(fields);
         
      <span style="color:#75715e">// Registers may be accessible from multiple physical interfaces (maps)
</span><span style="color:#75715e"></span>      rg.get_maps(maps);
         
      <span style="color:#75715e">// Bash the bits in the register via each map
</span><span style="color:#75715e"></span>      foreach (maps[j]) <span style="color:#66d9ef">begin</span>
         uvm_status_e status;
         uvm_reg_data_t  val, exp, v;
         <span style="color:#66d9ef">int</span> next_lsb;
         
         next_lsb <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
         dc_mask  <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>;
         foreach (fields[k]) <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">int</span> lsb, w, dc;

            dc <span style="color:#f92672">=</span> (fields[k].get_compare() <span style="color:#f92672">==</span> UVM_NO_CHECK);
            lsb <span style="color:#f92672">=</span> fields[k].get_lsb_pos();
            w   <span style="color:#f92672">=</span> fields[k].get_n_bits();
            <span style="color:#75715e">// Ignore Write-only fields because
</span><span style="color:#75715e"></span>            <span style="color:#75715e">// you are not supposed to read them
</span><span style="color:#75715e"></span>            <span style="color:#66d9ef">case</span> (fields[k].get_access(maps[j]))
             <span style="color:#e6db74">&#34;WO&#34;</span>, <span style="color:#e6db74">&#34;WOC&#34;</span>, <span style="color:#e6db74">&#34;WOS&#34;</span>, <span style="color:#e6db74">&#34;WO1&#34;</span><span style="color:#f92672">:</span> dc <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span>;
            <span style="color:#66d9ef">endcase</span>
            <span style="color:#75715e">// Any unused bits on the right side of the LSB?
</span><span style="color:#75715e"></span>            <span style="color:#66d9ef">while</span> (next_lsb <span style="color:#f92672">&lt;</span> lsb) mode[next_lsb<span style="color:#f92672">++</span>] <span style="color:#f92672">=</span> <span style="color:#e6db74">&#34;RO&#34;</span>;
            
            <span style="color:#66d9ef">repeat</span> (w) <span style="color:#66d9ef">begin</span>
               mode[next_lsb] <span style="color:#f92672">=</span> fields[k].get_access(maps[j]);
               dc_mask[next_lsb] <span style="color:#f92672">=</span> dc;
               next_lsb<span style="color:#f92672">++</span>;
            <span style="color:#66d9ef">end</span>
         <span style="color:#66d9ef">end</span>
         <span style="color:#75715e">// Any unused bits on the left side of the MSB?
</span><span style="color:#75715e"></span>         <span style="color:#66d9ef">while</span> (next_lsb <span style="color:#f92672">&lt;</span> <span style="color:#66d9ef">`UVM_REG_DATA_WIDTH</span>)
            mode[next_lsb<span style="color:#f92672">++</span>] <span style="color:#f92672">=</span> <span style="color:#e6db74">&#34;RO&#34;</span>;
         
         <span style="color:#66d9ef">`uvm_info</span>(<span style="color:#e6db74">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#e6db74">&#34;Verifying bits in register %s in map </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">...&#34;</span>,
                                    rg.get_full_name(), maps[j].get_full_name()),UVM_LOW);
         
         <span style="color:#75715e">// Bash the kth bit
</span><span style="color:#75715e"></span>         <span style="color:#66d9ef">for</span> (<span style="color:#66d9ef">int</span> k <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span>; k <span style="color:#f92672">&lt;</span> n_bits; k<span style="color:#f92672">++</span>) <span style="color:#66d9ef">begin</span>
            <span style="color:#75715e">// Cannot test unpredictable bit behavior
</span><span style="color:#75715e"></span>            <span style="color:#66d9ef">if</span> (dc_mask[k]) <span style="color:#66d9ef">continue</span>;

            bash_kth_bit(rg, k, mode[k], maps[j], dc_mask);
         <span style="color:#66d9ef">end</span>
            
      <span style="color:#66d9ef">end</span>
   <span style="color:#66d9ef">endtask</span><span style="color:#f92672">:</span> body
</code></pre></div><p>In <code>bash_kth_bit</code>, bit is written then read back and finally, The comparison at the end of task reports is there is a mismatch</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">   <span style="color:#66d9ef">task</span> bash_kth_bit(uvm_reg         rg,
                     <span style="color:#66d9ef">int</span>             k,
                     <span style="color:#66d9ef">string</span>          mode,
                     uvm_reg_map     map,
                     uvm_reg_data_t  dc_mask);
      uvm_status_e status;
      uvm_reg_data_t  val, exp, v;
      <span style="color:#66d9ef">bit</span> bit_val;

      <span style="color:#66d9ef">`uvm_info</span>(<span style="color:#e6db74">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#e6db74">&#34;...Bashing %s bit #%0d&#34;</span>, mode, k),UVM_HIGH);
      
      <span style="color:#66d9ef">repeat</span> (<span style="color:#ae81ff">2</span>) <span style="color:#66d9ef">begin</span>
         val <span style="color:#f92672">=</span> rg.get();
         v   <span style="color:#f92672">=</span> val;
         exp <span style="color:#f92672">=</span> val;
         val[k] <span style="color:#f92672">=</span> <span style="color:#f92672">~</span>val[k];
         bit_val <span style="color:#f92672">=</span> val[k];
         
         rg.write(status, val, UVM_FRONTDOOR, map, this);
         <span style="color:#66d9ef">if</span> (status <span style="color:#f92672">!=</span> UVM_IS_OK) <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">`uvm_error</span>(<span style="color:#e6db74">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#e6db74">&#34;Status was %s when writing to register </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74"> through map </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">.&#34;</span>,
                                        status.name(), rg.get_full_name(), map.get_full_name()));
         <span style="color:#66d9ef">end</span>
         
         exp <span style="color:#f92672">=</span> rg.get() <span style="color:#f92672">&amp;</span> <span style="color:#f92672">~</span>dc_mask;
         rg.read(status, val, UVM_FRONTDOOR, map, this);
         <span style="color:#66d9ef">if</span> (status <span style="color:#f92672">!=</span> UVM_IS_OK) <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">`uvm_error</span>(<span style="color:#e6db74">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#e6db74">&#34;Status was %s when reading register </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74"> through map </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">.&#34;</span>,
                                        status.name(), rg.get_full_name(), map.get_full_name()));
         <span style="color:#66d9ef">end</span>

         val <span style="color:#f92672">&amp;=</span> <span style="color:#f92672">~</span>dc_mask;
         <span style="color:#66d9ef">if</span> (val <span style="color:#f92672">!==</span> exp) <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">`uvm_error</span>(<span style="color:#e6db74">&#34;uvm_reg_bit_bash_seq&#34;</span>, $sformatf(<span style="color:#e6db74">&#34;Writing a %b in bit #%0d of register </span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74">%s</span><span style="color:#ae81ff">\&#34;</span><span style="color:#e6db74"> with initial value &#39;h%h yielded &#39;h%h instead of &#39;h%h&#34;</span>,
                                        bit_val, k, rg.get_full_name(), v, val, exp));
         <span style="color:#66d9ef">end</span>
      <span style="color:#66d9ef">end</span>
   <span style="color:#66d9ef">endtask</span><span style="color:#f92672">:</span> bash_kth_bit
</code></pre></div>
      </div>
    </article>

    <hr />

    <div class="post-info">
      
    <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg>

        <span class="tag"><a href="tags/uvm/">UVM</a></span>
        
    </p>

      

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text">
          <path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path>
          <polyline points="14 2 14 8 20 8"></polyline>
          <line x1="16" y1="13" x2="8" y2="13"></line>
          <line x1="16" y1="17" x2="8" y2="17"></line>
          <polyline points="10 9 9 9 8 9"></polyline>
        </svg>
        584 Words
      </p>

      <p>
        <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar">
          <rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect>
          <line x1="16" y1="2" x2="16" y2="6"></line>
          <line x1="8" y1="2" x2="8" y2="6"></line>
          <line x1="3" y1="10" x2="21" y2="10"></line>
        </svg>
        
          2023-02-10 00:00 &#43;0000
        

         
          
        
      </p>
    </div>

    
      <div class="pagination">
        <div class="pagination__title">
          <span class="pagination__title-h">Read other posts</span>
          <hr />
        </div>

        <div class="pagination__buttons">
          
            <span class="button previous">
              <a href="/posts/2023/02/uvm-internals-deepdive-into-uvm_reg_predictor/">
                <span class="button__icon">←</span>
                <span class="button__text">UVM Internals - deepdive into uvm_reg_predictor</span>
              </a>
            </span>
          

          
            <span class="button next">
              <a href="/posts/2023/02/purpose-lost-in-search-of-limelight-they-said/">
                <span class="button__text">Purpose lost in search of limelight, They said!</span>
                <span class="button__icon">→</span>
              </a>
            </span>
          
        </div>
      </div>
    


    

    

  </main>

            </div>

            
                <footer class="footer">
    <div class="footer__inner">
        <div class="footer__content">
            <span>&copy; 2023</span>
            
            <span><a href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank" rel="noopener">CC BY-NC 4.0</a></span><span><a href="posts/index.xml" target="_blank" title="rss"><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 20 20" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-rss"><path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle></svg></a></span>
        </div>
    </div>
    <div class="footer__inner">
        <div class="footer__content">
            <span>Powered by <a href="http://gohugo.io">Hugo</a></span>
            <span>Made with &#10084; by <a href="https://github.com/rhazdon">Djordje Atlialp</a></span>
          </div>
    </div>
</footer>

            
        </div>

        



<script type="text/javascript" src="/bundle.min.2ce64ea6ea44a72b13dd812fc2eb5cca3efe878cce258a47c137c17edf46e0602a05e422b618a5b80b5939c731b7a293351c2f2222a21f6ee27e54a8448dd20e.js" integrity="sha512-LOZOpupEpysT3YEvwutcyj7&#43;h4zOJYpHwTfBft9G4GAqBeQithiluAtZOccxt6KTNRwvIiKiH27iflSoRI3SDg=="></script>



    </body>
</html>
