// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Mon Oct 28 10:51:16 2024
// Host        : XoiXoi running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,maxPool_CIF_0_1,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "maxPool_CIF_0_1,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_r:out_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [63:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [63:0]out_r_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY;
  wire in_r_TVALID;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TVALID(in_r_TVALID),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TVALID(out_r_TVALID));
endmodule

(* ap_ST_fsm_state1 = "52'b0000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "52'b0000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "52'b0000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "52'b0000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "52'b0000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "52'b0000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "52'b0000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "52'b0000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "52'b0000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "52'b0000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "52'b0000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "52'b0000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "52'b0000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "52'b0000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "52'b0000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "52'b0000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "52'b0000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "52'b0000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "52'b0000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "52'b0000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "52'b0000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "52'b0000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "52'b0000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "52'b0000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "52'b0000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "52'b0000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "52'b0000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "52'b0000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "52'b0000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "52'b0000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "52'b0000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "52'b0000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "52'b0000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "52'b0000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "52'b0000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "52'b0000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "52'b0000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "52'b0000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "52'b0000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "52'b0000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "52'b0000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "52'b0000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "52'b0000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "52'b0001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "52'b0000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "52'b0010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "52'b0100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "52'b1000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "52'b0000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "52'b0000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "52'b0000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "52'b0000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1
   (ap_clk,
    ap_rst_n,
    in_r_TDATA,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TDATA,
    out_r_TVALID,
    out_r_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [63:0]in_r_TDATA;
  input in_r_TVALID;
  output in_r_TREADY;
  output [63:0]out_r_TDATA;
  output out_r_TVALID;
  input out_r_TREADY;

  wire [31:0]IFMCH_curr;
  wire IFMCH_curr0;
  wire [31:0]KER_bound_fu_738_p2;
  wire [31:0]KER_bound_reg_1000;
  wire [31:0]KER_size_0_fu_682_p2;
  wire [31:0]KER_size_0_reg_942;
  wire [31:0]KER_size_1_fu_734_p2;
  wire [31:0]KER_size_1_reg_995;
  wire acc_U_n_10;
  wire acc_U_n_11;
  wire acc_U_n_12;
  wire acc_U_n_13;
  wire acc_U_n_14;
  wire acc_U_n_15;
  wire acc_U_n_16;
  wire acc_U_n_17;
  wire acc_U_n_18;
  wire acc_U_n_19;
  wire acc_U_n_20;
  wire acc_U_n_21;
  wire acc_U_n_22;
  wire acc_U_n_23;
  wire acc_U_n_24;
  wire acc_U_n_25;
  wire acc_U_n_3;
  wire acc_U_n_4;
  wire acc_U_n_5;
  wire acc_U_n_6;
  wire acc_U_n_7;
  wire acc_U_n_8;
  wire acc_U_n_9;
  wire acc_ce0;
  wire acc_ce1;
  wire [31:0]acc_q0;
  wire [31:0]acc_q1;
  wire [31:1]add_ln155_1_fu_808_p2;
  wire [62:0]add_ln155_fu_783_p2;
  wire [62:0]add_ln155_reg_1045;
  wire \add_ln155_reg_1045_reg[12]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[12]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[12]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[12]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[16]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[16]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[16]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[16]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[20]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[20]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[20]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[20]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[24]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[24]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[24]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[24]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[28]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[28]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[28]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[28]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[32]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[32]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[32]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[32]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[36]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[36]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[36]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[36]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[40]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[40]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[40]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[40]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[44]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[44]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[44]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[44]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[48]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[48]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[48]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[48]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[4]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[4]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[4]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[4]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[52]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[52]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[52]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[52]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[56]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[56]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[56]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[56]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[60]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[60]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[60]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[60]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[62]_i_1_n_6 ;
  wire \add_ln155_reg_1045_reg[8]_i_1_n_3 ;
  wire \add_ln155_reg_1045_reg[8]_i_1_n_4 ;
  wire \add_ln155_reg_1045_reg[8]_i_1_n_5 ;
  wire \add_ln155_reg_1045_reg[8]_i_1_n_6 ;
  wire [31:0]add_ln157_fu_849_p2;
  wire [31:0]add_ln157_reg_1073;
  wire \add_ln157_reg_1073_reg[12]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[12]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[12]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[12]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[16]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[16]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[16]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[16]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[20]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[20]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[20]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[20]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[24]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[24]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[24]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[24]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[28]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[28]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[28]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[28]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[31]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[31]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[4]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[4]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[4]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[4]_i_1_n_6 ;
  wire \add_ln157_reg_1073_reg[8]_i_1_n_3 ;
  wire \add_ln157_reg_1073_reg[8]_i_1_n_4 ;
  wire \add_ln157_reg_1073_reg[8]_i_1_n_5 ;
  wire \add_ln157_reg_1073_reg[8]_i_1_n_6 ;
  wire [30:0]add_ln158_fu_872_p2;
  wire [30:0]add_ln158_reg_1083;
  wire \add_ln158_reg_1083[0]_i_10_n_3 ;
  wire \add_ln158_reg_1083[0]_i_11_n_3 ;
  wire \add_ln158_reg_1083[0]_i_12_n_3 ;
  wire \add_ln158_reg_1083[0]_i_13_n_3 ;
  wire \add_ln158_reg_1083[0]_i_14_n_3 ;
  wire \add_ln158_reg_1083[0]_i_15_n_3 ;
  wire \add_ln158_reg_1083[0]_i_4_n_3 ;
  wire \add_ln158_reg_1083[0]_i_5_n_3 ;
  wire \add_ln158_reg_1083[0]_i_6_n_3 ;
  wire \add_ln158_reg_1083[0]_i_8_n_3 ;
  wire \add_ln158_reg_1083[0]_i_9_n_3 ;
  wire \add_ln158_reg_1083_reg[0]_i_2_n_5 ;
  wire \add_ln158_reg_1083_reg[0]_i_2_n_6 ;
  wire \add_ln158_reg_1083_reg[0]_i_3_n_3 ;
  wire \add_ln158_reg_1083_reg[0]_i_3_n_4 ;
  wire \add_ln158_reg_1083_reg[0]_i_3_n_5 ;
  wire \add_ln158_reg_1083_reg[0]_i_3_n_6 ;
  wire \add_ln158_reg_1083_reg[0]_i_7_n_3 ;
  wire \add_ln158_reg_1083_reg[0]_i_7_n_4 ;
  wire \add_ln158_reg_1083_reg[0]_i_7_n_5 ;
  wire \add_ln158_reg_1083_reg[0]_i_7_n_6 ;
  wire \add_ln158_reg_1083_reg[12]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[12]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[12]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[12]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[16]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[16]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[16]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[16]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[20]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[20]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[20]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[20]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[24]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[24]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[24]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[24]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[28]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[28]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[28]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[28]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[30]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[4]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[4]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[4]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[4]_i_1_n_6 ;
  wire \add_ln158_reg_1083_reg[8]_i_1_n_3 ;
  wire \add_ln158_reg_1083_reg[8]_i_1_n_4 ;
  wire \add_ln158_reg_1083_reg[8]_i_1_n_5 ;
  wire \add_ln158_reg_1083_reg[8]_i_1_n_6 ;
  wire [4:0]address1;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [51:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm14_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]buf_10_q0;
  wire buf_11_U_n_3;
  wire buf_11_U_n_36;
  wire buf_11_U_n_37;
  wire buf_11_U_n_38;
  wire buf_11_U_n_39;
  wire buf_11_U_n_40;
  wire buf_11_U_n_41;
  wire buf_11_U_n_42;
  wire buf_11_U_n_43;
  wire buf_11_U_n_44;
  wire buf_11_U_n_45;
  wire buf_11_U_n_46;
  wire buf_11_U_n_47;
  wire buf_11_U_n_48;
  wire buf_11_U_n_49;
  wire buf_11_U_n_50;
  wire buf_11_U_n_51;
  wire buf_11_U_n_52;
  wire buf_11_U_n_53;
  wire buf_11_U_n_54;
  wire buf_11_U_n_55;
  wire buf_11_U_n_56;
  wire buf_11_U_n_57;
  wire buf_11_U_n_58;
  wire buf_11_U_n_59;
  wire buf_11_U_n_60;
  wire buf_11_U_n_61;
  wire buf_11_U_n_62;
  wire buf_11_U_n_63;
  wire buf_11_U_n_64;
  wire buf_11_U_n_65;
  wire buf_11_U_n_66;
  wire [31:0]buf_11_q0;
  wire [31:0]buf_12_q0;
  wire [31:0]buf_13_q0;
  wire [31:0]buf_14_q0;
  wire buf_15_U_n_3;
  wire buf_15_U_n_36;
  wire buf_15_U_n_37;
  wire buf_15_U_n_38;
  wire buf_15_U_n_39;
  wire buf_15_U_n_40;
  wire buf_15_U_n_41;
  wire buf_15_U_n_42;
  wire buf_15_U_n_43;
  wire buf_15_U_n_44;
  wire buf_15_U_n_45;
  wire buf_15_U_n_46;
  wire buf_15_U_n_47;
  wire buf_15_U_n_48;
  wire buf_15_U_n_49;
  wire buf_15_U_n_50;
  wire buf_15_U_n_51;
  wire buf_15_U_n_52;
  wire buf_15_U_n_53;
  wire buf_15_U_n_54;
  wire buf_15_U_n_55;
  wire buf_15_U_n_56;
  wire buf_15_U_n_57;
  wire buf_15_U_n_58;
  wire buf_15_U_n_59;
  wire buf_15_U_n_60;
  wire buf_15_U_n_61;
  wire buf_15_U_n_62;
  wire buf_15_U_n_63;
  wire buf_15_U_n_64;
  wire buf_15_U_n_65;
  wire buf_15_U_n_66;
  wire [31:0]buf_15_q0;
  wire [31:0]buf_1_q0;
  wire [31:0]buf_2_q0;
  wire [31:0]buf_3_q0;
  wire [31:0]buf_4_q0;
  wire [31:0]buf_5_q0;
  wire [31:0]buf_6_q0;
  wire buf_7_U_n_3;
  wire buf_7_U_n_36;
  wire buf_7_U_n_37;
  wire buf_7_U_n_38;
  wire buf_7_U_n_39;
  wire buf_7_U_n_40;
  wire buf_7_U_n_41;
  wire buf_7_U_n_42;
  wire buf_7_U_n_43;
  wire buf_7_U_n_44;
  wire buf_7_U_n_45;
  wire buf_7_U_n_46;
  wire buf_7_U_n_47;
  wire buf_7_U_n_48;
  wire buf_7_U_n_49;
  wire buf_7_U_n_50;
  wire buf_7_U_n_51;
  wire buf_7_U_n_52;
  wire buf_7_U_n_53;
  wire buf_7_U_n_54;
  wire buf_7_U_n_55;
  wire buf_7_U_n_56;
  wire buf_7_U_n_57;
  wire buf_7_U_n_58;
  wire buf_7_U_n_59;
  wire buf_7_U_n_60;
  wire buf_7_U_n_61;
  wire buf_7_U_n_62;
  wire buf_7_U_n_63;
  wire buf_7_U_n_64;
  wire buf_7_U_n_65;
  wire buf_7_U_n_66;
  wire [31:0]buf_7_q0;
  wire [31:0]buf_8_q0;
  wire [31:0]buf_9_q0;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire buf_ce0;
  wire [31:0]buf_q0;
  wire [62:16]buff0_reg__1;
  wire [62:16]buff0_reg__1_18;
  wire cmp155_not29_fu_819_p2;
  wire cmp155_not_mid1_fu_814_p2;
  wire cmp157_not_fu_878_p2;
  wire cmp157_not_reg_1088;
  wire \cmp157_not_reg_1088[0]_i_10_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_11_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_12_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_13_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_14_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_3_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_4_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_5_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_7_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_8_n_3 ;
  wire \cmp157_not_reg_1088[0]_i_9_n_3 ;
  wire \cmp157_not_reg_1088_reg[0]_i_1_n_5 ;
  wire \cmp157_not_reg_1088_reg[0]_i_1_n_6 ;
  wire \cmp157_not_reg_1088_reg[0]_i_2_n_3 ;
  wire \cmp157_not_reg_1088_reg[0]_i_2_n_4 ;
  wire \cmp157_not_reg_1088_reg[0]_i_2_n_5 ;
  wire \cmp157_not_reg_1088_reg[0]_i_2_n_6 ;
  wire \cmp157_not_reg_1088_reg[0]_i_6_n_3 ;
  wire \cmp157_not_reg_1088_reg[0]_i_6_n_4 ;
  wire \cmp157_not_reg_1088_reg[0]_i_6_n_5 ;
  wire \cmp157_not_reg_1088_reg[0]_i_6_n_6 ;
  wire [31:0]d1;
  wire [30:0]grp_fu_625_p0;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_11;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_12;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_3;
  wire [4:4]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address0;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_15;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_16;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_17;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_18;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_19;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_20;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_21;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_22;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_23;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_24;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_25;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_26;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_27;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_28;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_29;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_30;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_31;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_32;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_33;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_34;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_35;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_36;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_37;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_38;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_39;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_4;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_40;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_41;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_42;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_43;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_44;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_45;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_46;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_5;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_52;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_6;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_7;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_8;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_9;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_28;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_70;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg;
  wire [4:4]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_11;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_12;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_13;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_16;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_17;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_18;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_19;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_20;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_21;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_22;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_23;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_24;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_25;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_26;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_27;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_28;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_29;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_66;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_68;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_4;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_7;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_8;
  wire [63:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA;
  wire \icmp_ln153_reg_938[0]_i_1_n_3 ;
  wire \icmp_ln153_reg_938_reg_n_3_[0] ;
  wire icmp_ln155_fu_778_p2;
  wire icmp_ln157_fu_844_p2;
  wire [63:0]in_r_TDATA;
  wire [63:0]in_r_TDATA_int_regslice;
  wire in_r_TREADY;
  wire in_r_TREADY_int_regslice;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;
  wire [62:0]indvar_flatten20_fu_230;
  wire indvar_flatten6_reg_514;
  wire \indvar_flatten6_reg_514_reg_n_3_[0] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[10] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[11] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[12] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[13] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[14] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[15] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[16] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[17] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[18] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[19] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[1] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[20] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[21] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[22] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[23] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[24] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[25] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[26] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[27] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[28] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[29] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[2] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[30] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[31] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[3] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[4] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[5] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[6] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[7] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[8] ;
  wire \indvar_flatten6_reg_514_reg_n_3_[9] ;
  wire mul_31ns_32ns_63_2_1_U69_n_3;
  wire mul_31ns_32ns_63_2_1_U69_n_4;
  wire mul_31ns_32ns_63_2_1_U69_n_52;
  wire mul_31ns_32ns_63_2_1_U69_n_53;
  wire mul_31ns_32ns_63_2_1_U69_n_54;
  wire mul_31ns_32ns_63_2_1_U69_n_55;
  wire mul_31ns_32ns_63_2_1_U69_n_56;
  wire mul_31ns_32ns_63_2_1_U69_n_57;
  wire mul_31ns_32ns_63_2_1_U69_n_58;
  wire mul_31ns_32ns_63_2_1_U69_n_59;
  wire mul_31ns_32ns_63_2_1_U69_n_60;
  wire mul_31ns_32ns_63_2_1_U69_n_61;
  wire mul_31ns_32ns_63_2_1_U69_n_62;
  wire mul_31ns_32ns_63_2_1_U69_n_63;
  wire mul_31ns_32ns_63_2_1_U69_n_64;
  wire mul_31ns_32ns_63_2_1_U69_n_65;
  wire mul_31ns_32ns_63_2_1_U69_n_66;
  wire mul_31ns_32ns_63_2_1_U69_n_67;
  wire mul_32ns_31ns_63_2_1_U70_n_50;
  wire mul_32ns_31ns_63_2_1_U70_n_51;
  wire mul_32ns_31ns_63_2_1_U70_n_52;
  wire mul_32ns_31ns_63_2_1_U70_n_53;
  wire mul_32ns_31ns_63_2_1_U70_n_54;
  wire mul_32ns_31ns_63_2_1_U70_n_55;
  wire mul_32ns_31ns_63_2_1_U70_n_56;
  wire mul_32ns_31ns_63_2_1_U70_n_57;
  wire mul_32ns_31ns_63_2_1_U70_n_58;
  wire mul_32ns_31ns_63_2_1_U70_n_59;
  wire mul_32ns_31ns_63_2_1_U70_n_60;
  wire mul_32ns_31ns_63_2_1_U70_n_61;
  wire mul_32ns_31ns_63_2_1_U70_n_62;
  wire mul_32ns_31ns_63_2_1_U70_n_63;
  wire mul_32ns_31ns_63_2_1_U70_n_64;
  wire mul_32ns_31ns_63_2_1_U70_n_65;
  wire [62:0]mul_ln154_1_reg_1037;
  wire [62:0]mul_ln154_reg_1032;
  wire [31:0]num_img_fu_226;
  wire [63:0]out_r_TDATA;
  wire [63:0]out_r_TDATA_int_regslice;
  wire out_r_TREADY;
  wire out_r_TREADY_int_regslice;
  wire out_r_TVALID;
  wire [4:0]outch_fu_140;
  wire p_0_in;
  wire p_0_in0_out;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_15;
  wire p_0_in_16;
  wire p_0_in_17;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire [30:0]pool_out_bound_reg_968;
  wire regslice_both_in_r_U_n_38;
  wire regslice_both_out_r_U_apdone_blk;
  wire regslice_both_out_r_U_n_3;
  wire regslice_both_out_r_U_n_6;
  wire regslice_both_out_r_U_n_7;
  wire select_ln155_1_fu_824_p3;
  wire select_ln155_1_reg_1055;
  wire \select_ln155_1_reg_1055[0]_i_10_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_11_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_13_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_14_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_15_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_16_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_18_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_19_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_20_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_21_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_22_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_23_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_24_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_25_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_26_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_27_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_28_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_29_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_5_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_6_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_7_n_3 ;
  wire \select_ln155_1_reg_1055[0]_i_9_n_3 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_12_n_3 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_12_n_4 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_12_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_12_n_6 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_17_n_3 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_17_n_4 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_17_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_17_n_6 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_2_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_2_n_6 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_3_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_3_n_6 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_4_n_3 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_4_n_4 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_4_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_4_n_6 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_8_n_3 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_8_n_4 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_8_n_5 ;
  wire \select_ln155_1_reg_1055_reg[0]_i_8_n_6 ;
  wire [31:0]select_ln155_2_fu_832_p3;
  wire [31:0]select_ln155_2_reg_1060;
  wire \select_ln155_2_reg_1060[31]_i_10_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_11_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_12_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_13_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_14_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_15_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_16_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_5_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_6_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_7_n_3 ;
  wire \select_ln155_2_reg_1060[31]_i_9_n_3 ;
  wire \select_ln155_2_reg_1060_reg[12]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[12]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[12]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[12]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[16]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[16]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[16]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[16]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[20]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[20]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[20]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[20]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[24]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[24]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[24]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[24]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[28]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[28]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[28]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[28]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_3_n_5 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_3_n_6 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_4_n_3 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_4_n_4 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_4_n_5 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_4_n_6 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_8_n_3 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_8_n_4 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_8_n_5 ;
  wire \select_ln155_2_reg_1060_reg[31]_i_8_n_6 ;
  wire \select_ln155_2_reg_1060_reg[4]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[4]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[4]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[4]_i_2_n_6 ;
  wire \select_ln155_2_reg_1060_reg[8]_i_2_n_3 ;
  wire \select_ln155_2_reg_1060_reg[8]_i_2_n_4 ;
  wire \select_ln155_2_reg_1060_reg[8]_i_2_n_5 ;
  wire \select_ln155_2_reg_1060_reg[8]_i_2_n_6 ;
  wire [3:0]select_ln157_fu_860_p3;
  wire [30:4]select_ln157_fu_860_p3__0;
  wire [31:0]\sparsemux_33_4_32_1_1_U24/dout_tmp ;
  wire [31:0]sub156_fu_750_p2;
  wire [31:0]sub156_reg_1011;
  wire \sub156_reg_1011[12]_i_2_n_3 ;
  wire \sub156_reg_1011[12]_i_3_n_3 ;
  wire \sub156_reg_1011[12]_i_4_n_3 ;
  wire \sub156_reg_1011[12]_i_5_n_3 ;
  wire \sub156_reg_1011[16]_i_2_n_3 ;
  wire \sub156_reg_1011[16]_i_3_n_3 ;
  wire \sub156_reg_1011[16]_i_4_n_3 ;
  wire \sub156_reg_1011[16]_i_5_n_3 ;
  wire \sub156_reg_1011[20]_i_2_n_3 ;
  wire \sub156_reg_1011[20]_i_3_n_3 ;
  wire \sub156_reg_1011[20]_i_4_n_3 ;
  wire \sub156_reg_1011[20]_i_5_n_3 ;
  wire \sub156_reg_1011[24]_i_2_n_3 ;
  wire \sub156_reg_1011[24]_i_3_n_3 ;
  wire \sub156_reg_1011[24]_i_4_n_3 ;
  wire \sub156_reg_1011[24]_i_5_n_3 ;
  wire \sub156_reg_1011[28]_i_2_n_3 ;
  wire \sub156_reg_1011[28]_i_3_n_3 ;
  wire \sub156_reg_1011[28]_i_4_n_3 ;
  wire \sub156_reg_1011[28]_i_5_n_3 ;
  wire \sub156_reg_1011[31]_i_2_n_3 ;
  wire \sub156_reg_1011[31]_i_3_n_3 ;
  wire \sub156_reg_1011[4]_i_2_n_3 ;
  wire \sub156_reg_1011[4]_i_3_n_3 ;
  wire \sub156_reg_1011[4]_i_4_n_3 ;
  wire \sub156_reg_1011[4]_i_5_n_3 ;
  wire \sub156_reg_1011[8]_i_2_n_3 ;
  wire \sub156_reg_1011[8]_i_3_n_3 ;
  wire \sub156_reg_1011[8]_i_4_n_3 ;
  wire \sub156_reg_1011[8]_i_5_n_3 ;
  wire \sub156_reg_1011_reg[12]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[12]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[12]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[12]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[16]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[16]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[16]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[16]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[20]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[20]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[20]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[20]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[24]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[24]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[24]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[24]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[28]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[28]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[28]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[28]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[31]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[31]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[4]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[4]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[4]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[4]_i_1_n_6 ;
  wire \sub156_reg_1011_reg[8]_i_1_n_3 ;
  wire \sub156_reg_1011_reg[8]_i_1_n_4 ;
  wire \sub156_reg_1011_reg[8]_i_1_n_5 ;
  wire \sub156_reg_1011_reg[8]_i_1_n_6 ;
  wire [31:0]sub162_fu_756_p2;
  wire [31:0]sub162_reg_1017;
  wire \sub162_reg_1017[12]_i_2_n_3 ;
  wire \sub162_reg_1017[12]_i_3_n_3 ;
  wire \sub162_reg_1017[12]_i_4_n_3 ;
  wire \sub162_reg_1017[12]_i_5_n_3 ;
  wire \sub162_reg_1017[16]_i_2_n_3 ;
  wire \sub162_reg_1017[16]_i_3_n_3 ;
  wire \sub162_reg_1017[16]_i_4_n_3 ;
  wire \sub162_reg_1017[16]_i_5_n_3 ;
  wire \sub162_reg_1017[20]_i_2_n_3 ;
  wire \sub162_reg_1017[20]_i_3_n_3 ;
  wire \sub162_reg_1017[20]_i_4_n_3 ;
  wire \sub162_reg_1017[20]_i_5_n_3 ;
  wire \sub162_reg_1017[24]_i_2_n_3 ;
  wire \sub162_reg_1017[24]_i_3_n_3 ;
  wire \sub162_reg_1017[24]_i_4_n_3 ;
  wire \sub162_reg_1017[24]_i_5_n_3 ;
  wire \sub162_reg_1017[28]_i_2_n_3 ;
  wire \sub162_reg_1017[28]_i_3_n_3 ;
  wire \sub162_reg_1017[28]_i_4_n_3 ;
  wire \sub162_reg_1017[28]_i_5_n_3 ;
  wire \sub162_reg_1017[31]_i_2_n_3 ;
  wire \sub162_reg_1017[31]_i_3_n_3 ;
  wire \sub162_reg_1017[31]_i_4_n_3 ;
  wire \sub162_reg_1017[4]_i_2_n_3 ;
  wire \sub162_reg_1017[4]_i_3_n_3 ;
  wire \sub162_reg_1017[4]_i_4_n_3 ;
  wire \sub162_reg_1017[4]_i_5_n_3 ;
  wire \sub162_reg_1017[8]_i_2_n_3 ;
  wire \sub162_reg_1017[8]_i_3_n_3 ;
  wire \sub162_reg_1017[8]_i_4_n_3 ;
  wire \sub162_reg_1017[8]_i_5_n_3 ;
  wire \sub162_reg_1017_reg[12]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[12]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[12]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[12]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[16]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[16]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[16]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[16]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[20]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[20]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[20]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[20]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[24]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[24]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[24]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[24]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[28]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[28]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[28]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[28]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[31]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[31]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[4]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[4]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[4]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[4]_i_1_n_6 ;
  wire \sub162_reg_1017_reg[8]_i_1_n_3 ;
  wire \sub162_reg_1017_reg[8]_i_1_n_4 ;
  wire \sub162_reg_1017_reg[8]_i_1_n_5 ;
  wire \sub162_reg_1017_reg[8]_i_1_n_6 ;
  wire [31:0]sub_fu_745_p2;
  wire [31:0]sub_reg_1005;
  wire \sub_reg_1005[12]_i_2_n_3 ;
  wire \sub_reg_1005[12]_i_3_n_3 ;
  wire \sub_reg_1005[12]_i_4_n_3 ;
  wire \sub_reg_1005[12]_i_5_n_3 ;
  wire \sub_reg_1005[16]_i_2_n_3 ;
  wire \sub_reg_1005[16]_i_3_n_3 ;
  wire \sub_reg_1005[16]_i_4_n_3 ;
  wire \sub_reg_1005[16]_i_5_n_3 ;
  wire \sub_reg_1005[20]_i_2_n_3 ;
  wire \sub_reg_1005[20]_i_3_n_3 ;
  wire \sub_reg_1005[20]_i_4_n_3 ;
  wire \sub_reg_1005[20]_i_5_n_3 ;
  wire \sub_reg_1005[24]_i_2_n_3 ;
  wire \sub_reg_1005[24]_i_3_n_3 ;
  wire \sub_reg_1005[24]_i_4_n_3 ;
  wire \sub_reg_1005[24]_i_5_n_3 ;
  wire \sub_reg_1005[28]_i_2_n_3 ;
  wire \sub_reg_1005[28]_i_3_n_3 ;
  wire \sub_reg_1005[28]_i_4_n_3 ;
  wire \sub_reg_1005[28]_i_5_n_3 ;
  wire \sub_reg_1005[31]_i_2_n_3 ;
  wire \sub_reg_1005[31]_i_3_n_3 ;
  wire \sub_reg_1005[31]_i_4_n_3 ;
  wire \sub_reg_1005[4]_i_2_n_3 ;
  wire \sub_reg_1005[4]_i_3_n_3 ;
  wire \sub_reg_1005[4]_i_4_n_3 ;
  wire \sub_reg_1005[4]_i_5_n_3 ;
  wire \sub_reg_1005[8]_i_2_n_3 ;
  wire \sub_reg_1005[8]_i_3_n_3 ;
  wire \sub_reg_1005[8]_i_4_n_3 ;
  wire \sub_reg_1005[8]_i_5_n_3 ;
  wire \sub_reg_1005_reg[12]_i_1_n_3 ;
  wire \sub_reg_1005_reg[12]_i_1_n_4 ;
  wire \sub_reg_1005_reg[12]_i_1_n_5 ;
  wire \sub_reg_1005_reg[12]_i_1_n_6 ;
  wire \sub_reg_1005_reg[16]_i_1_n_3 ;
  wire \sub_reg_1005_reg[16]_i_1_n_4 ;
  wire \sub_reg_1005_reg[16]_i_1_n_5 ;
  wire \sub_reg_1005_reg[16]_i_1_n_6 ;
  wire \sub_reg_1005_reg[20]_i_1_n_3 ;
  wire \sub_reg_1005_reg[20]_i_1_n_4 ;
  wire \sub_reg_1005_reg[20]_i_1_n_5 ;
  wire \sub_reg_1005_reg[20]_i_1_n_6 ;
  wire \sub_reg_1005_reg[24]_i_1_n_3 ;
  wire \sub_reg_1005_reg[24]_i_1_n_4 ;
  wire \sub_reg_1005_reg[24]_i_1_n_5 ;
  wire \sub_reg_1005_reg[24]_i_1_n_6 ;
  wire \sub_reg_1005_reg[28]_i_1_n_3 ;
  wire \sub_reg_1005_reg[28]_i_1_n_4 ;
  wire \sub_reg_1005_reg[28]_i_1_n_5 ;
  wire \sub_reg_1005_reg[28]_i_1_n_6 ;
  wire \sub_reg_1005_reg[31]_i_1_n_5 ;
  wire \sub_reg_1005_reg[31]_i_1_n_6 ;
  wire \sub_reg_1005_reg[4]_i_1_n_3 ;
  wire \sub_reg_1005_reg[4]_i_1_n_4 ;
  wire \sub_reg_1005_reg[4]_i_1_n_5 ;
  wire \sub_reg_1005_reg[4]_i_1_n_6 ;
  wire \sub_reg_1005_reg[8]_i_1_n_3 ;
  wire \sub_reg_1005_reg[8]_i_1_n_4 ;
  wire \sub_reg_1005_reg[8]_i_1_n_5 ;
  wire \sub_reg_1005_reg[8]_i_1_n_6 ;
  wire [32:1]tmp_3_reg_1022;
  wire [31:1]tmp_5_reg_1027;
  wire [3:0]trunc_ln158_reg_1078;
  wire \trunc_ln158_reg_1078[3]_i_1_n_3 ;
  wire [31:0]valIn_data_1_reg_907;
  wire [31:0]valIn_data_2_reg_913;
  wire [31:0]valIn_data_3_reg_919;
  wire [31:0]valIn_data_4_reg_924;
  wire [31:1]valIn_data_5_reg_930;
  wire [31:0]valIn_data_reg_901;
  wire [30:0]xp_reg_525;
  wire [30:0]yp_1_fu_883_p2;
  wire [30:0]yp_fu_222;
  wire \yp_fu_222_reg[12]_i_1_n_3 ;
  wire \yp_fu_222_reg[12]_i_1_n_4 ;
  wire \yp_fu_222_reg[12]_i_1_n_5 ;
  wire \yp_fu_222_reg[12]_i_1_n_6 ;
  wire \yp_fu_222_reg[16]_i_1_n_3 ;
  wire \yp_fu_222_reg[16]_i_1_n_4 ;
  wire \yp_fu_222_reg[16]_i_1_n_5 ;
  wire \yp_fu_222_reg[16]_i_1_n_6 ;
  wire \yp_fu_222_reg[20]_i_1_n_3 ;
  wire \yp_fu_222_reg[20]_i_1_n_4 ;
  wire \yp_fu_222_reg[20]_i_1_n_5 ;
  wire \yp_fu_222_reg[20]_i_1_n_6 ;
  wire \yp_fu_222_reg[24]_i_1_n_3 ;
  wire \yp_fu_222_reg[24]_i_1_n_4 ;
  wire \yp_fu_222_reg[24]_i_1_n_5 ;
  wire \yp_fu_222_reg[24]_i_1_n_6 ;
  wire \yp_fu_222_reg[28]_i_1_n_3 ;
  wire \yp_fu_222_reg[28]_i_1_n_4 ;
  wire \yp_fu_222_reg[28]_i_1_n_5 ;
  wire \yp_fu_222_reg[28]_i_1_n_6 ;
  wire \yp_fu_222_reg[30]_i_1_n_6 ;
  wire \yp_fu_222_reg[4]_i_1_n_3 ;
  wire \yp_fu_222_reg[4]_i_1_n_4 ;
  wire \yp_fu_222_reg[4]_i_1_n_5 ;
  wire \yp_fu_222_reg[4]_i_1_n_6 ;
  wire \yp_fu_222_reg[8]_i_1_n_3 ;
  wire \yp_fu_222_reg[8]_i_1_n_4 ;
  wire \yp_fu_222_reg[8]_i_1_n_5 ;
  wire \yp_fu_222_reg[8]_i_1_n_6 ;
  wire [30:0]zext_ln156_reg_1065;
  wire \zext_ln156_reg_1065[30]_i_1_n_3 ;
  wire [3:1]\NLW_add_ln155_reg_1045_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln155_reg_1045_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln157_reg_1073_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln157_reg_1073_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln158_reg_1083_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1083_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1083_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1083_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln158_reg_1083_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln158_reg_1083_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp157_not_reg_1088_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp157_not_reg_1088_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp157_not_reg_1088_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp157_not_reg_1088_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_1055_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_1055_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1055_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln155_2_reg_1060_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1060_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1060_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1060_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1060_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1060_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_sub156_reg_1011_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub156_reg_1011_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub162_reg_1017_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub162_reg_1017_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_reg_1005_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_1005_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_yp_fu_222_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_yp_fu_222_reg[30]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[0] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[0]),
        .Q(IFMCH_curr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[10]),
        .Q(IFMCH_curr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[11]),
        .Q(IFMCH_curr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[12]),
        .Q(IFMCH_curr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[13]),
        .Q(IFMCH_curr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[14]),
        .Q(IFMCH_curr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[15]),
        .Q(IFMCH_curr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[16]),
        .Q(IFMCH_curr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[17]),
        .Q(IFMCH_curr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[18]),
        .Q(IFMCH_curr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[19]),
        .Q(IFMCH_curr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[1]),
        .Q(IFMCH_curr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[20]),
        .Q(IFMCH_curr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[21]),
        .Q(IFMCH_curr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[22]),
        .Q(IFMCH_curr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[23]),
        .Q(IFMCH_curr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[24]),
        .Q(IFMCH_curr[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[25]),
        .Q(IFMCH_curr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[26]),
        .Q(IFMCH_curr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[27]),
        .Q(IFMCH_curr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[28]),
        .Q(IFMCH_curr[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[29]),
        .Q(IFMCH_curr[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[2]),
        .Q(IFMCH_curr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[30]),
        .Q(IFMCH_curr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[31]),
        .Q(IFMCH_curr[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[3]),
        .Q(IFMCH_curr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[4]),
        .Q(IFMCH_curr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[5]),
        .Q(IFMCH_curr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[6]),
        .Q(IFMCH_curr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[7]),
        .Q(IFMCH_curr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[8]),
        .Q(IFMCH_curr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_924[9]),
        .Q(IFMCH_curr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[10]),
        .Q(grp_fu_625_p0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[11]),
        .Q(grp_fu_625_p0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[12]),
        .Q(grp_fu_625_p0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[13]),
        .Q(grp_fu_625_p0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[14]),
        .Q(grp_fu_625_p0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[15]),
        .Q(grp_fu_625_p0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[16]),
        .Q(grp_fu_625_p0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[17]),
        .Q(grp_fu_625_p0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[18]),
        .Q(grp_fu_625_p0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[19]),
        .Q(grp_fu_625_p0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[1]),
        .Q(grp_fu_625_p0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[20]),
        .Q(grp_fu_625_p0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[21]),
        .Q(grp_fu_625_p0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[22]),
        .Q(grp_fu_625_p0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[23]),
        .Q(grp_fu_625_p0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[24]),
        .Q(grp_fu_625_p0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[25]),
        .Q(grp_fu_625_p0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[26]),
        .Q(grp_fu_625_p0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[27]),
        .Q(grp_fu_625_p0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[28]),
        .Q(grp_fu_625_p0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[29]),
        .Q(grp_fu_625_p0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[2]),
        .Q(grp_fu_625_p0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[30]),
        .Q(grp_fu_625_p0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[31]),
        .Q(grp_fu_625_p0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[3]),
        .Q(grp_fu_625_p0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[4]),
        .Q(grp_fu_625_p0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[5]),
        .Q(grp_fu_625_p0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[6]),
        .Q(grp_fu_625_p0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[7]),
        .Q(grp_fu_625_p0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[8]),
        .Q(grp_fu_625_p0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_930[9]),
        .Q(grp_fu_625_p0[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[0]),
        .Q(KER_bound_reg_1000[0]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[10]),
        .Q(KER_bound_reg_1000[10]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[11]),
        .Q(KER_bound_reg_1000[11]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[12]),
        .Q(KER_bound_reg_1000[12]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[13]),
        .Q(KER_bound_reg_1000[13]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[14]),
        .Q(KER_bound_reg_1000[14]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[15]),
        .Q(KER_bound_reg_1000[15]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[16]),
        .Q(KER_bound_reg_1000[16]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[17]),
        .Q(KER_bound_reg_1000[17]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[18]),
        .Q(KER_bound_reg_1000[18]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[19]),
        .Q(KER_bound_reg_1000[19]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[1]),
        .Q(KER_bound_reg_1000[1]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[20]),
        .Q(KER_bound_reg_1000[20]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[21]),
        .Q(KER_bound_reg_1000[21]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[22]),
        .Q(KER_bound_reg_1000[22]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[23]),
        .Q(KER_bound_reg_1000[23]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[24]),
        .Q(KER_bound_reg_1000[24]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[25]),
        .Q(KER_bound_reg_1000[25]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[26]),
        .Q(KER_bound_reg_1000[26]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[27]),
        .Q(KER_bound_reg_1000[27]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[28]),
        .Q(KER_bound_reg_1000[28]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[29]),
        .Q(KER_bound_reg_1000[29]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[2]),
        .Q(KER_bound_reg_1000[2]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[30]),
        .Q(KER_bound_reg_1000[30]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[31]),
        .Q(KER_bound_reg_1000[31]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[3]),
        .Q(KER_bound_reg_1000[3]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[4]),
        .Q(KER_bound_reg_1000[4]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[5]),
        .Q(KER_bound_reg_1000[5]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[6]),
        .Q(KER_bound_reg_1000[6]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[7]),
        .Q(KER_bound_reg_1000[7]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[8]),
        .Q(KER_bound_reg_1000[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_1000_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(KER_bound_fu_738_p2[9]),
        .Q(KER_bound_reg_1000[9]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[0]),
        .Q(KER_size_0_reg_942[0]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[10]),
        .Q(KER_size_0_reg_942[10]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[11]),
        .Q(KER_size_0_reg_942[11]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[12]),
        .Q(KER_size_0_reg_942[12]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[13]),
        .Q(KER_size_0_reg_942[13]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[14]),
        .Q(KER_size_0_reg_942[14]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[15]),
        .Q(KER_size_0_reg_942[15]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[16]),
        .Q(KER_size_0_reg_942[16]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[17]),
        .Q(KER_size_0_reg_942[17]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[18]),
        .Q(KER_size_0_reg_942[18]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[19]),
        .Q(KER_size_0_reg_942[19]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[1]),
        .Q(KER_size_0_reg_942[1]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[20]),
        .Q(KER_size_0_reg_942[20]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[21]),
        .Q(KER_size_0_reg_942[21]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[22]),
        .Q(KER_size_0_reg_942[22]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[23]),
        .Q(KER_size_0_reg_942[23]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[24]),
        .Q(KER_size_0_reg_942[24]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[25]),
        .Q(KER_size_0_reg_942[25]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[26]),
        .Q(KER_size_0_reg_942[26]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[27]),
        .Q(KER_size_0_reg_942[27]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[28]),
        .Q(KER_size_0_reg_942[28]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[29]),
        .Q(KER_size_0_reg_942[29]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[2]),
        .Q(KER_size_0_reg_942[2]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[30]),
        .Q(KER_size_0_reg_942[30]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[31]),
        .Q(KER_size_0_reg_942[31]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[3]),
        .Q(KER_size_0_reg_942[3]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[4]),
        .Q(KER_size_0_reg_942[4]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[5]),
        .Q(KER_size_0_reg_942[5]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[6]),
        .Q(KER_size_0_reg_942[6]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[7]),
        .Q(KER_size_0_reg_942[7]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[8]),
        .Q(KER_size_0_reg_942[8]),
        .R(1'b0));
  FDRE \KER_size_0_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(KER_size_0_fu_682_p2[9]),
        .Q(KER_size_0_reg_942[9]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[0]),
        .Q(KER_size_1_reg_995[0]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[10]),
        .Q(KER_size_1_reg_995[10]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[11]),
        .Q(KER_size_1_reg_995[11]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[12]),
        .Q(KER_size_1_reg_995[12]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[13]),
        .Q(KER_size_1_reg_995[13]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[14]),
        .Q(KER_size_1_reg_995[14]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[15]),
        .Q(KER_size_1_reg_995[15]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[16]),
        .Q(KER_size_1_reg_995[16]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[17]),
        .Q(KER_size_1_reg_995[17]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[18]),
        .Q(KER_size_1_reg_995[18]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[19]),
        .Q(KER_size_1_reg_995[19]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[1]),
        .Q(KER_size_1_reg_995[1]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[20]),
        .Q(KER_size_1_reg_995[20]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[21]),
        .Q(KER_size_1_reg_995[21]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[22]),
        .Q(KER_size_1_reg_995[22]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[23]),
        .Q(KER_size_1_reg_995[23]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[24]),
        .Q(KER_size_1_reg_995[24]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[25]),
        .Q(KER_size_1_reg_995[25]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[26]),
        .Q(KER_size_1_reg_995[26]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[27]),
        .Q(KER_size_1_reg_995[27]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[28]),
        .Q(KER_size_1_reg_995[28]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[29]),
        .Q(KER_size_1_reg_995[29]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[2]),
        .Q(KER_size_1_reg_995[2]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[30]),
        .Q(KER_size_1_reg_995[30]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[31]),
        .Q(KER_size_1_reg_995[31]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[3]),
        .Q(KER_size_1_reg_995[3]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[4]),
        .Q(KER_size_1_reg_995[4]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[5]),
        .Q(KER_size_1_reg_995[5]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[6]),
        .Q(KER_size_1_reg_995[6]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[7]),
        .Q(KER_size_1_reg_995[7]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[8]),
        .Q(KER_size_1_reg_995[8]),
        .R(1'b0));
  FDRE \KER_size_1_reg_995_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(KER_size_1_fu_734_p2[9]),
        .Q(KER_size_1_reg_995[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_acc_RAM_2P_LUTRAM_1R1W acc_U
       (.D({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address0,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_4,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_5,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_6,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_7}),
        .E(acc_ce0),
        .O35(acc_q0),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .address1(address1),
        .\ap_CS_fsm_reg[11] (acc_U_n_6),
        .\ap_CS_fsm_reg[11]_0 (acc_U_n_10),
        .\ap_CS_fsm_reg[13] (acc_U_n_8),
        .\ap_CS_fsm_reg[13]_0 (acc_U_n_9),
        .\ap_CS_fsm_reg[13]_1 (acc_U_n_11),
        .\ap_CS_fsm_reg[14] (acc_U_n_4),
        .\ap_CS_fsm_reg[15] (acc_U_n_21),
        .\ap_CS_fsm_reg[16] (acc_U_n_7),
        .\ap_CS_fsm_reg[16]_0 (acc_U_n_24),
        .\ap_CS_fsm_reg[17] (acc_U_n_22),
        .\ap_CS_fsm_reg[17]_0 (acc_U_n_23),
        .\ap_CS_fsm_reg[23] (acc_U_n_18),
        .\ap_CS_fsm_reg[25] (acc_U_n_15),
        .\ap_CS_fsm_reg[25]_0 (acc_U_n_20),
        .\ap_CS_fsm_reg[26] (acc_U_n_17),
        .\ap_CS_fsm_reg[28] (acc_U_n_19),
        .\ap_CS_fsm_reg[32] (acc_U_n_13),
        .\ap_CS_fsm_reg[36] (acc_U_n_14),
        .\ap_CS_fsm_reg[37] (acc_U_n_12),
        .\ap_CS_fsm_reg[39] (acc_U_n_16),
        .\ap_CS_fsm_reg[49] (acc_U_n_25),
        .\ap_CS_fsm_reg[50] (acc_U_n_5),
        .\ap_CS_fsm_reg[8] (acc_U_n_3),
        .ap_clk(ap_clk),
        .d1({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_15,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_16,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_17,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_18,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_19,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_20,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_21,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_22,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_23,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_24,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_25,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_26,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_27,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_28,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_29,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_30,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_31,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_32,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_33,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_34,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_35,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_36,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_37,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_38,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_39,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_40,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_41,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_42,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_43,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_44,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_45,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_46}),
        .p_0_in(p_0_in_16),
        .q1(acc_q1),
        .\q1_reg[31]_0 (acc_ce1));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln155_reg_1045[0]_i_1 
       (.I0(indvar_flatten20_fu_230[0]),
        .O(add_ln155_fu_783_p2[0]));
  FDRE \add_ln155_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[0]),
        .Q(add_ln155_reg_1045[0]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[10]),
        .Q(add_ln155_reg_1045[10]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[11]),
        .Q(add_ln155_reg_1045[11]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[12]),
        .Q(add_ln155_reg_1045[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[12]_i_1 
       (.CI(\add_ln155_reg_1045_reg[8]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[12]_i_1_n_3 ,\add_ln155_reg_1045_reg[12]_i_1_n_4 ,\add_ln155_reg_1045_reg[12]_i_1_n_5 ,\add_ln155_reg_1045_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[12:9]),
        .S(indvar_flatten20_fu_230[12:9]));
  FDRE \add_ln155_reg_1045_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[13]),
        .Q(add_ln155_reg_1045[13]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[14]),
        .Q(add_ln155_reg_1045[14]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[15]),
        .Q(add_ln155_reg_1045[15]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[16]),
        .Q(add_ln155_reg_1045[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[16]_i_1 
       (.CI(\add_ln155_reg_1045_reg[12]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[16]_i_1_n_3 ,\add_ln155_reg_1045_reg[16]_i_1_n_4 ,\add_ln155_reg_1045_reg[16]_i_1_n_5 ,\add_ln155_reg_1045_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[16:13]),
        .S(indvar_flatten20_fu_230[16:13]));
  FDRE \add_ln155_reg_1045_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[17]),
        .Q(add_ln155_reg_1045[17]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[18]),
        .Q(add_ln155_reg_1045[18]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[19]),
        .Q(add_ln155_reg_1045[19]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[1]),
        .Q(add_ln155_reg_1045[1]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[20]),
        .Q(add_ln155_reg_1045[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[20]_i_1 
       (.CI(\add_ln155_reg_1045_reg[16]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[20]_i_1_n_3 ,\add_ln155_reg_1045_reg[20]_i_1_n_4 ,\add_ln155_reg_1045_reg[20]_i_1_n_5 ,\add_ln155_reg_1045_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[20:17]),
        .S(indvar_flatten20_fu_230[20:17]));
  FDRE \add_ln155_reg_1045_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[21]),
        .Q(add_ln155_reg_1045[21]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[22]),
        .Q(add_ln155_reg_1045[22]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[23]),
        .Q(add_ln155_reg_1045[23]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[24]),
        .Q(add_ln155_reg_1045[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[24]_i_1 
       (.CI(\add_ln155_reg_1045_reg[20]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[24]_i_1_n_3 ,\add_ln155_reg_1045_reg[24]_i_1_n_4 ,\add_ln155_reg_1045_reg[24]_i_1_n_5 ,\add_ln155_reg_1045_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[24:21]),
        .S(indvar_flatten20_fu_230[24:21]));
  FDRE \add_ln155_reg_1045_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[25]),
        .Q(add_ln155_reg_1045[25]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[26]),
        .Q(add_ln155_reg_1045[26]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[27]),
        .Q(add_ln155_reg_1045[27]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[28]),
        .Q(add_ln155_reg_1045[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[28]_i_1 
       (.CI(\add_ln155_reg_1045_reg[24]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[28]_i_1_n_3 ,\add_ln155_reg_1045_reg[28]_i_1_n_4 ,\add_ln155_reg_1045_reg[28]_i_1_n_5 ,\add_ln155_reg_1045_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[28:25]),
        .S(indvar_flatten20_fu_230[28:25]));
  FDRE \add_ln155_reg_1045_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[29]),
        .Q(add_ln155_reg_1045[29]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[2]),
        .Q(add_ln155_reg_1045[2]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[30]),
        .Q(add_ln155_reg_1045[30]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[31]),
        .Q(add_ln155_reg_1045[31]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[32]),
        .Q(add_ln155_reg_1045[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[32]_i_1 
       (.CI(\add_ln155_reg_1045_reg[28]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[32]_i_1_n_3 ,\add_ln155_reg_1045_reg[32]_i_1_n_4 ,\add_ln155_reg_1045_reg[32]_i_1_n_5 ,\add_ln155_reg_1045_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[32:29]),
        .S(indvar_flatten20_fu_230[32:29]));
  FDRE \add_ln155_reg_1045_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[33]),
        .Q(add_ln155_reg_1045[33]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[34]),
        .Q(add_ln155_reg_1045[34]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[35]),
        .Q(add_ln155_reg_1045[35]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[36]),
        .Q(add_ln155_reg_1045[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[36]_i_1 
       (.CI(\add_ln155_reg_1045_reg[32]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[36]_i_1_n_3 ,\add_ln155_reg_1045_reg[36]_i_1_n_4 ,\add_ln155_reg_1045_reg[36]_i_1_n_5 ,\add_ln155_reg_1045_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[36:33]),
        .S(indvar_flatten20_fu_230[36:33]));
  FDRE \add_ln155_reg_1045_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[37]),
        .Q(add_ln155_reg_1045[37]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[38]),
        .Q(add_ln155_reg_1045[38]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[39]),
        .Q(add_ln155_reg_1045[39]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[3]),
        .Q(add_ln155_reg_1045[3]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[40]),
        .Q(add_ln155_reg_1045[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[40]_i_1 
       (.CI(\add_ln155_reg_1045_reg[36]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[40]_i_1_n_3 ,\add_ln155_reg_1045_reg[40]_i_1_n_4 ,\add_ln155_reg_1045_reg[40]_i_1_n_5 ,\add_ln155_reg_1045_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[40:37]),
        .S(indvar_flatten20_fu_230[40:37]));
  FDRE \add_ln155_reg_1045_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[41]),
        .Q(add_ln155_reg_1045[41]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[42]),
        .Q(add_ln155_reg_1045[42]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[43]),
        .Q(add_ln155_reg_1045[43]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[44]),
        .Q(add_ln155_reg_1045[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[44]_i_1 
       (.CI(\add_ln155_reg_1045_reg[40]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[44]_i_1_n_3 ,\add_ln155_reg_1045_reg[44]_i_1_n_4 ,\add_ln155_reg_1045_reg[44]_i_1_n_5 ,\add_ln155_reg_1045_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[44:41]),
        .S(indvar_flatten20_fu_230[44:41]));
  FDRE \add_ln155_reg_1045_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[45]),
        .Q(add_ln155_reg_1045[45]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[46]),
        .Q(add_ln155_reg_1045[46]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[47]),
        .Q(add_ln155_reg_1045[47]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[48]),
        .Q(add_ln155_reg_1045[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[48]_i_1 
       (.CI(\add_ln155_reg_1045_reg[44]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[48]_i_1_n_3 ,\add_ln155_reg_1045_reg[48]_i_1_n_4 ,\add_ln155_reg_1045_reg[48]_i_1_n_5 ,\add_ln155_reg_1045_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[48:45]),
        .S(indvar_flatten20_fu_230[48:45]));
  FDRE \add_ln155_reg_1045_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[49]),
        .Q(add_ln155_reg_1045[49]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[4]),
        .Q(add_ln155_reg_1045[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln155_reg_1045_reg[4]_i_1_n_3 ,\add_ln155_reg_1045_reg[4]_i_1_n_4 ,\add_ln155_reg_1045_reg[4]_i_1_n_5 ,\add_ln155_reg_1045_reg[4]_i_1_n_6 }),
        .CYINIT(indvar_flatten20_fu_230[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[4:1]),
        .S(indvar_flatten20_fu_230[4:1]));
  FDRE \add_ln155_reg_1045_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[50]),
        .Q(add_ln155_reg_1045[50]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[51]),
        .Q(add_ln155_reg_1045[51]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[52]),
        .Q(add_ln155_reg_1045[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[52]_i_1 
       (.CI(\add_ln155_reg_1045_reg[48]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[52]_i_1_n_3 ,\add_ln155_reg_1045_reg[52]_i_1_n_4 ,\add_ln155_reg_1045_reg[52]_i_1_n_5 ,\add_ln155_reg_1045_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[52:49]),
        .S(indvar_flatten20_fu_230[52:49]));
  FDRE \add_ln155_reg_1045_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[53]),
        .Q(add_ln155_reg_1045[53]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[54]),
        .Q(add_ln155_reg_1045[54]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[55]),
        .Q(add_ln155_reg_1045[55]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[56]),
        .Q(add_ln155_reg_1045[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[56]_i_1 
       (.CI(\add_ln155_reg_1045_reg[52]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[56]_i_1_n_3 ,\add_ln155_reg_1045_reg[56]_i_1_n_4 ,\add_ln155_reg_1045_reg[56]_i_1_n_5 ,\add_ln155_reg_1045_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[56:53]),
        .S(indvar_flatten20_fu_230[56:53]));
  FDRE \add_ln155_reg_1045_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[57]),
        .Q(add_ln155_reg_1045[57]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[58]),
        .Q(add_ln155_reg_1045[58]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[59]),
        .Q(add_ln155_reg_1045[59]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[5]),
        .Q(add_ln155_reg_1045[5]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[60]),
        .Q(add_ln155_reg_1045[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[60]_i_1 
       (.CI(\add_ln155_reg_1045_reg[56]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[60]_i_1_n_3 ,\add_ln155_reg_1045_reg[60]_i_1_n_4 ,\add_ln155_reg_1045_reg[60]_i_1_n_5 ,\add_ln155_reg_1045_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[60:57]),
        .S(indvar_flatten20_fu_230[60:57]));
  FDRE \add_ln155_reg_1045_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[61]),
        .Q(add_ln155_reg_1045[61]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[62]),
        .Q(add_ln155_reg_1045[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[62]_i_1 
       (.CI(\add_ln155_reg_1045_reg[60]_i_1_n_3 ),
        .CO({\NLW_add_ln155_reg_1045_reg[62]_i_1_CO_UNCONNECTED [3:1],\add_ln155_reg_1045_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln155_reg_1045_reg[62]_i_1_O_UNCONNECTED [3:2],add_ln155_fu_783_p2[62:61]}),
        .S({1'b0,1'b0,indvar_flatten20_fu_230[62:61]}));
  FDRE \add_ln155_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[6]),
        .Q(add_ln155_reg_1045[6]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[7]),
        .Q(add_ln155_reg_1045[7]),
        .R(1'b0));
  FDRE \add_ln155_reg_1045_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[8]),
        .Q(add_ln155_reg_1045[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1045_reg[8]_i_1 
       (.CI(\add_ln155_reg_1045_reg[4]_i_1_n_3 ),
        .CO({\add_ln155_reg_1045_reg[8]_i_1_n_3 ,\add_ln155_reg_1045_reg[8]_i_1_n_4 ,\add_ln155_reg_1045_reg[8]_i_1_n_5 ,\add_ln155_reg_1045_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_783_p2[8:5]),
        .S(indvar_flatten20_fu_230[8:5]));
  FDRE \add_ln155_reg_1045_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(add_ln155_fu_783_p2[9]),
        .Q(add_ln155_reg_1045[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln157_reg_1073[0]_i_1 
       (.I0(\indvar_flatten6_reg_514_reg_n_3_[0] ),
        .O(add_ln157_fu_849_p2[0]));
  FDRE \add_ln157_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[0]),
        .Q(add_ln157_reg_1073[0]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[10]),
        .Q(add_ln157_reg_1073[10]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[11]),
        .Q(add_ln157_reg_1073[11]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[12]),
        .Q(add_ln157_reg_1073[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[12]_i_1 
       (.CI(\add_ln157_reg_1073_reg[8]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[12]_i_1_n_3 ,\add_ln157_reg_1073_reg[12]_i_1_n_4 ,\add_ln157_reg_1073_reg[12]_i_1_n_5 ,\add_ln157_reg_1073_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[12:9]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[12] ,\indvar_flatten6_reg_514_reg_n_3_[11] ,\indvar_flatten6_reg_514_reg_n_3_[10] ,\indvar_flatten6_reg_514_reg_n_3_[9] }));
  FDRE \add_ln157_reg_1073_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[13]),
        .Q(add_ln157_reg_1073[13]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[14]),
        .Q(add_ln157_reg_1073[14]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[15]),
        .Q(add_ln157_reg_1073[15]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[16]),
        .Q(add_ln157_reg_1073[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[16]_i_1 
       (.CI(\add_ln157_reg_1073_reg[12]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[16]_i_1_n_3 ,\add_ln157_reg_1073_reg[16]_i_1_n_4 ,\add_ln157_reg_1073_reg[16]_i_1_n_5 ,\add_ln157_reg_1073_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[16:13]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[16] ,\indvar_flatten6_reg_514_reg_n_3_[15] ,\indvar_flatten6_reg_514_reg_n_3_[14] ,\indvar_flatten6_reg_514_reg_n_3_[13] }));
  FDRE \add_ln157_reg_1073_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[17]),
        .Q(add_ln157_reg_1073[17]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[18]),
        .Q(add_ln157_reg_1073[18]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[19]),
        .Q(add_ln157_reg_1073[19]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[1]),
        .Q(add_ln157_reg_1073[1]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[20]),
        .Q(add_ln157_reg_1073[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[20]_i_1 
       (.CI(\add_ln157_reg_1073_reg[16]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[20]_i_1_n_3 ,\add_ln157_reg_1073_reg[20]_i_1_n_4 ,\add_ln157_reg_1073_reg[20]_i_1_n_5 ,\add_ln157_reg_1073_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[20:17]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[20] ,\indvar_flatten6_reg_514_reg_n_3_[19] ,\indvar_flatten6_reg_514_reg_n_3_[18] ,\indvar_flatten6_reg_514_reg_n_3_[17] }));
  FDRE \add_ln157_reg_1073_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[21]),
        .Q(add_ln157_reg_1073[21]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[22]),
        .Q(add_ln157_reg_1073[22]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[23]),
        .Q(add_ln157_reg_1073[23]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[24]),
        .Q(add_ln157_reg_1073[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[24]_i_1 
       (.CI(\add_ln157_reg_1073_reg[20]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[24]_i_1_n_3 ,\add_ln157_reg_1073_reg[24]_i_1_n_4 ,\add_ln157_reg_1073_reg[24]_i_1_n_5 ,\add_ln157_reg_1073_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[24:21]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[24] ,\indvar_flatten6_reg_514_reg_n_3_[23] ,\indvar_flatten6_reg_514_reg_n_3_[22] ,\indvar_flatten6_reg_514_reg_n_3_[21] }));
  FDRE \add_ln157_reg_1073_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[25]),
        .Q(add_ln157_reg_1073[25]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[26]),
        .Q(add_ln157_reg_1073[26]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[27]),
        .Q(add_ln157_reg_1073[27]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[28]),
        .Q(add_ln157_reg_1073[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[28]_i_1 
       (.CI(\add_ln157_reg_1073_reg[24]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[28]_i_1_n_3 ,\add_ln157_reg_1073_reg[28]_i_1_n_4 ,\add_ln157_reg_1073_reg[28]_i_1_n_5 ,\add_ln157_reg_1073_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[28:25]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[28] ,\indvar_flatten6_reg_514_reg_n_3_[27] ,\indvar_flatten6_reg_514_reg_n_3_[26] ,\indvar_flatten6_reg_514_reg_n_3_[25] }));
  FDRE \add_ln157_reg_1073_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[29]),
        .Q(add_ln157_reg_1073[29]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[2]),
        .Q(add_ln157_reg_1073[2]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[30]),
        .Q(add_ln157_reg_1073[30]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[31]),
        .Q(add_ln157_reg_1073[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[31]_i_1 
       (.CI(\add_ln157_reg_1073_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln157_reg_1073_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln157_reg_1073_reg[31]_i_1_n_5 ,\add_ln157_reg_1073_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln157_reg_1073_reg[31]_i_1_O_UNCONNECTED [3],add_ln157_fu_849_p2[31:29]}),
        .S({1'b0,\indvar_flatten6_reg_514_reg_n_3_[31] ,\indvar_flatten6_reg_514_reg_n_3_[30] ,\indvar_flatten6_reg_514_reg_n_3_[29] }));
  FDRE \add_ln157_reg_1073_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[3]),
        .Q(add_ln157_reg_1073[3]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[4]),
        .Q(add_ln157_reg_1073[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln157_reg_1073_reg[4]_i_1_n_3 ,\add_ln157_reg_1073_reg[4]_i_1_n_4 ,\add_ln157_reg_1073_reg[4]_i_1_n_5 ,\add_ln157_reg_1073_reg[4]_i_1_n_6 }),
        .CYINIT(\indvar_flatten6_reg_514_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[4:1]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[4] ,\indvar_flatten6_reg_514_reg_n_3_[3] ,\indvar_flatten6_reg_514_reg_n_3_[2] ,\indvar_flatten6_reg_514_reg_n_3_[1] }));
  FDRE \add_ln157_reg_1073_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[5]),
        .Q(add_ln157_reg_1073[5]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[6]),
        .Q(add_ln157_reg_1073[6]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[7]),
        .Q(add_ln157_reg_1073[7]),
        .R(1'b0));
  FDRE \add_ln157_reg_1073_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[8]),
        .Q(add_ln157_reg_1073[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1073_reg[8]_i_1 
       (.CI(\add_ln157_reg_1073_reg[4]_i_1_n_3 ),
        .CO({\add_ln157_reg_1073_reg[8]_i_1_n_3 ,\add_ln157_reg_1073_reg[8]_i_1_n_4 ,\add_ln157_reg_1073_reg[8]_i_1_n_5 ,\add_ln157_reg_1073_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_849_p2[8:5]),
        .S({\indvar_flatten6_reg_514_reg_n_3_[8] ,\indvar_flatten6_reg_514_reg_n_3_[7] ,\indvar_flatten6_reg_514_reg_n_3_[6] ,\indvar_flatten6_reg_514_reg_n_3_[5] }));
  FDRE \add_ln157_reg_1073_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln157_fu_849_p2[9]),
        .Q(add_ln157_reg_1073[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln158_reg_1083[0]_i_1 
       (.I0(p_0_in),
        .I1(xp_reg_525[0]),
        .O(add_ln158_fu_872_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_10 
       (.I0(xp_reg_525[15]),
        .I1(pool_out_bound_reg_968[15]),
        .I2(pool_out_bound_reg_968[17]),
        .I3(xp_reg_525[17]),
        .I4(pool_out_bound_reg_968[16]),
        .I5(xp_reg_525[16]),
        .O(\add_ln158_reg_1083[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_11 
       (.I0(xp_reg_525[12]),
        .I1(pool_out_bound_reg_968[12]),
        .I2(pool_out_bound_reg_968[14]),
        .I3(xp_reg_525[14]),
        .I4(pool_out_bound_reg_968[13]),
        .I5(xp_reg_525[13]),
        .O(\add_ln158_reg_1083[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_12 
       (.I0(xp_reg_525[9]),
        .I1(pool_out_bound_reg_968[9]),
        .I2(pool_out_bound_reg_968[11]),
        .I3(xp_reg_525[11]),
        .I4(pool_out_bound_reg_968[10]),
        .I5(xp_reg_525[10]),
        .O(\add_ln158_reg_1083[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_13 
       (.I0(xp_reg_525[6]),
        .I1(pool_out_bound_reg_968[6]),
        .I2(pool_out_bound_reg_968[8]),
        .I3(xp_reg_525[8]),
        .I4(pool_out_bound_reg_968[7]),
        .I5(xp_reg_525[7]),
        .O(\add_ln158_reg_1083[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_14 
       (.I0(xp_reg_525[3]),
        .I1(pool_out_bound_reg_968[3]),
        .I2(pool_out_bound_reg_968[5]),
        .I3(xp_reg_525[5]),
        .I4(pool_out_bound_reg_968[4]),
        .I5(xp_reg_525[4]),
        .O(\add_ln158_reg_1083[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_15 
       (.I0(xp_reg_525[0]),
        .I1(pool_out_bound_reg_968[0]),
        .I2(pool_out_bound_reg_968[2]),
        .I3(xp_reg_525[2]),
        .I4(pool_out_bound_reg_968[1]),
        .I5(xp_reg_525[1]),
        .O(\add_ln158_reg_1083[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln158_reg_1083[0]_i_4 
       (.I0(pool_out_bound_reg_968[30]),
        .I1(xp_reg_525[30]),
        .O(\add_ln158_reg_1083[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_5 
       (.I0(xp_reg_525[27]),
        .I1(pool_out_bound_reg_968[27]),
        .I2(pool_out_bound_reg_968[29]),
        .I3(xp_reg_525[29]),
        .I4(pool_out_bound_reg_968[28]),
        .I5(xp_reg_525[28]),
        .O(\add_ln158_reg_1083[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_6 
       (.I0(xp_reg_525[24]),
        .I1(pool_out_bound_reg_968[24]),
        .I2(pool_out_bound_reg_968[26]),
        .I3(xp_reg_525[26]),
        .I4(pool_out_bound_reg_968[25]),
        .I5(xp_reg_525[25]),
        .O(\add_ln158_reg_1083[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_8 
       (.I0(xp_reg_525[21]),
        .I1(pool_out_bound_reg_968[21]),
        .I2(pool_out_bound_reg_968[23]),
        .I3(xp_reg_525[23]),
        .I4(pool_out_bound_reg_968[22]),
        .I5(xp_reg_525[22]),
        .O(\add_ln158_reg_1083[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1083[0]_i_9 
       (.I0(xp_reg_525[18]),
        .I1(pool_out_bound_reg_968[18]),
        .I2(pool_out_bound_reg_968[20]),
        .I3(xp_reg_525[20]),
        .I4(pool_out_bound_reg_968[19]),
        .I5(xp_reg_525[19]),
        .O(\add_ln158_reg_1083[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[12]_i_2 
       (.I0(xp_reg_525[12]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[12]_i_3 
       (.I0(xp_reg_525[11]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[12]_i_4 
       (.I0(xp_reg_525[10]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[12]_i_5 
       (.I0(xp_reg_525[9]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[16]_i_2 
       (.I0(xp_reg_525[16]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[16]_i_3 
       (.I0(xp_reg_525[15]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[16]_i_4 
       (.I0(xp_reg_525[14]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[16]_i_5 
       (.I0(xp_reg_525[13]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[20]_i_2 
       (.I0(xp_reg_525[20]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[20]_i_3 
       (.I0(xp_reg_525[19]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[20]_i_4 
       (.I0(xp_reg_525[18]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[20]_i_5 
       (.I0(xp_reg_525[17]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[24]_i_2 
       (.I0(xp_reg_525[24]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[24]_i_3 
       (.I0(xp_reg_525[23]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[24]_i_4 
       (.I0(xp_reg_525[22]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[24]_i_5 
       (.I0(xp_reg_525[21]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[28]_i_2 
       (.I0(xp_reg_525[28]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[28]_i_3 
       (.I0(xp_reg_525[27]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[28]_i_4 
       (.I0(xp_reg_525[26]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[28]_i_5 
       (.I0(xp_reg_525[25]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[30]_i_2 
       (.I0(xp_reg_525[30]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[30]_i_3 
       (.I0(xp_reg_525[29]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[4]_i_2 
       (.I0(xp_reg_525[0]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[4]_i_3 
       (.I0(xp_reg_525[4]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[4]_i_4 
       (.I0(xp_reg_525[3]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[4]_i_5 
       (.I0(xp_reg_525[2]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[4]_i_6 
       (.I0(xp_reg_525[1]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[8]_i_2 
       (.I0(xp_reg_525[8]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[8]_i_3 
       (.I0(xp_reg_525[7]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[8]_i_4 
       (.I0(xp_reg_525[6]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1083[8]_i_5 
       (.I0(xp_reg_525[5]),
        .I1(p_0_in),
        .O(select_ln157_fu_860_p3__0[5]));
  FDRE \add_ln158_reg_1083_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[0]),
        .Q(add_ln158_reg_1083[0]),
        .R(1'b0));
  CARRY4 \add_ln158_reg_1083_reg[0]_i_2 
       (.CI(\add_ln158_reg_1083_reg[0]_i_3_n_3 ),
        .CO({\NLW_add_ln158_reg_1083_reg[0]_i_2_CO_UNCONNECTED [3],p_0_in,\add_ln158_reg_1083_reg[0]_i_2_n_5 ,\add_ln158_reg_1083_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1083_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\add_ln158_reg_1083[0]_i_4_n_3 ,\add_ln158_reg_1083[0]_i_5_n_3 ,\add_ln158_reg_1083[0]_i_6_n_3 }));
  CARRY4 \add_ln158_reg_1083_reg[0]_i_3 
       (.CI(\add_ln158_reg_1083_reg[0]_i_7_n_3 ),
        .CO({\add_ln158_reg_1083_reg[0]_i_3_n_3 ,\add_ln158_reg_1083_reg[0]_i_3_n_4 ,\add_ln158_reg_1083_reg[0]_i_3_n_5 ,\add_ln158_reg_1083_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1083_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1083[0]_i_8_n_3 ,\add_ln158_reg_1083[0]_i_9_n_3 ,\add_ln158_reg_1083[0]_i_10_n_3 ,\add_ln158_reg_1083[0]_i_11_n_3 }));
  CARRY4 \add_ln158_reg_1083_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1083_reg[0]_i_7_n_3 ,\add_ln158_reg_1083_reg[0]_i_7_n_4 ,\add_ln158_reg_1083_reg[0]_i_7_n_5 ,\add_ln158_reg_1083_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1083_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1083[0]_i_12_n_3 ,\add_ln158_reg_1083[0]_i_13_n_3 ,\add_ln158_reg_1083[0]_i_14_n_3 ,\add_ln158_reg_1083[0]_i_15_n_3 }));
  FDRE \add_ln158_reg_1083_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[10]),
        .Q(add_ln158_reg_1083[10]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[11]),
        .Q(add_ln158_reg_1083[11]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[12]),
        .Q(add_ln158_reg_1083[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[12]_i_1 
       (.CI(\add_ln158_reg_1083_reg[8]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[12]_i_1_n_3 ,\add_ln158_reg_1083_reg[12]_i_1_n_4 ,\add_ln158_reg_1083_reg[12]_i_1_n_5 ,\add_ln158_reg_1083_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[12:9]),
        .S(select_ln157_fu_860_p3__0[12:9]));
  FDRE \add_ln158_reg_1083_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[13]),
        .Q(add_ln158_reg_1083[13]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[14]),
        .Q(add_ln158_reg_1083[14]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[15]),
        .Q(add_ln158_reg_1083[15]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[16]),
        .Q(add_ln158_reg_1083[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[16]_i_1 
       (.CI(\add_ln158_reg_1083_reg[12]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[16]_i_1_n_3 ,\add_ln158_reg_1083_reg[16]_i_1_n_4 ,\add_ln158_reg_1083_reg[16]_i_1_n_5 ,\add_ln158_reg_1083_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[16:13]),
        .S(select_ln157_fu_860_p3__0[16:13]));
  FDRE \add_ln158_reg_1083_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[17]),
        .Q(add_ln158_reg_1083[17]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[18]),
        .Q(add_ln158_reg_1083[18]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[19]),
        .Q(add_ln158_reg_1083[19]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[1]),
        .Q(add_ln158_reg_1083[1]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[20]),
        .Q(add_ln158_reg_1083[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[20]_i_1 
       (.CI(\add_ln158_reg_1083_reg[16]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[20]_i_1_n_3 ,\add_ln158_reg_1083_reg[20]_i_1_n_4 ,\add_ln158_reg_1083_reg[20]_i_1_n_5 ,\add_ln158_reg_1083_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[20:17]),
        .S(select_ln157_fu_860_p3__0[20:17]));
  FDRE \add_ln158_reg_1083_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[21]),
        .Q(add_ln158_reg_1083[21]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[22]),
        .Q(add_ln158_reg_1083[22]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[23]),
        .Q(add_ln158_reg_1083[23]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[24]),
        .Q(add_ln158_reg_1083[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[24]_i_1 
       (.CI(\add_ln158_reg_1083_reg[20]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[24]_i_1_n_3 ,\add_ln158_reg_1083_reg[24]_i_1_n_4 ,\add_ln158_reg_1083_reg[24]_i_1_n_5 ,\add_ln158_reg_1083_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[24:21]),
        .S(select_ln157_fu_860_p3__0[24:21]));
  FDRE \add_ln158_reg_1083_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[25]),
        .Q(add_ln158_reg_1083[25]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[26]),
        .Q(add_ln158_reg_1083[26]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[27]),
        .Q(add_ln158_reg_1083[27]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[28]),
        .Q(add_ln158_reg_1083[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[28]_i_1 
       (.CI(\add_ln158_reg_1083_reg[24]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[28]_i_1_n_3 ,\add_ln158_reg_1083_reg[28]_i_1_n_4 ,\add_ln158_reg_1083_reg[28]_i_1_n_5 ,\add_ln158_reg_1083_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[28:25]),
        .S(select_ln157_fu_860_p3__0[28:25]));
  FDRE \add_ln158_reg_1083_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[29]),
        .Q(add_ln158_reg_1083[29]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[2]),
        .Q(add_ln158_reg_1083[2]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[30]),
        .Q(add_ln158_reg_1083[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[30]_i_1 
       (.CI(\add_ln158_reg_1083_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln158_reg_1083_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln158_reg_1083_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln158_reg_1083_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln158_fu_872_p2[30:29]}),
        .S({1'b0,1'b0,select_ln157_fu_860_p3__0[30:29]}));
  FDRE \add_ln158_reg_1083_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[3]),
        .Q(add_ln158_reg_1083[3]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[4]),
        .Q(add_ln158_reg_1083[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1083_reg[4]_i_1_n_3 ,\add_ln158_reg_1083_reg[4]_i_1_n_4 ,\add_ln158_reg_1083_reg[4]_i_1_n_5 ,\add_ln158_reg_1083_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln157_fu_860_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[4:1]),
        .S({select_ln157_fu_860_p3__0[4],select_ln157_fu_860_p3[3:1]}));
  FDRE \add_ln158_reg_1083_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[5]),
        .Q(add_ln158_reg_1083[5]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[6]),
        .Q(add_ln158_reg_1083[6]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[7]),
        .Q(add_ln158_reg_1083[7]),
        .R(1'b0));
  FDRE \add_ln158_reg_1083_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[8]),
        .Q(add_ln158_reg_1083[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1083_reg[8]_i_1 
       (.CI(\add_ln158_reg_1083_reg[4]_i_1_n_3 ),
        .CO({\add_ln158_reg_1083_reg[8]_i_1_n_3 ,\add_ln158_reg_1083_reg[8]_i_1_n_4 ,\add_ln158_reg_1083_reg[8]_i_1_n_5 ,\add_ln158_reg_1083_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_872_p2[8:5]),
        .S(select_ln157_fu_860_p3__0[8:5]));
  FDRE \add_ln158_reg_1083_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(add_ln158_fu_872_p2[9]),
        .Q(add_ln158_reg_1083[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\icmp_ln153_reg_938_reg_n_3_[0] ),
        .O(ap_NS_fsm[40]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\icmp_ln153_reg_938_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state40),
        .O(ap_NS_fsm[44]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W buf_10_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O29(buf_10_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_10),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_0 buf_11_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O29(buf_10_q0),
        .O30(buf_11_q0),
        .Q(buf_9_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_11),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}),
        .\tmp_1_reg_668_reg[0] (buf_15_U_n_3),
        .\tmp_1_reg_668_reg[10] (buf_15_U_n_45),
        .\tmp_1_reg_668_reg[11] (buf_15_U_n_46),
        .\tmp_1_reg_668_reg[12] (buf_15_U_n_47),
        .\tmp_1_reg_668_reg[13] (buf_15_U_n_48),
        .\tmp_1_reg_668_reg[14] (buf_15_U_n_49),
        .\tmp_1_reg_668_reg[15] (buf_15_U_n_50),
        .\tmp_1_reg_668_reg[16] (buf_15_U_n_51),
        .\tmp_1_reg_668_reg[17] (buf_15_U_n_52),
        .\tmp_1_reg_668_reg[18] (buf_15_U_n_53),
        .\tmp_1_reg_668_reg[19] (buf_15_U_n_54),
        .\tmp_1_reg_668_reg[1] (buf_15_U_n_36),
        .\tmp_1_reg_668_reg[20] (buf_15_U_n_55),
        .\tmp_1_reg_668_reg[21] (buf_15_U_n_56),
        .\tmp_1_reg_668_reg[22] (buf_15_U_n_57),
        .\tmp_1_reg_668_reg[23] (buf_15_U_n_58),
        .\tmp_1_reg_668_reg[24] (buf_15_U_n_59),
        .\tmp_1_reg_668_reg[25] (buf_15_U_n_60),
        .\tmp_1_reg_668_reg[26] (buf_15_U_n_61),
        .\tmp_1_reg_668_reg[27] (buf_15_U_n_62),
        .\tmp_1_reg_668_reg[28] (buf_15_U_n_63),
        .\tmp_1_reg_668_reg[29] (buf_15_U_n_64),
        .\tmp_1_reg_668_reg[2] (buf_15_U_n_37),
        .\tmp_1_reg_668_reg[30] (buf_15_U_n_65),
        .\tmp_1_reg_668_reg[31] (buf_15_U_n_66),
        .\tmp_1_reg_668_reg[31]_i_3_0 (buf_8_q0),
        .\tmp_1_reg_668_reg[3] (buf_15_U_n_38),
        .\tmp_1_reg_668_reg[4] (buf_15_U_n_39),
        .\tmp_1_reg_668_reg[5] (buf_15_U_n_40),
        .\tmp_1_reg_668_reg[6] (buf_15_U_n_41),
        .\tmp_1_reg_668_reg[7] (buf_15_U_n_42),
        .\tmp_1_reg_668_reg[8] (buf_15_U_n_43),
        .\tmp_1_reg_668_reg[9] (buf_15_U_n_44),
        .trunc_ln158_reg_1078(trunc_ln158_reg_1078[2:0]),
        .\trunc_ln158_reg_1078_reg[2] (buf_11_U_n_3),
        .\trunc_ln158_reg_1078_reg[2]_0 (buf_11_U_n_36),
        .\trunc_ln158_reg_1078_reg[2]_1 (buf_11_U_n_37),
        .\trunc_ln158_reg_1078_reg[2]_10 (buf_11_U_n_46),
        .\trunc_ln158_reg_1078_reg[2]_11 (buf_11_U_n_47),
        .\trunc_ln158_reg_1078_reg[2]_12 (buf_11_U_n_48),
        .\trunc_ln158_reg_1078_reg[2]_13 (buf_11_U_n_49),
        .\trunc_ln158_reg_1078_reg[2]_14 (buf_11_U_n_50),
        .\trunc_ln158_reg_1078_reg[2]_15 (buf_11_U_n_51),
        .\trunc_ln158_reg_1078_reg[2]_16 (buf_11_U_n_52),
        .\trunc_ln158_reg_1078_reg[2]_17 (buf_11_U_n_53),
        .\trunc_ln158_reg_1078_reg[2]_18 (buf_11_U_n_54),
        .\trunc_ln158_reg_1078_reg[2]_19 (buf_11_U_n_55),
        .\trunc_ln158_reg_1078_reg[2]_2 (buf_11_U_n_38),
        .\trunc_ln158_reg_1078_reg[2]_20 (buf_11_U_n_56),
        .\trunc_ln158_reg_1078_reg[2]_21 (buf_11_U_n_57),
        .\trunc_ln158_reg_1078_reg[2]_22 (buf_11_U_n_58),
        .\trunc_ln158_reg_1078_reg[2]_23 (buf_11_U_n_59),
        .\trunc_ln158_reg_1078_reg[2]_24 (buf_11_U_n_60),
        .\trunc_ln158_reg_1078_reg[2]_25 (buf_11_U_n_61),
        .\trunc_ln158_reg_1078_reg[2]_26 (buf_11_U_n_62),
        .\trunc_ln158_reg_1078_reg[2]_27 (buf_11_U_n_63),
        .\trunc_ln158_reg_1078_reg[2]_28 (buf_11_U_n_64),
        .\trunc_ln158_reg_1078_reg[2]_29 (buf_11_U_n_65),
        .\trunc_ln158_reg_1078_reg[2]_3 (buf_11_U_n_39),
        .\trunc_ln158_reg_1078_reg[2]_30 (buf_11_U_n_66),
        .\trunc_ln158_reg_1078_reg[2]_4 (buf_11_U_n_40),
        .\trunc_ln158_reg_1078_reg[2]_5 (buf_11_U_n_41),
        .\trunc_ln158_reg_1078_reg[2]_6 (buf_11_U_n_42),
        .\trunc_ln158_reg_1078_reg[2]_7 (buf_11_U_n_43),
        .\trunc_ln158_reg_1078_reg[2]_8 (buf_11_U_n_44),
        .\trunc_ln158_reg_1078_reg[2]_9 (buf_11_U_n_45));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_1 buf_12_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O31(buf_12_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_12),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_2 buf_13_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O32(buf_13_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_13),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_3 buf_14_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O33(buf_14_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_14),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_4 buf_15_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O31(buf_12_q0),
        .O32(buf_13_q0),
        .O33(buf_14_q0),
        .O34(buf_15_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_15),
        .\q0_reg[0]_0 (buf_15_U_n_3),
        .\q0_reg[10]_0 (buf_15_U_n_45),
        .\q0_reg[11]_0 (buf_15_U_n_46),
        .\q0_reg[12]_0 (buf_15_U_n_47),
        .\q0_reg[13]_0 (buf_15_U_n_48),
        .\q0_reg[14]_0 (buf_15_U_n_49),
        .\q0_reg[15]_0 (buf_15_U_n_50),
        .\q0_reg[16]_0 (buf_15_U_n_51),
        .\q0_reg[17]_0 (buf_15_U_n_52),
        .\q0_reg[18]_0 (buf_15_U_n_53),
        .\q0_reg[19]_0 (buf_15_U_n_54),
        .\q0_reg[19]_1 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}),
        .\q0_reg[1]_0 (buf_15_U_n_36),
        .\q0_reg[20]_0 (buf_15_U_n_55),
        .\q0_reg[21]_0 (buf_15_U_n_56),
        .\q0_reg[22]_0 (buf_15_U_n_57),
        .\q0_reg[23]_0 (buf_15_U_n_58),
        .\q0_reg[24]_0 (buf_15_U_n_59),
        .\q0_reg[25]_0 (buf_15_U_n_60),
        .\q0_reg[26]_0 (buf_15_U_n_61),
        .\q0_reg[27]_0 (buf_15_U_n_62),
        .\q0_reg[28]_0 (buf_15_U_n_63),
        .\q0_reg[29]_0 (buf_15_U_n_64),
        .\q0_reg[2]_0 (buf_15_U_n_37),
        .\q0_reg[30]_0 (buf_15_U_n_65),
        .\q0_reg[31]_0 (buf_15_U_n_66),
        .\q0_reg[3]_0 (buf_15_U_n_38),
        .\q0_reg[4]_0 (buf_15_U_n_39),
        .\q0_reg[5]_0 (buf_15_U_n_40),
        .\q0_reg[6]_0 (buf_15_U_n_41),
        .\q0_reg[7]_0 (buf_15_U_n_42),
        .\q0_reg[8]_0 (buf_15_U_n_43),
        .\q0_reg[9]_0 (buf_15_U_n_44),
        .trunc_ln158_reg_1078(trunc_ln158_reg_1078[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_5 buf_1_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O20(buf_1_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_1),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_6 buf_2_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O21(buf_2_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_2),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_7 buf_3_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O20(buf_1_q0),
        .O21(buf_2_q0),
        .O22(buf_3_q0),
        .Q(buf_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .dout_tmp(\sparsemux_33_4_32_1_1_U24/dout_tmp ),
        .p_0_in(p_0_in_3),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}),
        .\tmp_1_reg_668_reg[0] (buf_11_U_n_3),
        .\tmp_1_reg_668_reg[0]_0 (buf_7_U_n_3),
        .\tmp_1_reg_668_reg[10] (buf_11_U_n_45),
        .\tmp_1_reg_668_reg[10]_0 (buf_7_U_n_45),
        .\tmp_1_reg_668_reg[11] (buf_11_U_n_46),
        .\tmp_1_reg_668_reg[11]_0 (buf_7_U_n_46),
        .\tmp_1_reg_668_reg[12] (buf_11_U_n_47),
        .\tmp_1_reg_668_reg[12]_0 (buf_7_U_n_47),
        .\tmp_1_reg_668_reg[13] (buf_11_U_n_48),
        .\tmp_1_reg_668_reg[13]_0 (buf_7_U_n_48),
        .\tmp_1_reg_668_reg[14] (buf_11_U_n_49),
        .\tmp_1_reg_668_reg[14]_0 (buf_7_U_n_49),
        .\tmp_1_reg_668_reg[15] (buf_11_U_n_50),
        .\tmp_1_reg_668_reg[15]_0 (buf_7_U_n_50),
        .\tmp_1_reg_668_reg[16] (buf_11_U_n_51),
        .\tmp_1_reg_668_reg[16]_0 (buf_7_U_n_51),
        .\tmp_1_reg_668_reg[17] (buf_11_U_n_52),
        .\tmp_1_reg_668_reg[17]_0 (buf_7_U_n_52),
        .\tmp_1_reg_668_reg[18] (buf_11_U_n_53),
        .\tmp_1_reg_668_reg[18]_0 (buf_7_U_n_53),
        .\tmp_1_reg_668_reg[19] (buf_11_U_n_54),
        .\tmp_1_reg_668_reg[19]_0 (buf_7_U_n_54),
        .\tmp_1_reg_668_reg[1] (buf_11_U_n_36),
        .\tmp_1_reg_668_reg[1]_0 (buf_7_U_n_36),
        .\tmp_1_reg_668_reg[20] (buf_11_U_n_55),
        .\tmp_1_reg_668_reg[20]_0 (buf_7_U_n_55),
        .\tmp_1_reg_668_reg[21] (buf_11_U_n_56),
        .\tmp_1_reg_668_reg[21]_0 (buf_7_U_n_56),
        .\tmp_1_reg_668_reg[22] (buf_11_U_n_57),
        .\tmp_1_reg_668_reg[22]_0 (buf_7_U_n_57),
        .\tmp_1_reg_668_reg[23] (buf_11_U_n_58),
        .\tmp_1_reg_668_reg[23]_0 (buf_7_U_n_58),
        .\tmp_1_reg_668_reg[24] (buf_11_U_n_59),
        .\tmp_1_reg_668_reg[24]_0 (buf_7_U_n_59),
        .\tmp_1_reg_668_reg[25] (buf_11_U_n_60),
        .\tmp_1_reg_668_reg[25]_0 (buf_7_U_n_60),
        .\tmp_1_reg_668_reg[26] (buf_11_U_n_61),
        .\tmp_1_reg_668_reg[26]_0 (buf_7_U_n_61),
        .\tmp_1_reg_668_reg[27] (buf_11_U_n_62),
        .\tmp_1_reg_668_reg[27]_0 (buf_7_U_n_62),
        .\tmp_1_reg_668_reg[28] (buf_11_U_n_63),
        .\tmp_1_reg_668_reg[28]_0 (buf_7_U_n_63),
        .\tmp_1_reg_668_reg[29] (buf_11_U_n_64),
        .\tmp_1_reg_668_reg[29]_0 (buf_7_U_n_64),
        .\tmp_1_reg_668_reg[2] (buf_11_U_n_37),
        .\tmp_1_reg_668_reg[2]_0 (buf_7_U_n_37),
        .\tmp_1_reg_668_reg[30] (buf_11_U_n_65),
        .\tmp_1_reg_668_reg[30]_0 (buf_7_U_n_65),
        .\tmp_1_reg_668_reg[31] (buf_11_U_n_66),
        .\tmp_1_reg_668_reg[31]_0 (buf_7_U_n_66),
        .\tmp_1_reg_668_reg[3] (buf_11_U_n_38),
        .\tmp_1_reg_668_reg[3]_0 (buf_7_U_n_38),
        .\tmp_1_reg_668_reg[4] (buf_11_U_n_39),
        .\tmp_1_reg_668_reg[4]_0 (buf_7_U_n_39),
        .\tmp_1_reg_668_reg[5] (buf_11_U_n_40),
        .\tmp_1_reg_668_reg[5]_0 (buf_7_U_n_40),
        .\tmp_1_reg_668_reg[6] (buf_11_U_n_41),
        .\tmp_1_reg_668_reg[6]_0 (buf_7_U_n_41),
        .\tmp_1_reg_668_reg[7] (buf_11_U_n_42),
        .\tmp_1_reg_668_reg[7]_0 (buf_7_U_n_42),
        .\tmp_1_reg_668_reg[8] (buf_11_U_n_43),
        .\tmp_1_reg_668_reg[8]_0 (buf_7_U_n_43),
        .\tmp_1_reg_668_reg[9] (buf_11_U_n_44),
        .\tmp_1_reg_668_reg[9]_0 (buf_7_U_n_44),
        .trunc_ln158_reg_1078(trunc_ln158_reg_1078));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_8 buf_4_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O23(buf_4_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_4),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_9 buf_5_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O24(buf_5_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_5),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_10 buf_6_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O25(buf_6_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_6),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_11 buf_7_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O23(buf_4_q0),
        .O24(buf_5_q0),
        .O25(buf_6_q0),
        .O26(buf_7_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_7),
        .\q0_reg[0]_0 (buf_7_U_n_3),
        .\q0_reg[10]_0 (buf_7_U_n_45),
        .\q0_reg[11]_0 (buf_7_U_n_46),
        .\q0_reg[12]_0 (buf_7_U_n_47),
        .\q0_reg[13]_0 (buf_7_U_n_48),
        .\q0_reg[14]_0 (buf_7_U_n_49),
        .\q0_reg[15]_0 (buf_7_U_n_50),
        .\q0_reg[16]_0 (buf_7_U_n_51),
        .\q0_reg[17]_0 (buf_7_U_n_52),
        .\q0_reg[18]_0 (buf_7_U_n_53),
        .\q0_reg[19]_0 (buf_7_U_n_54),
        .\q0_reg[19]_1 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}),
        .\q0_reg[1]_0 (buf_7_U_n_36),
        .\q0_reg[20]_0 (buf_7_U_n_55),
        .\q0_reg[21]_0 (buf_7_U_n_56),
        .\q0_reg[22]_0 (buf_7_U_n_57),
        .\q0_reg[23]_0 (buf_7_U_n_58),
        .\q0_reg[24]_0 (buf_7_U_n_59),
        .\q0_reg[25]_0 (buf_7_U_n_60),
        .\q0_reg[26]_0 (buf_7_U_n_61),
        .\q0_reg[27]_0 (buf_7_U_n_62),
        .\q0_reg[28]_0 (buf_7_U_n_63),
        .\q0_reg[29]_0 (buf_7_U_n_64),
        .\q0_reg[2]_0 (buf_7_U_n_37),
        .\q0_reg[30]_0 (buf_7_U_n_65),
        .\q0_reg[31]_0 (buf_7_U_n_66),
        .\q0_reg[3]_0 (buf_7_U_n_38),
        .\q0_reg[4]_0 (buf_7_U_n_39),
        .\q0_reg[5]_0 (buf_7_U_n_40),
        .\q0_reg[6]_0 (buf_7_U_n_41),
        .\q0_reg[7]_0 (buf_7_U_n_42),
        .\q0_reg[8]_0 (buf_7_U_n_43),
        .\q0_reg[9]_0 (buf_7_U_n_44),
        .trunc_ln158_reg_1078(trunc_ln158_reg_1078[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_12 buf_8_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O27(buf_8_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_8),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_13 buf_9_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .O28(buf_9_q0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_9),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_14 buf_U
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .E(buf_ce0),
        .ap_clk(ap_clk),
        .buf_address0(buf_address0),
        .buf_address1(buf_address1),
        .d1(d1),
        .p_0_in(p_0_in_0),
        .q0(buf_q0),
        .\q0_reg[19]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_10 
       (.I0(zext_ln156_reg_1065[12]),
        .I1(sub156_reg_1011[12]),
        .I2(sub156_reg_1011[14]),
        .I3(zext_ln156_reg_1065[14]),
        .I4(sub156_reg_1011[13]),
        .I5(zext_ln156_reg_1065[13]),
        .O(\cmp157_not_reg_1088[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_11 
       (.I0(zext_ln156_reg_1065[9]),
        .I1(sub156_reg_1011[9]),
        .I2(sub156_reg_1011[11]),
        .I3(zext_ln156_reg_1065[11]),
        .I4(sub156_reg_1011[10]),
        .I5(zext_ln156_reg_1065[10]),
        .O(\cmp157_not_reg_1088[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_12 
       (.I0(zext_ln156_reg_1065[6]),
        .I1(sub156_reg_1011[6]),
        .I2(sub156_reg_1011[8]),
        .I3(zext_ln156_reg_1065[8]),
        .I4(sub156_reg_1011[7]),
        .I5(zext_ln156_reg_1065[7]),
        .O(\cmp157_not_reg_1088[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_13 
       (.I0(zext_ln156_reg_1065[3]),
        .I1(sub156_reg_1011[3]),
        .I2(sub156_reg_1011[5]),
        .I3(zext_ln156_reg_1065[5]),
        .I4(sub156_reg_1011[4]),
        .I5(zext_ln156_reg_1065[4]),
        .O(\cmp157_not_reg_1088[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_14 
       (.I0(zext_ln156_reg_1065[0]),
        .I1(sub156_reg_1011[0]),
        .I2(sub156_reg_1011[2]),
        .I3(zext_ln156_reg_1065[2]),
        .I4(sub156_reg_1011[1]),
        .I5(zext_ln156_reg_1065[1]),
        .O(\cmp157_not_reg_1088[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp157_not_reg_1088[0]_i_3 
       (.I0(zext_ln156_reg_1065[30]),
        .I1(sub156_reg_1011[30]),
        .I2(sub156_reg_1011[31]),
        .O(\cmp157_not_reg_1088[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_4 
       (.I0(zext_ln156_reg_1065[27]),
        .I1(sub156_reg_1011[27]),
        .I2(sub156_reg_1011[29]),
        .I3(zext_ln156_reg_1065[29]),
        .I4(sub156_reg_1011[28]),
        .I5(zext_ln156_reg_1065[28]),
        .O(\cmp157_not_reg_1088[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_5 
       (.I0(zext_ln156_reg_1065[24]),
        .I1(sub156_reg_1011[24]),
        .I2(sub156_reg_1011[26]),
        .I3(zext_ln156_reg_1065[26]),
        .I4(sub156_reg_1011[25]),
        .I5(zext_ln156_reg_1065[25]),
        .O(\cmp157_not_reg_1088[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_7 
       (.I0(zext_ln156_reg_1065[21]),
        .I1(sub156_reg_1011[21]),
        .I2(sub156_reg_1011[23]),
        .I3(zext_ln156_reg_1065[23]),
        .I4(sub156_reg_1011[22]),
        .I5(zext_ln156_reg_1065[22]),
        .O(\cmp157_not_reg_1088[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_8 
       (.I0(zext_ln156_reg_1065[18]),
        .I1(sub156_reg_1011[18]),
        .I2(sub156_reg_1011[20]),
        .I3(zext_ln156_reg_1065[20]),
        .I4(sub156_reg_1011[19]),
        .I5(zext_ln156_reg_1065[19]),
        .O(\cmp157_not_reg_1088[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp157_not_reg_1088[0]_i_9 
       (.I0(zext_ln156_reg_1065[15]),
        .I1(sub156_reg_1011[15]),
        .I2(sub156_reg_1011[17]),
        .I3(zext_ln156_reg_1065[17]),
        .I4(sub156_reg_1011[16]),
        .I5(zext_ln156_reg_1065[16]),
        .O(\cmp157_not_reg_1088[0]_i_9_n_3 ));
  FDRE \cmp157_not_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(cmp157_not_fu_878_p2),
        .Q(cmp157_not_reg_1088),
        .R(1'b0));
  CARRY4 \cmp157_not_reg_1088_reg[0]_i_1 
       (.CI(\cmp157_not_reg_1088_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp157_not_reg_1088_reg[0]_i_1_CO_UNCONNECTED [3],cmp157_not_fu_878_p2,\cmp157_not_reg_1088_reg[0]_i_1_n_5 ,\cmp157_not_reg_1088_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp157_not_reg_1088_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp157_not_reg_1088[0]_i_3_n_3 ,\cmp157_not_reg_1088[0]_i_4_n_3 ,\cmp157_not_reg_1088[0]_i_5_n_3 }));
  CARRY4 \cmp157_not_reg_1088_reg[0]_i_2 
       (.CI(\cmp157_not_reg_1088_reg[0]_i_6_n_3 ),
        .CO({\cmp157_not_reg_1088_reg[0]_i_2_n_3 ,\cmp157_not_reg_1088_reg[0]_i_2_n_4 ,\cmp157_not_reg_1088_reg[0]_i_2_n_5 ,\cmp157_not_reg_1088_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp157_not_reg_1088_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp157_not_reg_1088[0]_i_7_n_3 ,\cmp157_not_reg_1088[0]_i_8_n_3 ,\cmp157_not_reg_1088[0]_i_9_n_3 ,\cmp157_not_reg_1088[0]_i_10_n_3 }));
  CARRY4 \cmp157_not_reg_1088_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp157_not_reg_1088_reg[0]_i_6_n_3 ,\cmp157_not_reg_1088_reg[0]_i_6_n_4 ,\cmp157_not_reg_1088_reg[0]_i_6_n_5 ,\cmp157_not_reg_1088_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp157_not_reg_1088_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp157_not_reg_1088[0]_i_11_n_3 ,\cmp157_not_reg_1088[0]_i_12_n_3 ,\cmp157_not_reg_1088[0]_i_13_n_3 ,\cmp157_not_reg_1088[0]_i_14_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1 grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536
       (.D(ap_NS_fsm[10:9]),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[49] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_3),
        .\ap_CS_fsm_reg[8] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address1(buf_address1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_12),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_11),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565
       (.\B_V_data_1_state_reg[1] (regslice_both_out_r_U_n_6),
        .\B_V_data_1_state_reg[1]_0 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_4),
        .CO(icmp_ln157_fu_844_p2),
        .D({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address0,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_4,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_5,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_6,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_7}),
        .E(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_9),
        .O35(acc_q0),
        .Q(IFMCH_curr),
        .\acc_addr_reg_271_reg[4]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[4:3],grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[0]}),
        .address1(address1[2:1]),
        .\ap_CS_fsm_reg[47] (acc_ce0),
        .\ap_CS_fsm_reg[47]_0 (ap_NS_fsm[48:47]),
        .\ap_CS_fsm_reg[47]_i_2 ({\indvar_flatten6_reg_514_reg_n_3_[31] ,\indvar_flatten6_reg_514_reg_n_3_[30] ,\indvar_flatten6_reg_514_reg_n_3_[29] ,\indvar_flatten6_reg_514_reg_n_3_[28] ,\indvar_flatten6_reg_514_reg_n_3_[27] ,\indvar_flatten6_reg_514_reg_n_3_[26] ,\indvar_flatten6_reg_514_reg_n_3_[25] ,\indvar_flatten6_reg_514_reg_n_3_[24] ,\indvar_flatten6_reg_514_reg_n_3_[23] ,\indvar_flatten6_reg_514_reg_n_3_[22] ,\indvar_flatten6_reg_514_reg_n_3_[21] ,\indvar_flatten6_reg_514_reg_n_3_[20] ,\indvar_flatten6_reg_514_reg_n_3_[19] ,\indvar_flatten6_reg_514_reg_n_3_[18] ,\indvar_flatten6_reg_514_reg_n_3_[17] ,\indvar_flatten6_reg_514_reg_n_3_[16] ,\indvar_flatten6_reg_514_reg_n_3_[15] ,\indvar_flatten6_reg_514_reg_n_3_[14] ,\indvar_flatten6_reg_514_reg_n_3_[13] ,\indvar_flatten6_reg_514_reg_n_3_[12] ,\indvar_flatten6_reg_514_reg_n_3_[11] ,\indvar_flatten6_reg_514_reg_n_3_[10] ,\indvar_flatten6_reg_514_reg_n_3_[9] ,\indvar_flatten6_reg_514_reg_n_3_[8] ,\indvar_flatten6_reg_514_reg_n_3_[7] ,\indvar_flatten6_reg_514_reg_n_3_[6] ,\indvar_flatten6_reg_514_reg_n_3_[5] ,\indvar_flatten6_reg_514_reg_n_3_[4] ,\indvar_flatten6_reg_514_reg_n_3_[3] ,\indvar_flatten6_reg_514_reg_n_3_[2] ,\indvar_flatten6_reg_514_reg_n_3_[1] ,\indvar_flatten6_reg_514_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[47]_i_2_0 (tmp_5_reg_1027),
        .\ap_CS_fsm_reg[50] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_8),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_52),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address0(buf_address0[2:1]),
        .\ch_1_fu_60_reg[5]_i_4 (tmp_3_reg_1022),
        .d1({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_15,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_16,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_17,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_18,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_19,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_20,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_21,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_22,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_23,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_24,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_25,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_26,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_27,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_28,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_29,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_30,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_31,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_32,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_33,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_34,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_35,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_36,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_37,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_38,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_39,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_40,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_41,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_42,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_43,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_44,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_45,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_46}),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .in_r_TREADY_int_regslice(in_r_TREADY_int_regslice),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\q0_reg[0] (acc_U_n_3),
        .\q0_reg[31] (acc_U_n_11),
        .\q0_reg[31]_0 (acc_U_n_24),
        .\q0_reg[31]_1 (acc_U_n_19),
        .\q0_reg[31]_2 (acc_U_n_18),
        .\q0_reg[31]_3 (acc_U_n_12),
        .\q0_reg[31]_4 (acc_U_n_17),
        .\q0_reg[31]_5 (acc_U_n_8),
        .\q0_reg[31]_6 (acc_U_n_10),
        .\q0_reg[31]_7 (acc_U_n_23),
        .\q0_reg[31]_8 (acc_U_n_14),
        .ram_reg_0_31_0_0_i_2(regslice_both_out_r_U_n_7),
        .ram_reg_0_31_0_0_i_2_0(ap_NS_fsm[10]),
        .ram_reg_0_31_0_0_i_4_0(acc_U_n_5),
        .ram_reg_0_31_0_0_i_5_0({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ram_reg_0_31_0_0_i_5_1(acc_U_n_7),
        .ram_reg_0_31_0_0_i_5_2(acc_U_n_9),
        .\valIn_data_reg_265_reg[31]_0 (in_r_TDATA_int_regslice[31:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_52),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10 grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603
       (.ADDRC({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_68,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_69}),
        .CO(p_0_in_17),
        .D({ap_NS_fsm[49],ap_NS_fsm[46]}),
        .E(ap_NS_fsm12_out),
        .Q({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state46,ap_CS_fsm_state24,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state10}),
        .SR(indvar_flatten6_reg_514),
        .\acc_load_reg_674_reg[31]_0 (acc_q1),
        .address1(address1[4:3]),
        .\ap_CS_fsm_reg[51]_i_4 (indvar_flatten20_fu_230),
        .\ap_CS_fsm_reg[51]_i_4_0 (mul_ln154_1_reg_1037),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address0(buf_address0),
        .\ch_fu_108_reg[0]_0 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_28),
        .d1(d1),
        .dout_tmp(\sparsemux_33_4_32_1_1_U24/dout_tmp ),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_66,grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_67}),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_70),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0),
        .\indvar_flatten20_fu_230_reg[60] (icmp_ln155_fu_778_p2),
        .p_0_in(p_0_in_15),
        .p_0_in_0(p_0_in_14),
        .p_0_in_1(p_0_in_13),
        .p_0_in_10(p_0_in_4),
        .p_0_in_11(p_0_in_3),
        .p_0_in_12(p_0_in_2),
        .p_0_in_13(p_0_in_1),
        .p_0_in_14(p_0_in_0),
        .p_0_in_2(p_0_in_12),
        .p_0_in_3(p_0_in_11),
        .p_0_in_4(p_0_in_10),
        .p_0_in_5(p_0_in_9),
        .p_0_in_6(p_0_in_8),
        .p_0_in_7(p_0_in_7),
        .p_0_in_8(p_0_in_6),
        .p_0_in_9(p_0_in_5),
        .\q0_reg[25] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_12),
        .\q0_reg[25]_0 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_16),
        .\q0_reg[25]_1 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_17),
        .\q0_reg[25]_10 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_24),
        .\q0_reg[25]_11 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_25),
        .\q0_reg[25]_12 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_26),
        .\q0_reg[25]_13 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_27),
        .\q0_reg[25]_14 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_28),
        .\q0_reg[25]_15 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_29),
        .\q0_reg[25]_2 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_18),
        .\q0_reg[25]_3 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_19),
        .\q0_reg[25]_4 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_20),
        .\q0_reg[25]_5 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_21),
        .\q0_reg[25]_6 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_22),
        .\q0_reg[25]_7 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_23),
        .\q0_reg[25]_8 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_11),
        .\q0_reg[25]_9 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_13),
        .\q0_reg[31] (acc_U_n_7),
        .\q0_reg[31]_0 (acc_U_n_9),
        .\q0_reg[31]_1 (acc_U_n_13),
        .\q0_reg[31]_2 (acc_U_n_20),
        .\q0_reg[31]_3 (acc_U_n_22),
        .\q0_reg[7] (outch_fu_140),
        .ram_reg_0_31_0_0_i_7({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[4:3],grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[0]}),
        .ram_reg_0_31_0_5_i_1_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_12),
        .trunc_ln158_reg_1078(trunc_ln158_reg_1078));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_70),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574
       (.\B_V_data_1_payload_A_reg[0] (regslice_both_out_r_U_n_6),
        .\B_V_data_1_payload_A_reg[32] ({in_r_TDATA_int_regslice[32],in_r_TDATA_int_regslice[30:0]}),
        .\B_V_data_1_payload_A_reg[32]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA[32],grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA[30:0]}),
        .CO(p_0_in_17),
        .D({ap_NS_fsm[50],ap_NS_fsm[45]}),
        .E(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_9),
        .O20(buf_1_q0),
        .O21(buf_2_q0),
        .O22(buf_3_q0),
        .O23(buf_4_q0),
        .O24(buf_5_q0),
        .O25(buf_6_q0),
        .O26(buf_7_q0),
        .O27(buf_8_q0),
        .O28(buf_9_q0),
        .O29(buf_10_q0),
        .O30(buf_11_q0),
        .O31(buf_12_q0),
        .O32(buf_13_q0),
        .O33(buf_14_q0),
        .O34(buf_15_q0),
        .Q(mul_ln154_reg_1032),
        .ack_in(out_r_TREADY_int_regslice),
        .address1(address1[0]),
        .\ap_CS_fsm_reg[45] ({ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state45,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\ap_CS_fsm_reg[46] (ap_NS_fsm14_out),
        .\ap_CS_fsm_reg[47] (acc_ce1),
        .\ap_CS_fsm_reg[50] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_11),
        .\ap_CS_fsm_reg[50]_0 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_13),
        .\ap_CS_fsm_reg[50]_1 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_16),
        .\ap_CS_fsm_reg[50]_10 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_25),
        .\ap_CS_fsm_reg[50]_11 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_26),
        .\ap_CS_fsm_reg[50]_12 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_27),
        .\ap_CS_fsm_reg[50]_13 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_28),
        .\ap_CS_fsm_reg[50]_14 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_29),
        .\ap_CS_fsm_reg[50]_15 (buf_ce0),
        .\ap_CS_fsm_reg[50]_2 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_17),
        .\ap_CS_fsm_reg[50]_3 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_18),
        .\ap_CS_fsm_reg[50]_4 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_19),
        .\ap_CS_fsm_reg[50]_5 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_20),
        .\ap_CS_fsm_reg[50]_6 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_21),
        .\ap_CS_fsm_reg[50]_7 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_22),
        .\ap_CS_fsm_reg[50]_8 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_23),
        .\ap_CS_fsm_reg[50]_9 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_24),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_68),
        .ap_enable_reg_pp0_iter2_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_12),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_66),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp157_not_reg_1088(cmp157_not_reg_1088),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1),
        .\num_img_fu_226_reg[0] (icmp_ln157_fu_844_p2),
        .\outch_fu_140_reg[4]_0 (outch_fu_140),
        .\outch_fu_140_reg[4]_1 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0),
        .\outch_fu_140_reg[5]_i_6_0 (IFMCH_curr),
        .p_0_in(p_0_in_16),
        .q0(buf_q0),
        .\q0_reg[31] (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_n_8),
        .\q0_reg[31]_0 (acc_U_n_15),
        .\q0_reg[31]_1 (acc_U_n_6),
        .\q0_reg[31]_2 (acc_U_n_10),
        .\q0_reg[31]_3 (acc_U_n_21),
        .\q0_reg[31]_4 (acc_U_n_16),
        .\q1_reg[31] (acc_U_n_4),
        .\q1_reg[31]_0 (acc_U_n_5),
        .\q1_reg[31]_1 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_3),
        .ram_reg_0_31_0_0_i_3_0(acc_U_n_25),
        .ram_reg_0_31_0_0_i_3_1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_n_28),
        .ram_reg_0_31_0_5_i_1__8(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_n_12),
        .select_ln155_1_reg_1055(select_ln155_1_reg_1055),
        .\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 ({out_r_TDATA_int_regslice[32],out_r_TDATA_int_regslice[30:0]}),
        .\valOut_last_reg_912_reg[0]_i_2_0 (sub162_reg_1017),
        .\valOut_last_reg_912_reg[0]_i_3_0 (sub156_reg_1011));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_68),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13 grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556
       (.D({ap_NS_fsm[51],ap_NS_fsm[43]}),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state46,ap_CS_fsm_state44,ap_CS_fsm_state43}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[43] (regslice_both_out_r_U_n_3),
        .\ap_CS_fsm_reg[51] (icmp_ln155_fu_778_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_4),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_8),
        .\i_fu_32_reg[31]_i_4 (KER_bound_reg_1000),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\in_r_read_reg_90_reg[63]_0 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA),
        .\in_r_read_reg_90_reg[63]_1 (in_r_TDATA_int_regslice),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_8),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00AA03AA00AA00AA)) 
    \icmp_ln153_reg_938[0]_i_1 
       (.I0(\icmp_ln153_reg_938_reg_n_3_[0] ),
        .I1(mul_31ns_32ns_63_2_1_U69_n_3),
        .I2(valIn_data_reg_901[1]),
        .I3(ap_CS_fsm_state9),
        .I4(valIn_data_reg_901[0]),
        .I5(mul_31ns_32ns_63_2_1_U69_n_4),
        .O(\icmp_ln153_reg_938[0]_i_1_n_3 ));
  FDRE \icmp_ln153_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_938[0]_i_1_n_3 ),
        .Q(\icmp_ln153_reg_938_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[0]),
        .Q(indvar_flatten20_fu_230[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[10]),
        .Q(indvar_flatten20_fu_230[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[11]),
        .Q(indvar_flatten20_fu_230[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[12]),
        .Q(indvar_flatten20_fu_230[12]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[13]),
        .Q(indvar_flatten20_fu_230[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[14]),
        .Q(indvar_flatten20_fu_230[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[15]),
        .Q(indvar_flatten20_fu_230[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[16]),
        .Q(indvar_flatten20_fu_230[16]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[17]),
        .Q(indvar_flatten20_fu_230[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[18]),
        .Q(indvar_flatten20_fu_230[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[19]),
        .Q(indvar_flatten20_fu_230[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[1]),
        .Q(indvar_flatten20_fu_230[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[20]),
        .Q(indvar_flatten20_fu_230[20]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[21]),
        .Q(indvar_flatten20_fu_230[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[22]),
        .Q(indvar_flatten20_fu_230[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[23]),
        .Q(indvar_flatten20_fu_230[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[24]),
        .Q(indvar_flatten20_fu_230[24]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[25]),
        .Q(indvar_flatten20_fu_230[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[26]),
        .Q(indvar_flatten20_fu_230[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[27]),
        .Q(indvar_flatten20_fu_230[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[28]),
        .Q(indvar_flatten20_fu_230[28]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[29]),
        .Q(indvar_flatten20_fu_230[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[2]),
        .Q(indvar_flatten20_fu_230[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[30]),
        .Q(indvar_flatten20_fu_230[30]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[31]),
        .Q(indvar_flatten20_fu_230[31]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[32]),
        .Q(indvar_flatten20_fu_230[32]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[33]),
        .Q(indvar_flatten20_fu_230[33]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[34]),
        .Q(indvar_flatten20_fu_230[34]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[35]),
        .Q(indvar_flatten20_fu_230[35]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[36]),
        .Q(indvar_flatten20_fu_230[36]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[37]),
        .Q(indvar_flatten20_fu_230[37]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[38]),
        .Q(indvar_flatten20_fu_230[38]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[39]),
        .Q(indvar_flatten20_fu_230[39]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[3]),
        .Q(indvar_flatten20_fu_230[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[40]),
        .Q(indvar_flatten20_fu_230[40]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[41]),
        .Q(indvar_flatten20_fu_230[41]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[42]),
        .Q(indvar_flatten20_fu_230[42]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[43]),
        .Q(indvar_flatten20_fu_230[43]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[44]),
        .Q(indvar_flatten20_fu_230[44]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[45]),
        .Q(indvar_flatten20_fu_230[45]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[46]),
        .Q(indvar_flatten20_fu_230[46]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[47]),
        .Q(indvar_flatten20_fu_230[47]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[48]),
        .Q(indvar_flatten20_fu_230[48]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[49]),
        .Q(indvar_flatten20_fu_230[49]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[4]),
        .Q(indvar_flatten20_fu_230[4]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[50]),
        .Q(indvar_flatten20_fu_230[50]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[51]),
        .Q(indvar_flatten20_fu_230[51]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[52]),
        .Q(indvar_flatten20_fu_230[52]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[53]),
        .Q(indvar_flatten20_fu_230[53]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[54]),
        .Q(indvar_flatten20_fu_230[54]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[55]),
        .Q(indvar_flatten20_fu_230[55]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[56]),
        .Q(indvar_flatten20_fu_230[56]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[57]),
        .Q(indvar_flatten20_fu_230[57]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[58]),
        .Q(indvar_flatten20_fu_230[58]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[59]),
        .Q(indvar_flatten20_fu_230[59]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[5]),
        .Q(indvar_flatten20_fu_230[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[60]),
        .Q(indvar_flatten20_fu_230[60]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[61]),
        .Q(indvar_flatten20_fu_230[61]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[62]),
        .Q(indvar_flatten20_fu_230[62]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[6]),
        .Q(indvar_flatten20_fu_230[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[7]),
        .Q(indvar_flatten20_fu_230[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[8]),
        .Q(indvar_flatten20_fu_230[8]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_230_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1045[9]),
        .Q(indvar_flatten20_fu_230[9]),
        .R(ap_NS_fsm[44]));
  FDRE \indvar_flatten6_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[0]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[0] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[10]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[10] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[11]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[11] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[12]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[12] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[13]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[13] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[14]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[14] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[15]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[15] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[16]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[16] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[17]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[17] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[18]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[18] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[19]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[19] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[1]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[1] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[20]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[20] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[21]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[21] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[22]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[22] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[23]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[23] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[24]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[24] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[25]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[25] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[26]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[26] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[27]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[27] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[28]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[28] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[29]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[29] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[2]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[2] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[30]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[30] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[31]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[31] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[3]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[3] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[4]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[4] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[5]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[5] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[6]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[6] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[7]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[7] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[8]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[8] ),
        .R(indvar_flatten6_reg_514));
  FDRE \indvar_flatten6_reg_514_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1073[9]),
        .Q(\indvar_flatten6_reg_514_reg_n_3_[9] ),
        .R(indvar_flatten6_reg_514));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_31ns_32ns_63_2_1 mul_31ns_32ns_63_2_1_U69
       (.D({buff0_reg__1,mul_31ns_32ns_63_2_1_U69_n_52,mul_31ns_32ns_63_2_1_U69_n_53,mul_31ns_32ns_63_2_1_U69_n_54,mul_31ns_32ns_63_2_1_U69_n_55,mul_31ns_32ns_63_2_1_U69_n_56,mul_31ns_32ns_63_2_1_U69_n_57,mul_31ns_32ns_63_2_1_U69_n_58,mul_31ns_32ns_63_2_1_U69_n_59,mul_31ns_32ns_63_2_1_U69_n_60,mul_31ns_32ns_63_2_1_U69_n_61,mul_31ns_32ns_63_2_1_U69_n_62,mul_31ns_32ns_63_2_1_U69_n_63,mul_31ns_32ns_63_2_1_U69_n_64,mul_31ns_32ns_63_2_1_U69_n_65,mul_31ns_32ns_63_2_1_U69_n_66,mul_31ns_32ns_63_2_1_U69_n_67}),
        .IFMCH_curr0(IFMCH_curr0),
        .\IFMCH_curr[31]_i_5_0 (valIn_data_reg_901[31:2]),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .tmp_product_0(in_r_TDATA_int_regslice[31:0]),
        .\valIn_data_reg_901_reg[15] (mul_31ns_32ns_63_2_1_U69_n_4),
        .\valIn_data_reg_901_reg[23] (mul_31ns_32ns_63_2_1_U69_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32ns_31ns_63_2_1 mul_32ns_31ns_63_2_1_U70
       (.D({buff0_reg__1_18,mul_32ns_31ns_63_2_1_U70_n_50,mul_32ns_31ns_63_2_1_U70_n_51,mul_32ns_31ns_63_2_1_U70_n_52,mul_32ns_31ns_63_2_1_U70_n_53,mul_32ns_31ns_63_2_1_U70_n_54,mul_32ns_31ns_63_2_1_U70_n_55,mul_32ns_31ns_63_2_1_U70_n_56,mul_32ns_31ns_63_2_1_U70_n_57,mul_32ns_31ns_63_2_1_U70_n_58,mul_32ns_31ns_63_2_1_U70_n_59,mul_32ns_31ns_63_2_1_U70_n_60,mul_32ns_31ns_63_2_1_U70_n_61,mul_32ns_31ns_63_2_1_U70_n_62,mul_32ns_31ns_63_2_1_U70_n_63,mul_32ns_31ns_63_2_1_U70_n_64,mul_32ns_31ns_63_2_1_U70_n_65}),
        .IFMCH_curr0(IFMCH_curr0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .buff0_reg_0(in_r_TDATA_int_regslice[31:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U71
       (.D(KER_size_0_fu_682_p2),
        .\KER_size_0_reg_942[31]_i_31_0 (valIn_data_2_reg_913),
        .Q(valIn_data_4_reg_924));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1_15 mul_32s_32s_32_1_1_U72
       (.D(KER_size_1_fu_734_p2),
        .\KER_size_1_reg_995[31]_i_31_0 (valIn_data_2_reg_913),
        .Q(KER_size_0_reg_942));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1_16 mul_32s_32s_32_1_1_U73
       (.D(KER_bound_fu_738_p2),
        .\KER_bound_reg_1000[31]_i_31_0 (valIn_data_3_reg_919),
        .Q(KER_size_1_reg_995));
  FDRE \mul_ln154_1_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_65),
        .Q(mul_ln154_1_reg_1037[0]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_55),
        .Q(mul_ln154_1_reg_1037[10]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_54),
        .Q(mul_ln154_1_reg_1037[11]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_53),
        .Q(mul_ln154_1_reg_1037[12]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_52),
        .Q(mul_ln154_1_reg_1037[13]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_51),
        .Q(mul_ln154_1_reg_1037[14]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_50),
        .Q(mul_ln154_1_reg_1037[15]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[16]),
        .Q(mul_ln154_1_reg_1037[16]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[17]),
        .Q(mul_ln154_1_reg_1037[17]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[18]),
        .Q(mul_ln154_1_reg_1037[18]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[19]),
        .Q(mul_ln154_1_reg_1037[19]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_64),
        .Q(mul_ln154_1_reg_1037[1]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[20]),
        .Q(mul_ln154_1_reg_1037[20]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[21]),
        .Q(mul_ln154_1_reg_1037[21]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[22]),
        .Q(mul_ln154_1_reg_1037[22]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[23]),
        .Q(mul_ln154_1_reg_1037[23]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[24]),
        .Q(mul_ln154_1_reg_1037[24]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[25]),
        .Q(mul_ln154_1_reg_1037[25]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[26]),
        .Q(mul_ln154_1_reg_1037[26]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[27]),
        .Q(mul_ln154_1_reg_1037[27]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[28]),
        .Q(mul_ln154_1_reg_1037[28]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[29]),
        .Q(mul_ln154_1_reg_1037[29]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_63),
        .Q(mul_ln154_1_reg_1037[2]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[30]),
        .Q(mul_ln154_1_reg_1037[30]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[31]),
        .Q(mul_ln154_1_reg_1037[31]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[32]),
        .Q(mul_ln154_1_reg_1037[32]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[33]),
        .Q(mul_ln154_1_reg_1037[33]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[34]),
        .Q(mul_ln154_1_reg_1037[34]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[35]),
        .Q(mul_ln154_1_reg_1037[35]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[36]),
        .Q(mul_ln154_1_reg_1037[36]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[37]),
        .Q(mul_ln154_1_reg_1037[37]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[38]),
        .Q(mul_ln154_1_reg_1037[38]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[39]),
        .Q(mul_ln154_1_reg_1037[39]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_62),
        .Q(mul_ln154_1_reg_1037[3]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[40]),
        .Q(mul_ln154_1_reg_1037[40]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[41]),
        .Q(mul_ln154_1_reg_1037[41]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[42]),
        .Q(mul_ln154_1_reg_1037[42]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[43]),
        .Q(mul_ln154_1_reg_1037[43]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[44]),
        .Q(mul_ln154_1_reg_1037[44]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[45]),
        .Q(mul_ln154_1_reg_1037[45]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[46]),
        .Q(mul_ln154_1_reg_1037[46]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[47]),
        .Q(mul_ln154_1_reg_1037[47]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[48]),
        .Q(mul_ln154_1_reg_1037[48]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[49]),
        .Q(mul_ln154_1_reg_1037[49]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_61),
        .Q(mul_ln154_1_reg_1037[4]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[50]),
        .Q(mul_ln154_1_reg_1037[50]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[51]),
        .Q(mul_ln154_1_reg_1037[51]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[52]),
        .Q(mul_ln154_1_reg_1037[52]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[53]),
        .Q(mul_ln154_1_reg_1037[53]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[54]),
        .Q(mul_ln154_1_reg_1037[54]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[55]),
        .Q(mul_ln154_1_reg_1037[55]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[56]),
        .Q(mul_ln154_1_reg_1037[56]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[57]),
        .Q(mul_ln154_1_reg_1037[57]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[58]),
        .Q(mul_ln154_1_reg_1037[58]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[59]),
        .Q(mul_ln154_1_reg_1037[59]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_60),
        .Q(mul_ln154_1_reg_1037[5]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[60]),
        .Q(mul_ln154_1_reg_1037[60]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[61]),
        .Q(mul_ln154_1_reg_1037[61]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1_18[62]),
        .Q(mul_ln154_1_reg_1037[62]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_59),
        .Q(mul_ln154_1_reg_1037[6]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_58),
        .Q(mul_ln154_1_reg_1037[7]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_57),
        .Q(mul_ln154_1_reg_1037[8]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1037_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_32ns_31ns_63_2_1_U70_n_56),
        .Q(mul_ln154_1_reg_1037[9]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_67),
        .Q(mul_ln154_reg_1032[0]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_57),
        .Q(mul_ln154_reg_1032[10]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_56),
        .Q(mul_ln154_reg_1032[11]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_55),
        .Q(mul_ln154_reg_1032[12]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_54),
        .Q(mul_ln154_reg_1032[13]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_53),
        .Q(mul_ln154_reg_1032[14]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_52),
        .Q(mul_ln154_reg_1032[15]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[16]),
        .Q(mul_ln154_reg_1032[16]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[17]),
        .Q(mul_ln154_reg_1032[17]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[18]),
        .Q(mul_ln154_reg_1032[18]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[19]),
        .Q(mul_ln154_reg_1032[19]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_66),
        .Q(mul_ln154_reg_1032[1]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[20]),
        .Q(mul_ln154_reg_1032[20]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[21]),
        .Q(mul_ln154_reg_1032[21]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[22]),
        .Q(mul_ln154_reg_1032[22]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[23]),
        .Q(mul_ln154_reg_1032[23]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[24]),
        .Q(mul_ln154_reg_1032[24]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[25]),
        .Q(mul_ln154_reg_1032[25]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[26]),
        .Q(mul_ln154_reg_1032[26]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[27]),
        .Q(mul_ln154_reg_1032[27]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[28]),
        .Q(mul_ln154_reg_1032[28]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[29]),
        .Q(mul_ln154_reg_1032[29]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_65),
        .Q(mul_ln154_reg_1032[2]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[30]),
        .Q(mul_ln154_reg_1032[30]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[31]),
        .Q(mul_ln154_reg_1032[31]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[32]),
        .Q(mul_ln154_reg_1032[32]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[33]),
        .Q(mul_ln154_reg_1032[33]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[34]),
        .Q(mul_ln154_reg_1032[34]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[35]),
        .Q(mul_ln154_reg_1032[35]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[36]),
        .Q(mul_ln154_reg_1032[36]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[37]),
        .Q(mul_ln154_reg_1032[37]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[38]),
        .Q(mul_ln154_reg_1032[38]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[39]),
        .Q(mul_ln154_reg_1032[39]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_64),
        .Q(mul_ln154_reg_1032[3]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[40]),
        .Q(mul_ln154_reg_1032[40]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[41]),
        .Q(mul_ln154_reg_1032[41]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[42]),
        .Q(mul_ln154_reg_1032[42]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[43]),
        .Q(mul_ln154_reg_1032[43]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[44]),
        .Q(mul_ln154_reg_1032[44]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[45]),
        .Q(mul_ln154_reg_1032[45]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[46]),
        .Q(mul_ln154_reg_1032[46]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[47]),
        .Q(mul_ln154_reg_1032[47]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[48]),
        .Q(mul_ln154_reg_1032[48]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[49]),
        .Q(mul_ln154_reg_1032[49]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_63),
        .Q(mul_ln154_reg_1032[4]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[50]),
        .Q(mul_ln154_reg_1032[50]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[51]),
        .Q(mul_ln154_reg_1032[51]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[52]),
        .Q(mul_ln154_reg_1032[52]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[53]),
        .Q(mul_ln154_reg_1032[53]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[54]),
        .Q(mul_ln154_reg_1032[54]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[55]),
        .Q(mul_ln154_reg_1032[55]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[56]),
        .Q(mul_ln154_reg_1032[56]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[57]),
        .Q(mul_ln154_reg_1032[57]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[58]),
        .Q(mul_ln154_reg_1032[58]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[59]),
        .Q(mul_ln154_reg_1032[59]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_62),
        .Q(mul_ln154_reg_1032[5]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[60]),
        .Q(mul_ln154_reg_1032[60]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[61]),
        .Q(mul_ln154_reg_1032[61]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(buff0_reg__1[62]),
        .Q(mul_ln154_reg_1032[62]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_61),
        .Q(mul_ln154_reg_1032[6]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_60),
        .Q(mul_ln154_reg_1032[7]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_59),
        .Q(mul_ln154_reg_1032[8]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1032_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(mul_31ns_32ns_63_2_1_U69_n_58),
        .Q(mul_ln154_reg_1032[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[0]),
        .Q(num_img_fu_226[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[10]),
        .Q(num_img_fu_226[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[11]),
        .Q(num_img_fu_226[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[12]),
        .Q(num_img_fu_226[12]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[13]),
        .Q(num_img_fu_226[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[14]),
        .Q(num_img_fu_226[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[15]),
        .Q(num_img_fu_226[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[16]),
        .Q(num_img_fu_226[16]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[17]),
        .Q(num_img_fu_226[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[18]),
        .Q(num_img_fu_226[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[19]),
        .Q(num_img_fu_226[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[1]),
        .Q(num_img_fu_226[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[20]),
        .Q(num_img_fu_226[20]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[21]),
        .Q(num_img_fu_226[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[22]),
        .Q(num_img_fu_226[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[23]),
        .Q(num_img_fu_226[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[24]),
        .Q(num_img_fu_226[24]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[25]),
        .Q(num_img_fu_226[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[26]),
        .Q(num_img_fu_226[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[27]),
        .Q(num_img_fu_226[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[28]),
        .Q(num_img_fu_226[28]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[29]),
        .Q(num_img_fu_226[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[2]),
        .Q(num_img_fu_226[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[30]),
        .Q(num_img_fu_226[30]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[31]),
        .Q(num_img_fu_226[31]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[3]),
        .Q(num_img_fu_226[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[4]),
        .Q(num_img_fu_226[4]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[5]),
        .Q(num_img_fu_226[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[6]),
        .Q(num_img_fu_226[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[7]),
        .Q(num_img_fu_226[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[8]),
        .Q(num_img_fu_226[8]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_226_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1060[9]),
        .Q(num_img_fu_226[9]),
        .R(ap_NS_fsm[44]));
  FDRE \pool_out_bound_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[0]),
        .Q(pool_out_bound_reg_968[0]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[10]),
        .Q(pool_out_bound_reg_968[10]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[11]),
        .Q(pool_out_bound_reg_968[11]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[12]),
        .Q(pool_out_bound_reg_968[12]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[13]),
        .Q(pool_out_bound_reg_968[13]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[14]),
        .Q(pool_out_bound_reg_968[14]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[15]),
        .Q(pool_out_bound_reg_968[15]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[16]),
        .Q(pool_out_bound_reg_968[16]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[17]),
        .Q(pool_out_bound_reg_968[17]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[18]),
        .Q(pool_out_bound_reg_968[18]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[19]),
        .Q(pool_out_bound_reg_968[19]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[1]),
        .Q(pool_out_bound_reg_968[1]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[20]),
        .Q(pool_out_bound_reg_968[20]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[21]),
        .Q(pool_out_bound_reg_968[21]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[22]),
        .Q(pool_out_bound_reg_968[22]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[23]),
        .Q(pool_out_bound_reg_968[23]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[24]),
        .Q(pool_out_bound_reg_968[24]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[25]),
        .Q(pool_out_bound_reg_968[25]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[26]),
        .Q(pool_out_bound_reg_968[26]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[27]),
        .Q(pool_out_bound_reg_968[27]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[28]),
        .Q(pool_out_bound_reg_968[28]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[29]),
        .Q(pool_out_bound_reg_968[29]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[2]),
        .Q(pool_out_bound_reg_968[2]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[30]),
        .Q(pool_out_bound_reg_968[30]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[3]),
        .Q(pool_out_bound_reg_968[3]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[4]),
        .Q(pool_out_bound_reg_968[4]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[5]),
        .Q(pool_out_bound_reg_968[5]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[6]),
        .Q(pool_out_bound_reg_968[6]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[7]),
        .Q(pool_out_bound_reg_968[7]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[8]),
        .Q(pool_out_bound_reg_968[8]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_968_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(grp_fu_625_p0[9]),
        .Q(pool_out_bound_reg_968[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_regslice_both regslice_both_in_r_U
       (.\B_V_data_1_payload_A_reg[31]_0 (regslice_both_out_r_U_n_6),
        .\B_V_data_1_payload_A_reg[31]_1 (grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_n_66),
        .\B_V_data_1_payload_A_reg[63]_0 ({grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA[63:33],grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_out_r_TDATA[31]}),
        .\B_V_data_1_payload_B_reg[63]_0 (in_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[0]_0 ({ap_NS_fsm[8],ap_NS_fsm[1]}),
        .\B_V_data_1_state_reg[1]_0 (in_r_TREADY),
        .D({out_r_TDATA_int_regslice[63:33],out_r_TDATA_int_regslice[31]}),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm[1]_i_3_0 (acc_U_n_10),
        .\ap_CS_fsm_reg[5] (regslice_both_in_r_U_n_38),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TREADY_int_regslice(in_r_TREADY_int_regslice),
        .in_r_TVALID(in_r_TVALID),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_regslice_both_17 regslice_both_out_r_U
       (.\B_V_data_1_payload_A_reg[31]_0 (regslice_both_in_r_U_n_38),
        .\B_V_data_1_payload_A_reg[63]_0 (out_r_TDATA_int_regslice),
        .B_V_data_1_sel_wr_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_n_7),
        .\B_V_data_1_state_reg[0]_0 (out_r_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_out_r_U_n_3),
        .D({ap_NS_fsm[7:2],ap_NS_fsm[0]}),
        .E(IFMCH_curr0),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state44,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[7] (regslice_both_out_r_U_n_6),
        .\ap_CS_fsm_reg[8] (regslice_both_out_r_U_n_7),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk),
        .tmp_product(mul_31ns_32ns_63_2_1_U69_n_4),
        .tmp_product_0(valIn_data_reg_901[1:0]),
        .tmp_product_1(mul_31ns_32ns_63_2_1_U69_n_3));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln155_1_reg_1055[0]_i_1 
       (.I0(cmp155_not_mid1_fu_814_p2),
        .I1(p_0_in0_out),
        .I2(cmp155_not29_fu_819_p2),
        .O(select_ln155_1_fu_824_p3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_10 
       (.I0(num_img_fu_226[27]),
        .I1(sub_reg_1005[27]),
        .I2(sub_reg_1005[29]),
        .I3(num_img_fu_226[29]),
        .I4(sub_reg_1005[28]),
        .I5(num_img_fu_226[28]),
        .O(\select_ln155_1_reg_1055[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_11 
       (.I0(num_img_fu_226[24]),
        .I1(sub_reg_1005[24]),
        .I2(sub_reg_1005[26]),
        .I3(num_img_fu_226[26]),
        .I4(sub_reg_1005[25]),
        .I5(num_img_fu_226[25]),
        .O(\select_ln155_1_reg_1055[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_13 
       (.I0(add_ln155_1_fu_808_p2[21]),
        .I1(sub_reg_1005[21]),
        .I2(sub_reg_1005[23]),
        .I3(add_ln155_1_fu_808_p2[23]),
        .I4(sub_reg_1005[22]),
        .I5(add_ln155_1_fu_808_p2[22]),
        .O(\select_ln155_1_reg_1055[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_14 
       (.I0(add_ln155_1_fu_808_p2[18]),
        .I1(sub_reg_1005[18]),
        .I2(sub_reg_1005[20]),
        .I3(add_ln155_1_fu_808_p2[20]),
        .I4(sub_reg_1005[19]),
        .I5(add_ln155_1_fu_808_p2[19]),
        .O(\select_ln155_1_reg_1055[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_15 
       (.I0(add_ln155_1_fu_808_p2[15]),
        .I1(sub_reg_1005[15]),
        .I2(sub_reg_1005[17]),
        .I3(add_ln155_1_fu_808_p2[17]),
        .I4(sub_reg_1005[16]),
        .I5(add_ln155_1_fu_808_p2[16]),
        .O(\select_ln155_1_reg_1055[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_16 
       (.I0(add_ln155_1_fu_808_p2[12]),
        .I1(sub_reg_1005[12]),
        .I2(sub_reg_1005[14]),
        .I3(add_ln155_1_fu_808_p2[14]),
        .I4(sub_reg_1005[13]),
        .I5(add_ln155_1_fu_808_p2[13]),
        .O(\select_ln155_1_reg_1055[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_18 
       (.I0(num_img_fu_226[21]),
        .I1(sub_reg_1005[21]),
        .I2(sub_reg_1005[23]),
        .I3(num_img_fu_226[23]),
        .I4(sub_reg_1005[22]),
        .I5(num_img_fu_226[22]),
        .O(\select_ln155_1_reg_1055[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_19 
       (.I0(num_img_fu_226[18]),
        .I1(sub_reg_1005[18]),
        .I2(sub_reg_1005[20]),
        .I3(num_img_fu_226[20]),
        .I4(sub_reg_1005[19]),
        .I5(num_img_fu_226[19]),
        .O(\select_ln155_1_reg_1055[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_20 
       (.I0(num_img_fu_226[15]),
        .I1(sub_reg_1005[15]),
        .I2(sub_reg_1005[17]),
        .I3(num_img_fu_226[17]),
        .I4(sub_reg_1005[16]),
        .I5(num_img_fu_226[16]),
        .O(\select_ln155_1_reg_1055[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_21 
       (.I0(num_img_fu_226[12]),
        .I1(sub_reg_1005[12]),
        .I2(sub_reg_1005[14]),
        .I3(num_img_fu_226[14]),
        .I4(sub_reg_1005[13]),
        .I5(num_img_fu_226[13]),
        .O(\select_ln155_1_reg_1055[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_22 
       (.I0(add_ln155_1_fu_808_p2[9]),
        .I1(sub_reg_1005[9]),
        .I2(sub_reg_1005[11]),
        .I3(add_ln155_1_fu_808_p2[11]),
        .I4(sub_reg_1005[10]),
        .I5(add_ln155_1_fu_808_p2[10]),
        .O(\select_ln155_1_reg_1055[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_23 
       (.I0(add_ln155_1_fu_808_p2[6]),
        .I1(sub_reg_1005[6]),
        .I2(sub_reg_1005[8]),
        .I3(add_ln155_1_fu_808_p2[8]),
        .I4(sub_reg_1005[7]),
        .I5(add_ln155_1_fu_808_p2[7]),
        .O(\select_ln155_1_reg_1055[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_24 
       (.I0(add_ln155_1_fu_808_p2[3]),
        .I1(sub_reg_1005[3]),
        .I2(sub_reg_1005[5]),
        .I3(add_ln155_1_fu_808_p2[5]),
        .I4(sub_reg_1005[4]),
        .I5(add_ln155_1_fu_808_p2[4]),
        .O(\select_ln155_1_reg_1055[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \select_ln155_1_reg_1055[0]_i_25 
       (.I0(sub_reg_1005[0]),
        .I1(num_img_fu_226[0]),
        .I2(sub_reg_1005[2]),
        .I3(add_ln155_1_fu_808_p2[2]),
        .I4(sub_reg_1005[1]),
        .I5(add_ln155_1_fu_808_p2[1]),
        .O(\select_ln155_1_reg_1055[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_26 
       (.I0(num_img_fu_226[9]),
        .I1(sub_reg_1005[9]),
        .I2(sub_reg_1005[11]),
        .I3(num_img_fu_226[11]),
        .I4(sub_reg_1005[10]),
        .I5(num_img_fu_226[10]),
        .O(\select_ln155_1_reg_1055[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_27 
       (.I0(num_img_fu_226[6]),
        .I1(sub_reg_1005[6]),
        .I2(sub_reg_1005[8]),
        .I3(num_img_fu_226[8]),
        .I4(sub_reg_1005[7]),
        .I5(num_img_fu_226[7]),
        .O(\select_ln155_1_reg_1055[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_28 
       (.I0(num_img_fu_226[3]),
        .I1(sub_reg_1005[3]),
        .I2(sub_reg_1005[5]),
        .I3(num_img_fu_226[5]),
        .I4(sub_reg_1005[4]),
        .I5(num_img_fu_226[4]),
        .O(\select_ln155_1_reg_1055[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_29 
       (.I0(num_img_fu_226[0]),
        .I1(sub_reg_1005[0]),
        .I2(sub_reg_1005[2]),
        .I3(num_img_fu_226[2]),
        .I4(sub_reg_1005[1]),
        .I5(num_img_fu_226[1]),
        .O(\select_ln155_1_reg_1055[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_1055[0]_i_5 
       (.I0(add_ln155_1_fu_808_p2[30]),
        .I1(sub_reg_1005[30]),
        .I2(add_ln155_1_fu_808_p2[31]),
        .I3(sub_reg_1005[31]),
        .O(\select_ln155_1_reg_1055[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_6 
       (.I0(add_ln155_1_fu_808_p2[27]),
        .I1(sub_reg_1005[27]),
        .I2(sub_reg_1005[29]),
        .I3(add_ln155_1_fu_808_p2[29]),
        .I4(sub_reg_1005[28]),
        .I5(add_ln155_1_fu_808_p2[28]),
        .O(\select_ln155_1_reg_1055[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1055[0]_i_7 
       (.I0(add_ln155_1_fu_808_p2[24]),
        .I1(sub_reg_1005[24]),
        .I2(sub_reg_1005[26]),
        .I3(add_ln155_1_fu_808_p2[26]),
        .I4(sub_reg_1005[25]),
        .I5(add_ln155_1_fu_808_p2[25]),
        .O(\select_ln155_1_reg_1055[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_1055[0]_i_9 
       (.I0(num_img_fu_226[30]),
        .I1(sub_reg_1005[30]),
        .I2(num_img_fu_226[31]),
        .I3(sub_reg_1005[31]),
        .O(\select_ln155_1_reg_1055[0]_i_9_n_3 ));
  FDRE \select_ln155_1_reg_1055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_1_fu_824_p3),
        .Q(select_ln155_1_reg_1055),
        .R(1'b0));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_1055_reg[0]_i_12_n_3 ,\select_ln155_1_reg_1055_reg[0]_i_12_n_4 ,\select_ln155_1_reg_1055_reg[0]_i_12_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1055[0]_i_22_n_3 ,\select_ln155_1_reg_1055[0]_i_23_n_3 ,\select_ln155_1_reg_1055[0]_i_24_n_3 ,\select_ln155_1_reg_1055[0]_i_25_n_3 }));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_1055_reg[0]_i_17_n_3 ,\select_ln155_1_reg_1055_reg[0]_i_17_n_4 ,\select_ln155_1_reg_1055_reg[0]_i_17_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1055[0]_i_26_n_3 ,\select_ln155_1_reg_1055[0]_i_27_n_3 ,\select_ln155_1_reg_1055[0]_i_28_n_3 ,\select_ln155_1_reg_1055[0]_i_29_n_3 }));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_2 
       (.CI(\select_ln155_1_reg_1055_reg[0]_i_4_n_3 ),
        .CO({\NLW_select_ln155_1_reg_1055_reg[0]_i_2_CO_UNCONNECTED [3],cmp155_not_mid1_fu_814_p2,\select_ln155_1_reg_1055_reg[0]_i_2_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_1055[0]_i_5_n_3 ,\select_ln155_1_reg_1055[0]_i_6_n_3 ,\select_ln155_1_reg_1055[0]_i_7_n_3 }));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_3 
       (.CI(\select_ln155_1_reg_1055_reg[0]_i_8_n_3 ),
        .CO({\NLW_select_ln155_1_reg_1055_reg[0]_i_3_CO_UNCONNECTED [3],cmp155_not29_fu_819_p2,\select_ln155_1_reg_1055_reg[0]_i_3_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_1055[0]_i_9_n_3 ,\select_ln155_1_reg_1055[0]_i_10_n_3 ,\select_ln155_1_reg_1055[0]_i_11_n_3 }));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_4 
       (.CI(\select_ln155_1_reg_1055_reg[0]_i_12_n_3 ),
        .CO({\select_ln155_1_reg_1055_reg[0]_i_4_n_3 ,\select_ln155_1_reg_1055_reg[0]_i_4_n_4 ,\select_ln155_1_reg_1055_reg[0]_i_4_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1055[0]_i_13_n_3 ,\select_ln155_1_reg_1055[0]_i_14_n_3 ,\select_ln155_1_reg_1055[0]_i_15_n_3 ,\select_ln155_1_reg_1055[0]_i_16_n_3 }));
  CARRY4 \select_ln155_1_reg_1055_reg[0]_i_8 
       (.CI(\select_ln155_1_reg_1055_reg[0]_i_17_n_3 ),
        .CO({\select_ln155_1_reg_1055_reg[0]_i_8_n_3 ,\select_ln155_1_reg_1055_reg[0]_i_8_n_4 ,\select_ln155_1_reg_1055_reg[0]_i_8_n_5 ,\select_ln155_1_reg_1055_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1055_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1055[0]_i_18_n_3 ,\select_ln155_1_reg_1055[0]_i_19_n_3 ,\select_ln155_1_reg_1055[0]_i_20_n_3 ,\select_ln155_1_reg_1055[0]_i_21_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln155_2_reg_1060[0]_i_1 
       (.I0(num_img_fu_226[0]),
        .I1(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[10]_i_1 
       (.I0(add_ln155_1_fu_808_p2[10]),
        .I1(num_img_fu_226[10]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[11]_i_1 
       (.I0(add_ln155_1_fu_808_p2[11]),
        .I1(num_img_fu_226[11]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[12]_i_1 
       (.I0(add_ln155_1_fu_808_p2[12]),
        .I1(num_img_fu_226[12]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[13]_i_1 
       (.I0(add_ln155_1_fu_808_p2[13]),
        .I1(num_img_fu_226[13]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[14]_i_1 
       (.I0(add_ln155_1_fu_808_p2[14]),
        .I1(num_img_fu_226[14]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[15]_i_1 
       (.I0(add_ln155_1_fu_808_p2[15]),
        .I1(num_img_fu_226[15]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[16]_i_1 
       (.I0(add_ln155_1_fu_808_p2[16]),
        .I1(num_img_fu_226[16]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[17]_i_1 
       (.I0(add_ln155_1_fu_808_p2[17]),
        .I1(num_img_fu_226[17]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[18]_i_1 
       (.I0(add_ln155_1_fu_808_p2[18]),
        .I1(num_img_fu_226[18]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[19]_i_1 
       (.I0(add_ln155_1_fu_808_p2[19]),
        .I1(num_img_fu_226[19]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[1]_i_1 
       (.I0(add_ln155_1_fu_808_p2[1]),
        .I1(num_img_fu_226[1]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[20]_i_1 
       (.I0(add_ln155_1_fu_808_p2[20]),
        .I1(num_img_fu_226[20]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[21]_i_1 
       (.I0(add_ln155_1_fu_808_p2[21]),
        .I1(num_img_fu_226[21]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[22]_i_1 
       (.I0(add_ln155_1_fu_808_p2[22]),
        .I1(num_img_fu_226[22]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[23]_i_1 
       (.I0(add_ln155_1_fu_808_p2[23]),
        .I1(num_img_fu_226[23]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[24]_i_1 
       (.I0(add_ln155_1_fu_808_p2[24]),
        .I1(num_img_fu_226[24]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[25]_i_1 
       (.I0(add_ln155_1_fu_808_p2[25]),
        .I1(num_img_fu_226[25]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[26]_i_1 
       (.I0(add_ln155_1_fu_808_p2[26]),
        .I1(num_img_fu_226[26]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[27]_i_1 
       (.I0(add_ln155_1_fu_808_p2[27]),
        .I1(num_img_fu_226[27]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[28]_i_1 
       (.I0(add_ln155_1_fu_808_p2[28]),
        .I1(num_img_fu_226[28]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[29]_i_1 
       (.I0(add_ln155_1_fu_808_p2[29]),
        .I1(num_img_fu_226[29]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[2]_i_1 
       (.I0(add_ln155_1_fu_808_p2[2]),
        .I1(num_img_fu_226[2]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[30]_i_1 
       (.I0(add_ln155_1_fu_808_p2[30]),
        .I1(num_img_fu_226[30]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[31]_i_1 
       (.I0(add_ln155_1_fu_808_p2[31]),
        .I1(num_img_fu_226[31]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[31]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_10 
       (.I0(yp_fu_222[18]),
        .I1(pool_out_bound_reg_968[18]),
        .I2(pool_out_bound_reg_968[20]),
        .I3(yp_fu_222[20]),
        .I4(pool_out_bound_reg_968[19]),
        .I5(yp_fu_222[19]),
        .O(\select_ln155_2_reg_1060[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_11 
       (.I0(yp_fu_222[15]),
        .I1(pool_out_bound_reg_968[15]),
        .I2(pool_out_bound_reg_968[17]),
        .I3(yp_fu_222[17]),
        .I4(pool_out_bound_reg_968[16]),
        .I5(yp_fu_222[16]),
        .O(\select_ln155_2_reg_1060[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_12 
       (.I0(yp_fu_222[12]),
        .I1(pool_out_bound_reg_968[12]),
        .I2(pool_out_bound_reg_968[14]),
        .I3(yp_fu_222[14]),
        .I4(pool_out_bound_reg_968[13]),
        .I5(yp_fu_222[13]),
        .O(\select_ln155_2_reg_1060[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_13 
       (.I0(yp_fu_222[9]),
        .I1(pool_out_bound_reg_968[9]),
        .I2(pool_out_bound_reg_968[11]),
        .I3(yp_fu_222[11]),
        .I4(pool_out_bound_reg_968[10]),
        .I5(yp_fu_222[10]),
        .O(\select_ln155_2_reg_1060[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_14 
       (.I0(yp_fu_222[6]),
        .I1(pool_out_bound_reg_968[6]),
        .I2(pool_out_bound_reg_968[8]),
        .I3(yp_fu_222[8]),
        .I4(pool_out_bound_reg_968[7]),
        .I5(yp_fu_222[7]),
        .O(\select_ln155_2_reg_1060[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_15 
       (.I0(yp_fu_222[3]),
        .I1(pool_out_bound_reg_968[3]),
        .I2(pool_out_bound_reg_968[5]),
        .I3(yp_fu_222[5]),
        .I4(pool_out_bound_reg_968[4]),
        .I5(yp_fu_222[4]),
        .O(\select_ln155_2_reg_1060[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_16 
       (.I0(yp_fu_222[0]),
        .I1(pool_out_bound_reg_968[0]),
        .I2(pool_out_bound_reg_968[2]),
        .I3(yp_fu_222[2]),
        .I4(pool_out_bound_reg_968[1]),
        .I5(yp_fu_222[1]),
        .O(\select_ln155_2_reg_1060[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln155_2_reg_1060[31]_i_5 
       (.I0(pool_out_bound_reg_968[30]),
        .I1(yp_fu_222[30]),
        .O(\select_ln155_2_reg_1060[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_6 
       (.I0(yp_fu_222[27]),
        .I1(pool_out_bound_reg_968[27]),
        .I2(pool_out_bound_reg_968[29]),
        .I3(yp_fu_222[29]),
        .I4(pool_out_bound_reg_968[28]),
        .I5(yp_fu_222[28]),
        .O(\select_ln155_2_reg_1060[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_7 
       (.I0(yp_fu_222[24]),
        .I1(pool_out_bound_reg_968[24]),
        .I2(pool_out_bound_reg_968[26]),
        .I3(yp_fu_222[26]),
        .I4(pool_out_bound_reg_968[25]),
        .I5(yp_fu_222[25]),
        .O(\select_ln155_2_reg_1060[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1060[31]_i_9 
       (.I0(yp_fu_222[21]),
        .I1(pool_out_bound_reg_968[21]),
        .I2(pool_out_bound_reg_968[23]),
        .I3(yp_fu_222[23]),
        .I4(pool_out_bound_reg_968[22]),
        .I5(yp_fu_222[22]),
        .O(\select_ln155_2_reg_1060[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[3]_i_1 
       (.I0(add_ln155_1_fu_808_p2[3]),
        .I1(num_img_fu_226[3]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[4]_i_1 
       (.I0(add_ln155_1_fu_808_p2[4]),
        .I1(num_img_fu_226[4]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[5]_i_1 
       (.I0(add_ln155_1_fu_808_p2[5]),
        .I1(num_img_fu_226[5]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[6]_i_1 
       (.I0(add_ln155_1_fu_808_p2[6]),
        .I1(num_img_fu_226[6]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[7]_i_1 
       (.I0(add_ln155_1_fu_808_p2[7]),
        .I1(num_img_fu_226[7]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[8]_i_1 
       (.I0(add_ln155_1_fu_808_p2[8]),
        .I1(num_img_fu_226[8]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1060[9]_i_1 
       (.I0(add_ln155_1_fu_808_p2[9]),
        .I1(num_img_fu_226[9]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_832_p3[9]));
  FDRE \select_ln155_2_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[0]),
        .Q(select_ln155_2_reg_1060[0]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[10]),
        .Q(select_ln155_2_reg_1060[10]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[11]),
        .Q(select_ln155_2_reg_1060[11]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[12]),
        .Q(select_ln155_2_reg_1060[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[12]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[8]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[12]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[12]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[12]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[12:9]),
        .S(num_img_fu_226[12:9]));
  FDRE \select_ln155_2_reg_1060_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[13]),
        .Q(select_ln155_2_reg_1060[13]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[14]),
        .Q(select_ln155_2_reg_1060[14]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[15]),
        .Q(select_ln155_2_reg_1060[15]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[16]),
        .Q(select_ln155_2_reg_1060[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[16]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[12]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[16]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[16]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[16]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[16:13]),
        .S(num_img_fu_226[16:13]));
  FDRE \select_ln155_2_reg_1060_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[17]),
        .Q(select_ln155_2_reg_1060[17]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[18]),
        .Q(select_ln155_2_reg_1060[18]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[19]),
        .Q(select_ln155_2_reg_1060[19]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[1]),
        .Q(select_ln155_2_reg_1060[1]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[20]),
        .Q(select_ln155_2_reg_1060[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[20]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[16]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[20]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[20]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[20]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[20:17]),
        .S(num_img_fu_226[20:17]));
  FDRE \select_ln155_2_reg_1060_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[21]),
        .Q(select_ln155_2_reg_1060[21]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[22]),
        .Q(select_ln155_2_reg_1060[22]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[23]),
        .Q(select_ln155_2_reg_1060[23]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[24]),
        .Q(select_ln155_2_reg_1060[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[24]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[20]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[24]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[24]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[24]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[24:21]),
        .S(num_img_fu_226[24:21]));
  FDRE \select_ln155_2_reg_1060_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[25]),
        .Q(select_ln155_2_reg_1060[25]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[26]),
        .Q(select_ln155_2_reg_1060[26]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[27]),
        .Q(select_ln155_2_reg_1060[27]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[28]),
        .Q(select_ln155_2_reg_1060[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[28]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[24]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[28]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[28]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[28]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[28:25]),
        .S(num_img_fu_226[28:25]));
  FDRE \select_ln155_2_reg_1060_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[29]),
        .Q(select_ln155_2_reg_1060[29]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[2]),
        .Q(select_ln155_2_reg_1060[2]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[30]),
        .Q(select_ln155_2_reg_1060[30]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[31]),
        .Q(select_ln155_2_reg_1060[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[31]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[28]_i_2_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1060_reg[31]_i_2_CO_UNCONNECTED [3:2],\select_ln155_2_reg_1060_reg[31]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln155_2_reg_1060_reg[31]_i_2_O_UNCONNECTED [3],add_ln155_1_fu_808_p2[31:29]}),
        .S({1'b0,num_img_fu_226[31:29]}));
  CARRY4 \select_ln155_2_reg_1060_reg[31]_i_3 
       (.CI(\select_ln155_2_reg_1060_reg[31]_i_4_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1060_reg[31]_i_3_CO_UNCONNECTED [3],p_0_in0_out,\select_ln155_2_reg_1060_reg[31]_i_3_n_5 ,\select_ln155_2_reg_1060_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1060_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_2_reg_1060[31]_i_5_n_3 ,\select_ln155_2_reg_1060[31]_i_6_n_3 ,\select_ln155_2_reg_1060[31]_i_7_n_3 }));
  CARRY4 \select_ln155_2_reg_1060_reg[31]_i_4 
       (.CI(\select_ln155_2_reg_1060_reg[31]_i_8_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[31]_i_4_n_3 ,\select_ln155_2_reg_1060_reg[31]_i_4_n_4 ,\select_ln155_2_reg_1060_reg[31]_i_4_n_5 ,\select_ln155_2_reg_1060_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1060_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1060[31]_i_9_n_3 ,\select_ln155_2_reg_1060[31]_i_10_n_3 ,\select_ln155_2_reg_1060[31]_i_11_n_3 ,\select_ln155_2_reg_1060[31]_i_12_n_3 }));
  CARRY4 \select_ln155_2_reg_1060_reg[31]_i_8 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1060_reg[31]_i_8_n_3 ,\select_ln155_2_reg_1060_reg[31]_i_8_n_4 ,\select_ln155_2_reg_1060_reg[31]_i_8_n_5 ,\select_ln155_2_reg_1060_reg[31]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1060_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1060[31]_i_13_n_3 ,\select_ln155_2_reg_1060[31]_i_14_n_3 ,\select_ln155_2_reg_1060[31]_i_15_n_3 ,\select_ln155_2_reg_1060[31]_i_16_n_3 }));
  FDRE \select_ln155_2_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[3]),
        .Q(select_ln155_2_reg_1060[3]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[4]),
        .Q(select_ln155_2_reg_1060[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1060_reg[4]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[4]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[4]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[4]_i_2_n_6 }),
        .CYINIT(num_img_fu_226[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[4:1]),
        .S(num_img_fu_226[4:1]));
  FDRE \select_ln155_2_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[5]),
        .Q(select_ln155_2_reg_1060[5]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[6]),
        .Q(select_ln155_2_reg_1060[6]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[7]),
        .Q(select_ln155_2_reg_1060[7]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1060_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[8]),
        .Q(select_ln155_2_reg_1060[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1060_reg[8]_i_2 
       (.CI(\select_ln155_2_reg_1060_reg[4]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1060_reg[8]_i_2_n_3 ,\select_ln155_2_reg_1060_reg[8]_i_2_n_4 ,\select_ln155_2_reg_1060_reg[8]_i_2_n_5 ,\select_ln155_2_reg_1060_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_808_p2[8:5]),
        .S(num_img_fu_226[8:5]));
  FDRE \select_ln155_2_reg_1060_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(select_ln155_2_fu_832_p3[9]),
        .Q(select_ln155_2_reg_1060[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[0]_i_1 
       (.I0(pool_out_bound_reg_968[0]),
        .O(sub156_fu_750_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[12]_i_2 
       (.I0(pool_out_bound_reg_968[12]),
        .O(\sub156_reg_1011[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[12]_i_3 
       (.I0(pool_out_bound_reg_968[11]),
        .O(\sub156_reg_1011[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[12]_i_4 
       (.I0(pool_out_bound_reg_968[10]),
        .O(\sub156_reg_1011[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[12]_i_5 
       (.I0(pool_out_bound_reg_968[9]),
        .O(\sub156_reg_1011[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[16]_i_2 
       (.I0(pool_out_bound_reg_968[16]),
        .O(\sub156_reg_1011[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[16]_i_3 
       (.I0(pool_out_bound_reg_968[15]),
        .O(\sub156_reg_1011[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[16]_i_4 
       (.I0(pool_out_bound_reg_968[14]),
        .O(\sub156_reg_1011[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[16]_i_5 
       (.I0(pool_out_bound_reg_968[13]),
        .O(\sub156_reg_1011[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[20]_i_2 
       (.I0(pool_out_bound_reg_968[20]),
        .O(\sub156_reg_1011[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[20]_i_3 
       (.I0(pool_out_bound_reg_968[19]),
        .O(\sub156_reg_1011[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[20]_i_4 
       (.I0(pool_out_bound_reg_968[18]),
        .O(\sub156_reg_1011[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[20]_i_5 
       (.I0(pool_out_bound_reg_968[17]),
        .O(\sub156_reg_1011[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[24]_i_2 
       (.I0(pool_out_bound_reg_968[24]),
        .O(\sub156_reg_1011[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[24]_i_3 
       (.I0(pool_out_bound_reg_968[23]),
        .O(\sub156_reg_1011[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[24]_i_4 
       (.I0(pool_out_bound_reg_968[22]),
        .O(\sub156_reg_1011[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[24]_i_5 
       (.I0(pool_out_bound_reg_968[21]),
        .O(\sub156_reg_1011[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[28]_i_2 
       (.I0(pool_out_bound_reg_968[28]),
        .O(\sub156_reg_1011[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[28]_i_3 
       (.I0(pool_out_bound_reg_968[27]),
        .O(\sub156_reg_1011[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[28]_i_4 
       (.I0(pool_out_bound_reg_968[26]),
        .O(\sub156_reg_1011[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[28]_i_5 
       (.I0(pool_out_bound_reg_968[25]),
        .O(\sub156_reg_1011[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[31]_i_2 
       (.I0(pool_out_bound_reg_968[30]),
        .O(\sub156_reg_1011[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[31]_i_3 
       (.I0(pool_out_bound_reg_968[29]),
        .O(\sub156_reg_1011[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[4]_i_2 
       (.I0(pool_out_bound_reg_968[4]),
        .O(\sub156_reg_1011[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[4]_i_3 
       (.I0(pool_out_bound_reg_968[3]),
        .O(\sub156_reg_1011[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[4]_i_4 
       (.I0(pool_out_bound_reg_968[2]),
        .O(\sub156_reg_1011[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[4]_i_5 
       (.I0(pool_out_bound_reg_968[1]),
        .O(\sub156_reg_1011[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[8]_i_2 
       (.I0(pool_out_bound_reg_968[8]),
        .O(\sub156_reg_1011[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[8]_i_3 
       (.I0(pool_out_bound_reg_968[7]),
        .O(\sub156_reg_1011[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[8]_i_4 
       (.I0(pool_out_bound_reg_968[6]),
        .O(\sub156_reg_1011[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub156_reg_1011[8]_i_5 
       (.I0(pool_out_bound_reg_968[5]),
        .O(\sub156_reg_1011[8]_i_5_n_3 ));
  FDRE \sub156_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[0]),
        .Q(sub156_reg_1011[0]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[10]),
        .Q(sub156_reg_1011[10]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[11]),
        .Q(sub156_reg_1011[11]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[12]),
        .Q(sub156_reg_1011[12]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[12]_i_1 
       (.CI(\sub156_reg_1011_reg[8]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[12]_i_1_n_3 ,\sub156_reg_1011_reg[12]_i_1_n_4 ,\sub156_reg_1011_reg[12]_i_1_n_5 ,\sub156_reg_1011_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[12:9]),
        .O(sub156_fu_750_p2[12:9]),
        .S({\sub156_reg_1011[12]_i_2_n_3 ,\sub156_reg_1011[12]_i_3_n_3 ,\sub156_reg_1011[12]_i_4_n_3 ,\sub156_reg_1011[12]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[13]),
        .Q(sub156_reg_1011[13]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[14]),
        .Q(sub156_reg_1011[14]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[15]),
        .Q(sub156_reg_1011[15]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[16]),
        .Q(sub156_reg_1011[16]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[16]_i_1 
       (.CI(\sub156_reg_1011_reg[12]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[16]_i_1_n_3 ,\sub156_reg_1011_reg[16]_i_1_n_4 ,\sub156_reg_1011_reg[16]_i_1_n_5 ,\sub156_reg_1011_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[16:13]),
        .O(sub156_fu_750_p2[16:13]),
        .S({\sub156_reg_1011[16]_i_2_n_3 ,\sub156_reg_1011[16]_i_3_n_3 ,\sub156_reg_1011[16]_i_4_n_3 ,\sub156_reg_1011[16]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[17]),
        .Q(sub156_reg_1011[17]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[18]),
        .Q(sub156_reg_1011[18]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[19]),
        .Q(sub156_reg_1011[19]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[1]),
        .Q(sub156_reg_1011[1]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[20]),
        .Q(sub156_reg_1011[20]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[20]_i_1 
       (.CI(\sub156_reg_1011_reg[16]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[20]_i_1_n_3 ,\sub156_reg_1011_reg[20]_i_1_n_4 ,\sub156_reg_1011_reg[20]_i_1_n_5 ,\sub156_reg_1011_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[20:17]),
        .O(sub156_fu_750_p2[20:17]),
        .S({\sub156_reg_1011[20]_i_2_n_3 ,\sub156_reg_1011[20]_i_3_n_3 ,\sub156_reg_1011[20]_i_4_n_3 ,\sub156_reg_1011[20]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[21]),
        .Q(sub156_reg_1011[21]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[22]),
        .Q(sub156_reg_1011[22]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[23]),
        .Q(sub156_reg_1011[23]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[24]),
        .Q(sub156_reg_1011[24]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[24]_i_1 
       (.CI(\sub156_reg_1011_reg[20]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[24]_i_1_n_3 ,\sub156_reg_1011_reg[24]_i_1_n_4 ,\sub156_reg_1011_reg[24]_i_1_n_5 ,\sub156_reg_1011_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[24:21]),
        .O(sub156_fu_750_p2[24:21]),
        .S({\sub156_reg_1011[24]_i_2_n_3 ,\sub156_reg_1011[24]_i_3_n_3 ,\sub156_reg_1011[24]_i_4_n_3 ,\sub156_reg_1011[24]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[25]),
        .Q(sub156_reg_1011[25]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[26]),
        .Q(sub156_reg_1011[26]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[27]),
        .Q(sub156_reg_1011[27]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[28]),
        .Q(sub156_reg_1011[28]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[28]_i_1 
       (.CI(\sub156_reg_1011_reg[24]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[28]_i_1_n_3 ,\sub156_reg_1011_reg[28]_i_1_n_4 ,\sub156_reg_1011_reg[28]_i_1_n_5 ,\sub156_reg_1011_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[28:25]),
        .O(sub156_fu_750_p2[28:25]),
        .S({\sub156_reg_1011[28]_i_2_n_3 ,\sub156_reg_1011[28]_i_3_n_3 ,\sub156_reg_1011[28]_i_4_n_3 ,\sub156_reg_1011[28]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[29]),
        .Q(sub156_reg_1011[29]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[2]),
        .Q(sub156_reg_1011[2]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[30]),
        .Q(sub156_reg_1011[30]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[31]),
        .Q(sub156_reg_1011[31]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[31]_i_1 
       (.CI(\sub156_reg_1011_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub156_reg_1011_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub156_reg_1011_reg[31]_i_1_n_5 ,\sub156_reg_1011_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pool_out_bound_reg_968[30:29]}),
        .O({\NLW_sub156_reg_1011_reg[31]_i_1_O_UNCONNECTED [3],sub156_fu_750_p2[31:29]}),
        .S({1'b0,1'b1,\sub156_reg_1011[31]_i_2_n_3 ,\sub156_reg_1011[31]_i_3_n_3 }));
  FDRE \sub156_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[3]),
        .Q(sub156_reg_1011[3]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[4]),
        .Q(sub156_reg_1011[4]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub156_reg_1011_reg[4]_i_1_n_3 ,\sub156_reg_1011_reg[4]_i_1_n_4 ,\sub156_reg_1011_reg[4]_i_1_n_5 ,\sub156_reg_1011_reg[4]_i_1_n_6 }),
        .CYINIT(pool_out_bound_reg_968[0]),
        .DI(pool_out_bound_reg_968[4:1]),
        .O(sub156_fu_750_p2[4:1]),
        .S({\sub156_reg_1011[4]_i_2_n_3 ,\sub156_reg_1011[4]_i_3_n_3 ,\sub156_reg_1011[4]_i_4_n_3 ,\sub156_reg_1011[4]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[5]),
        .Q(sub156_reg_1011[5]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[6]),
        .Q(sub156_reg_1011[6]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[7]),
        .Q(sub156_reg_1011[7]),
        .R(1'b0));
  FDRE \sub156_reg_1011_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[8]),
        .Q(sub156_reg_1011[8]),
        .R(1'b0));
  CARRY4 \sub156_reg_1011_reg[8]_i_1 
       (.CI(\sub156_reg_1011_reg[4]_i_1_n_3 ),
        .CO({\sub156_reg_1011_reg[8]_i_1_n_3 ,\sub156_reg_1011_reg[8]_i_1_n_4 ,\sub156_reg_1011_reg[8]_i_1_n_5 ,\sub156_reg_1011_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_968[8:5]),
        .O(sub156_fu_750_p2[8:5]),
        .S({\sub156_reg_1011[8]_i_2_n_3 ,\sub156_reg_1011[8]_i_3_n_3 ,\sub156_reg_1011[8]_i_4_n_3 ,\sub156_reg_1011[8]_i_5_n_3 }));
  FDRE \sub156_reg_1011_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub156_fu_750_p2[9]),
        .Q(sub156_reg_1011[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[0]_i_1 
       (.I0(IFMCH_curr[0]),
        .O(sub162_fu_756_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[12]_i_2 
       (.I0(IFMCH_curr[12]),
        .O(\sub162_reg_1017[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[12]_i_3 
       (.I0(IFMCH_curr[11]),
        .O(\sub162_reg_1017[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[12]_i_4 
       (.I0(IFMCH_curr[10]),
        .O(\sub162_reg_1017[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[12]_i_5 
       (.I0(IFMCH_curr[9]),
        .O(\sub162_reg_1017[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[16]_i_2 
       (.I0(IFMCH_curr[16]),
        .O(\sub162_reg_1017[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[16]_i_3 
       (.I0(IFMCH_curr[15]),
        .O(\sub162_reg_1017[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[16]_i_4 
       (.I0(IFMCH_curr[14]),
        .O(\sub162_reg_1017[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[16]_i_5 
       (.I0(IFMCH_curr[13]),
        .O(\sub162_reg_1017[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[20]_i_2 
       (.I0(IFMCH_curr[20]),
        .O(\sub162_reg_1017[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[20]_i_3 
       (.I0(IFMCH_curr[19]),
        .O(\sub162_reg_1017[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[20]_i_4 
       (.I0(IFMCH_curr[18]),
        .O(\sub162_reg_1017[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[20]_i_5 
       (.I0(IFMCH_curr[17]),
        .O(\sub162_reg_1017[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[24]_i_2 
       (.I0(IFMCH_curr[24]),
        .O(\sub162_reg_1017[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[24]_i_3 
       (.I0(IFMCH_curr[23]),
        .O(\sub162_reg_1017[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[24]_i_4 
       (.I0(IFMCH_curr[22]),
        .O(\sub162_reg_1017[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[24]_i_5 
       (.I0(IFMCH_curr[21]),
        .O(\sub162_reg_1017[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[28]_i_2 
       (.I0(IFMCH_curr[28]),
        .O(\sub162_reg_1017[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[28]_i_3 
       (.I0(IFMCH_curr[27]),
        .O(\sub162_reg_1017[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[28]_i_4 
       (.I0(IFMCH_curr[26]),
        .O(\sub162_reg_1017[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[28]_i_5 
       (.I0(IFMCH_curr[25]),
        .O(\sub162_reg_1017[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[31]_i_2 
       (.I0(IFMCH_curr[31]),
        .O(\sub162_reg_1017[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[31]_i_3 
       (.I0(IFMCH_curr[30]),
        .O(\sub162_reg_1017[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[31]_i_4 
       (.I0(IFMCH_curr[29]),
        .O(\sub162_reg_1017[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[4]_i_2 
       (.I0(IFMCH_curr[4]),
        .O(\sub162_reg_1017[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[4]_i_3 
       (.I0(IFMCH_curr[3]),
        .O(\sub162_reg_1017[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[4]_i_4 
       (.I0(IFMCH_curr[2]),
        .O(\sub162_reg_1017[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[4]_i_5 
       (.I0(IFMCH_curr[1]),
        .O(\sub162_reg_1017[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[8]_i_2 
       (.I0(IFMCH_curr[8]),
        .O(\sub162_reg_1017[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[8]_i_3 
       (.I0(IFMCH_curr[7]),
        .O(\sub162_reg_1017[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[8]_i_4 
       (.I0(IFMCH_curr[6]),
        .O(\sub162_reg_1017[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub162_reg_1017[8]_i_5 
       (.I0(IFMCH_curr[5]),
        .O(\sub162_reg_1017[8]_i_5_n_3 ));
  FDRE \sub162_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[0]),
        .Q(sub162_reg_1017[0]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[10]),
        .Q(sub162_reg_1017[10]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[11]),
        .Q(sub162_reg_1017[11]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[12]),
        .Q(sub162_reg_1017[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[12]_i_1 
       (.CI(\sub162_reg_1017_reg[8]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[12]_i_1_n_3 ,\sub162_reg_1017_reg[12]_i_1_n_4 ,\sub162_reg_1017_reg[12]_i_1_n_5 ,\sub162_reg_1017_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[12:9]),
        .O(sub162_fu_756_p2[12:9]),
        .S({\sub162_reg_1017[12]_i_2_n_3 ,\sub162_reg_1017[12]_i_3_n_3 ,\sub162_reg_1017[12]_i_4_n_3 ,\sub162_reg_1017[12]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[13]),
        .Q(sub162_reg_1017[13]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[14]),
        .Q(sub162_reg_1017[14]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[15]),
        .Q(sub162_reg_1017[15]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[16]),
        .Q(sub162_reg_1017[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[16]_i_1 
       (.CI(\sub162_reg_1017_reg[12]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[16]_i_1_n_3 ,\sub162_reg_1017_reg[16]_i_1_n_4 ,\sub162_reg_1017_reg[16]_i_1_n_5 ,\sub162_reg_1017_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[16:13]),
        .O(sub162_fu_756_p2[16:13]),
        .S({\sub162_reg_1017[16]_i_2_n_3 ,\sub162_reg_1017[16]_i_3_n_3 ,\sub162_reg_1017[16]_i_4_n_3 ,\sub162_reg_1017[16]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[17]),
        .Q(sub162_reg_1017[17]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[18]),
        .Q(sub162_reg_1017[18]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[19]),
        .Q(sub162_reg_1017[19]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[1]),
        .Q(sub162_reg_1017[1]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[20]),
        .Q(sub162_reg_1017[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[20]_i_1 
       (.CI(\sub162_reg_1017_reg[16]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[20]_i_1_n_3 ,\sub162_reg_1017_reg[20]_i_1_n_4 ,\sub162_reg_1017_reg[20]_i_1_n_5 ,\sub162_reg_1017_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[20:17]),
        .O(sub162_fu_756_p2[20:17]),
        .S({\sub162_reg_1017[20]_i_2_n_3 ,\sub162_reg_1017[20]_i_3_n_3 ,\sub162_reg_1017[20]_i_4_n_3 ,\sub162_reg_1017[20]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[21]),
        .Q(sub162_reg_1017[21]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[22]),
        .Q(sub162_reg_1017[22]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[23]),
        .Q(sub162_reg_1017[23]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[24]),
        .Q(sub162_reg_1017[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[24]_i_1 
       (.CI(\sub162_reg_1017_reg[20]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[24]_i_1_n_3 ,\sub162_reg_1017_reg[24]_i_1_n_4 ,\sub162_reg_1017_reg[24]_i_1_n_5 ,\sub162_reg_1017_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[24:21]),
        .O(sub162_fu_756_p2[24:21]),
        .S({\sub162_reg_1017[24]_i_2_n_3 ,\sub162_reg_1017[24]_i_3_n_3 ,\sub162_reg_1017[24]_i_4_n_3 ,\sub162_reg_1017[24]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[25]),
        .Q(sub162_reg_1017[25]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[26]),
        .Q(sub162_reg_1017[26]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[27]),
        .Q(sub162_reg_1017[27]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[28]),
        .Q(sub162_reg_1017[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[28]_i_1 
       (.CI(\sub162_reg_1017_reg[24]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[28]_i_1_n_3 ,\sub162_reg_1017_reg[28]_i_1_n_4 ,\sub162_reg_1017_reg[28]_i_1_n_5 ,\sub162_reg_1017_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[28:25]),
        .O(sub162_fu_756_p2[28:25]),
        .S({\sub162_reg_1017[28]_i_2_n_3 ,\sub162_reg_1017[28]_i_3_n_3 ,\sub162_reg_1017[28]_i_4_n_3 ,\sub162_reg_1017[28]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[29]),
        .Q(sub162_reg_1017[29]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[2]),
        .Q(sub162_reg_1017[2]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[30]),
        .Q(sub162_reg_1017[30]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[31]),
        .Q(sub162_reg_1017[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[31]_i_1 
       (.CI(\sub162_reg_1017_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub162_reg_1017_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub162_reg_1017_reg[31]_i_1_n_5 ,\sub162_reg_1017_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,IFMCH_curr[30:29]}),
        .O({\NLW_sub162_reg_1017_reg[31]_i_1_O_UNCONNECTED [3],sub162_fu_756_p2[31:29]}),
        .S({1'b0,\sub162_reg_1017[31]_i_2_n_3 ,\sub162_reg_1017[31]_i_3_n_3 ,\sub162_reg_1017[31]_i_4_n_3 }));
  FDRE \sub162_reg_1017_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[3]),
        .Q(sub162_reg_1017[3]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[4]),
        .Q(sub162_reg_1017[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub162_reg_1017_reg[4]_i_1_n_3 ,\sub162_reg_1017_reg[4]_i_1_n_4 ,\sub162_reg_1017_reg[4]_i_1_n_5 ,\sub162_reg_1017_reg[4]_i_1_n_6 }),
        .CYINIT(IFMCH_curr[0]),
        .DI(IFMCH_curr[4:1]),
        .O(sub162_fu_756_p2[4:1]),
        .S({\sub162_reg_1017[4]_i_2_n_3 ,\sub162_reg_1017[4]_i_3_n_3 ,\sub162_reg_1017[4]_i_4_n_3 ,\sub162_reg_1017[4]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[5]),
        .Q(sub162_reg_1017[5]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[6]),
        .Q(sub162_reg_1017[6]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[7]),
        .Q(sub162_reg_1017[7]),
        .R(1'b0));
  FDRE \sub162_reg_1017_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[8]),
        .Q(sub162_reg_1017[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub162_reg_1017_reg[8]_i_1 
       (.CI(\sub162_reg_1017_reg[4]_i_1_n_3 ),
        .CO({\sub162_reg_1017_reg[8]_i_1_n_3 ,\sub162_reg_1017_reg[8]_i_1_n_4 ,\sub162_reg_1017_reg[8]_i_1_n_5 ,\sub162_reg_1017_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[8:5]),
        .O(sub162_fu_756_p2[8:5]),
        .S({\sub162_reg_1017[8]_i_2_n_3 ,\sub162_reg_1017[8]_i_3_n_3 ,\sub162_reg_1017[8]_i_4_n_3 ,\sub162_reg_1017[8]_i_5_n_3 }));
  FDRE \sub162_reg_1017_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub162_fu_756_p2[9]),
        .Q(sub162_reg_1017[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[0]_i_1 
       (.I0(valIn_data_1_reg_907[0]),
        .O(sub_fu_745_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[12]_i_2 
       (.I0(valIn_data_1_reg_907[12]),
        .O(\sub_reg_1005[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[12]_i_3 
       (.I0(valIn_data_1_reg_907[11]),
        .O(\sub_reg_1005[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[12]_i_4 
       (.I0(valIn_data_1_reg_907[10]),
        .O(\sub_reg_1005[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[12]_i_5 
       (.I0(valIn_data_1_reg_907[9]),
        .O(\sub_reg_1005[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[16]_i_2 
       (.I0(valIn_data_1_reg_907[16]),
        .O(\sub_reg_1005[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[16]_i_3 
       (.I0(valIn_data_1_reg_907[15]),
        .O(\sub_reg_1005[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[16]_i_4 
       (.I0(valIn_data_1_reg_907[14]),
        .O(\sub_reg_1005[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[16]_i_5 
       (.I0(valIn_data_1_reg_907[13]),
        .O(\sub_reg_1005[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[20]_i_2 
       (.I0(valIn_data_1_reg_907[20]),
        .O(\sub_reg_1005[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[20]_i_3 
       (.I0(valIn_data_1_reg_907[19]),
        .O(\sub_reg_1005[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[20]_i_4 
       (.I0(valIn_data_1_reg_907[18]),
        .O(\sub_reg_1005[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[20]_i_5 
       (.I0(valIn_data_1_reg_907[17]),
        .O(\sub_reg_1005[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[24]_i_2 
       (.I0(valIn_data_1_reg_907[24]),
        .O(\sub_reg_1005[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[24]_i_3 
       (.I0(valIn_data_1_reg_907[23]),
        .O(\sub_reg_1005[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[24]_i_4 
       (.I0(valIn_data_1_reg_907[22]),
        .O(\sub_reg_1005[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[24]_i_5 
       (.I0(valIn_data_1_reg_907[21]),
        .O(\sub_reg_1005[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[28]_i_2 
       (.I0(valIn_data_1_reg_907[28]),
        .O(\sub_reg_1005[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[28]_i_3 
       (.I0(valIn_data_1_reg_907[27]),
        .O(\sub_reg_1005[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[28]_i_4 
       (.I0(valIn_data_1_reg_907[26]),
        .O(\sub_reg_1005[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[28]_i_5 
       (.I0(valIn_data_1_reg_907[25]),
        .O(\sub_reg_1005[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[31]_i_2 
       (.I0(valIn_data_1_reg_907[31]),
        .O(\sub_reg_1005[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[31]_i_3 
       (.I0(valIn_data_1_reg_907[30]),
        .O(\sub_reg_1005[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[31]_i_4 
       (.I0(valIn_data_1_reg_907[29]),
        .O(\sub_reg_1005[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[4]_i_2 
       (.I0(valIn_data_1_reg_907[4]),
        .O(\sub_reg_1005[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[4]_i_3 
       (.I0(valIn_data_1_reg_907[3]),
        .O(\sub_reg_1005[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[4]_i_4 
       (.I0(valIn_data_1_reg_907[2]),
        .O(\sub_reg_1005[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[4]_i_5 
       (.I0(valIn_data_1_reg_907[1]),
        .O(\sub_reg_1005[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[8]_i_2 
       (.I0(valIn_data_1_reg_907[8]),
        .O(\sub_reg_1005[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[8]_i_3 
       (.I0(valIn_data_1_reg_907[7]),
        .O(\sub_reg_1005[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[8]_i_4 
       (.I0(valIn_data_1_reg_907[6]),
        .O(\sub_reg_1005[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1005[8]_i_5 
       (.I0(valIn_data_1_reg_907[5]),
        .O(\sub_reg_1005[8]_i_5_n_3 ));
  FDRE \sub_reg_1005_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[0]),
        .Q(sub_reg_1005[0]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[10]),
        .Q(sub_reg_1005[10]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[11]),
        .Q(sub_reg_1005[11]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[12]),
        .Q(sub_reg_1005[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[12]_i_1 
       (.CI(\sub_reg_1005_reg[8]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[12]_i_1_n_3 ,\sub_reg_1005_reg[12]_i_1_n_4 ,\sub_reg_1005_reg[12]_i_1_n_5 ,\sub_reg_1005_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[12:9]),
        .O(sub_fu_745_p2[12:9]),
        .S({\sub_reg_1005[12]_i_2_n_3 ,\sub_reg_1005[12]_i_3_n_3 ,\sub_reg_1005[12]_i_4_n_3 ,\sub_reg_1005[12]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[13]),
        .Q(sub_reg_1005[13]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[14]),
        .Q(sub_reg_1005[14]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[15]),
        .Q(sub_reg_1005[15]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[16]),
        .Q(sub_reg_1005[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[16]_i_1 
       (.CI(\sub_reg_1005_reg[12]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[16]_i_1_n_3 ,\sub_reg_1005_reg[16]_i_1_n_4 ,\sub_reg_1005_reg[16]_i_1_n_5 ,\sub_reg_1005_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[16:13]),
        .O(sub_fu_745_p2[16:13]),
        .S({\sub_reg_1005[16]_i_2_n_3 ,\sub_reg_1005[16]_i_3_n_3 ,\sub_reg_1005[16]_i_4_n_3 ,\sub_reg_1005[16]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[17]),
        .Q(sub_reg_1005[17]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[18]),
        .Q(sub_reg_1005[18]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[19]),
        .Q(sub_reg_1005[19]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[1]),
        .Q(sub_reg_1005[1]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[20]),
        .Q(sub_reg_1005[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[20]_i_1 
       (.CI(\sub_reg_1005_reg[16]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[20]_i_1_n_3 ,\sub_reg_1005_reg[20]_i_1_n_4 ,\sub_reg_1005_reg[20]_i_1_n_5 ,\sub_reg_1005_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[20:17]),
        .O(sub_fu_745_p2[20:17]),
        .S({\sub_reg_1005[20]_i_2_n_3 ,\sub_reg_1005[20]_i_3_n_3 ,\sub_reg_1005[20]_i_4_n_3 ,\sub_reg_1005[20]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[21]),
        .Q(sub_reg_1005[21]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[22]),
        .Q(sub_reg_1005[22]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[23]),
        .Q(sub_reg_1005[23]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[24]),
        .Q(sub_reg_1005[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[24]_i_1 
       (.CI(\sub_reg_1005_reg[20]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[24]_i_1_n_3 ,\sub_reg_1005_reg[24]_i_1_n_4 ,\sub_reg_1005_reg[24]_i_1_n_5 ,\sub_reg_1005_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[24:21]),
        .O(sub_fu_745_p2[24:21]),
        .S({\sub_reg_1005[24]_i_2_n_3 ,\sub_reg_1005[24]_i_3_n_3 ,\sub_reg_1005[24]_i_4_n_3 ,\sub_reg_1005[24]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[25]),
        .Q(sub_reg_1005[25]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[26]),
        .Q(sub_reg_1005[26]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[27]),
        .Q(sub_reg_1005[27]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[28]),
        .Q(sub_reg_1005[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[28]_i_1 
       (.CI(\sub_reg_1005_reg[24]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[28]_i_1_n_3 ,\sub_reg_1005_reg[28]_i_1_n_4 ,\sub_reg_1005_reg[28]_i_1_n_5 ,\sub_reg_1005_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[28:25]),
        .O(sub_fu_745_p2[28:25]),
        .S({\sub_reg_1005[28]_i_2_n_3 ,\sub_reg_1005[28]_i_3_n_3 ,\sub_reg_1005[28]_i_4_n_3 ,\sub_reg_1005[28]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[29]),
        .Q(sub_reg_1005[29]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[2]),
        .Q(sub_reg_1005[2]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[30]),
        .Q(sub_reg_1005[30]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[31]),
        .Q(sub_reg_1005[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[31]_i_1 
       (.CI(\sub_reg_1005_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_reg_1005_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_1005_reg[31]_i_1_n_5 ,\sub_reg_1005_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,valIn_data_1_reg_907[30:29]}),
        .O({\NLW_sub_reg_1005_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_745_p2[31:29]}),
        .S({1'b0,\sub_reg_1005[31]_i_2_n_3 ,\sub_reg_1005[31]_i_3_n_3 ,\sub_reg_1005[31]_i_4_n_3 }));
  FDRE \sub_reg_1005_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[3]),
        .Q(sub_reg_1005[3]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[4]),
        .Q(sub_reg_1005[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_1005_reg[4]_i_1_n_3 ,\sub_reg_1005_reg[4]_i_1_n_4 ,\sub_reg_1005_reg[4]_i_1_n_5 ,\sub_reg_1005_reg[4]_i_1_n_6 }),
        .CYINIT(valIn_data_1_reg_907[0]),
        .DI(valIn_data_1_reg_907[4:1]),
        .O(sub_fu_745_p2[4:1]),
        .S({\sub_reg_1005[4]_i_2_n_3 ,\sub_reg_1005[4]_i_3_n_3 ,\sub_reg_1005[4]_i_4_n_3 ,\sub_reg_1005[4]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[5]),
        .Q(sub_reg_1005[5]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[6]),
        .Q(sub_reg_1005[6]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[7]),
        .Q(sub_reg_1005[7]),
        .R(1'b0));
  FDRE \sub_reg_1005_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[8]),
        .Q(sub_reg_1005[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1005_reg[8]_i_1 
       (.CI(\sub_reg_1005_reg[4]_i_1_n_3 ),
        .CO({\sub_reg_1005_reg[8]_i_1_n_3 ,\sub_reg_1005_reg[8]_i_1_n_4 ,\sub_reg_1005_reg[8]_i_1_n_5 ,\sub_reg_1005_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_907[8:5]),
        .O(sub_fu_745_p2[8:5]),
        .S({\sub_reg_1005[8]_i_2_n_3 ,\sub_reg_1005[8]_i_3_n_3 ,\sub_reg_1005[8]_i_4_n_3 ,\sub_reg_1005[8]_i_5_n_3 }));
  FDRE \sub_reg_1005_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(sub_fu_745_p2[9]),
        .Q(sub_reg_1005[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[9]),
        .Q(tmp_3_reg_1022[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[10]),
        .Q(tmp_3_reg_1022[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[11]),
        .Q(tmp_3_reg_1022[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[12]),
        .Q(tmp_3_reg_1022[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[13]),
        .Q(tmp_3_reg_1022[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[14]),
        .Q(tmp_3_reg_1022[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[15]),
        .Q(tmp_3_reg_1022[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[16]),
        .Q(tmp_3_reg_1022[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[17]),
        .Q(tmp_3_reg_1022[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[18]),
        .Q(tmp_3_reg_1022[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[0]),
        .Q(tmp_3_reg_1022[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[19]),
        .Q(tmp_3_reg_1022[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[20]),
        .Q(tmp_3_reg_1022[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[21]),
        .Q(tmp_3_reg_1022[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[22]),
        .Q(tmp_3_reg_1022[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[23]),
        .Q(tmp_3_reg_1022[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[24]),
        .Q(tmp_3_reg_1022[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[25]),
        .Q(tmp_3_reg_1022[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[26]),
        .Q(tmp_3_reg_1022[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[27]),
        .Q(tmp_3_reg_1022[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[28]),
        .Q(tmp_3_reg_1022[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[1]),
        .Q(tmp_3_reg_1022[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[29]),
        .Q(tmp_3_reg_1022[30]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[30]),
        .Q(tmp_3_reg_1022[31]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[31]),
        .Q(tmp_3_reg_1022[32]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[2]),
        .Q(tmp_3_reg_1022[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[3]),
        .Q(tmp_3_reg_1022[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[4]),
        .Q(tmp_3_reg_1022[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[5]),
        .Q(tmp_3_reg_1022[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[6]),
        .Q(tmp_3_reg_1022[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[7]),
        .Q(tmp_3_reg_1022[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_1022_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(IFMCH_curr[8]),
        .Q(tmp_3_reg_1022[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[9]),
        .Q(tmp_5_reg_1027[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[10]),
        .Q(tmp_5_reg_1027[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[11]),
        .Q(tmp_5_reg_1027[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[12]),
        .Q(tmp_5_reg_1027[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[13]),
        .Q(tmp_5_reg_1027[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[14]),
        .Q(tmp_5_reg_1027[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[15]),
        .Q(tmp_5_reg_1027[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[16]),
        .Q(tmp_5_reg_1027[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[17]),
        .Q(tmp_5_reg_1027[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[18]),
        .Q(tmp_5_reg_1027[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[0]),
        .Q(tmp_5_reg_1027[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[19]),
        .Q(tmp_5_reg_1027[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[20]),
        .Q(tmp_5_reg_1027[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[21]),
        .Q(tmp_5_reg_1027[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[22]),
        .Q(tmp_5_reg_1027[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[23]),
        .Q(tmp_5_reg_1027[24]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[24]),
        .Q(tmp_5_reg_1027[25]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[25]),
        .Q(tmp_5_reg_1027[26]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[26]),
        .Q(tmp_5_reg_1027[27]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[27]),
        .Q(tmp_5_reg_1027[28]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[28]),
        .Q(tmp_5_reg_1027[29]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[1]),
        .Q(tmp_5_reg_1027[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[29]),
        .Q(tmp_5_reg_1027[30]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[30]),
        .Q(tmp_5_reg_1027[31]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[2]),
        .Q(tmp_5_reg_1027[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[3]),
        .Q(tmp_5_reg_1027[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[4]),
        .Q(tmp_5_reg_1027[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[5]),
        .Q(tmp_5_reg_1027[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[6]),
        .Q(tmp_5_reg_1027[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[7]),
        .Q(tmp_5_reg_1027[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_1027_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(pool_out_bound_reg_968[8]),
        .Q(tmp_5_reg_1027[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln158_reg_1078[3]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_state47),
        .O(\trunc_ln158_reg_1078[3]_i_1_n_3 ));
  FDRE \trunc_ln158_reg_1078_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(xp_reg_525[0]),
        .Q(trunc_ln158_reg_1078[0]),
        .R(\trunc_ln158_reg_1078[3]_i_1_n_3 ));
  FDRE \trunc_ln158_reg_1078_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(xp_reg_525[1]),
        .Q(trunc_ln158_reg_1078[1]),
        .R(\trunc_ln158_reg_1078[3]_i_1_n_3 ));
  FDRE \trunc_ln158_reg_1078_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(xp_reg_525[2]),
        .Q(trunc_ln158_reg_1078[2]),
        .R(\trunc_ln158_reg_1078[3]_i_1_n_3 ));
  FDRE \trunc_ln158_reg_1078_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(xp_reg_525[3]),
        .Q(trunc_ln158_reg_1078[3]),
        .R(\trunc_ln158_reg_1078[3]_i_1_n_3 ));
  FDRE \valIn_data_1_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_1_reg_907[0]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_1_reg_907[10]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_1_reg_907[11]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_1_reg_907[12]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_1_reg_907[13]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_1_reg_907[14]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_1_reg_907[15]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_1_reg_907[16]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_1_reg_907[17]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_1_reg_907[18]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_1_reg_907[19]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_1_reg_907[1]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_1_reg_907[20]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_1_reg_907[21]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_1_reg_907[22]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_1_reg_907[23]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_1_reg_907[24]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_1_reg_907[25]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_1_reg_907[26]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_1_reg_907[27]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_1_reg_907[28]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_1_reg_907[29]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_1_reg_907[2]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_1_reg_907[30]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_1_reg_907[31]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_1_reg_907[3]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_1_reg_907[4]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_1_reg_907[5]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_1_reg_907[6]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_1_reg_907[7]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_1_reg_907[8]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_1_reg_907[9]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_2_reg_913[0]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_2_reg_913[10]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_2_reg_913[11]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_2_reg_913[12]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_2_reg_913[13]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_2_reg_913[14]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_2_reg_913[15]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_2_reg_913[16]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_2_reg_913[17]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_2_reg_913[18]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_2_reg_913[19]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_2_reg_913[1]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_2_reg_913[20]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_2_reg_913[21]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_2_reg_913[22]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_2_reg_913[23]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_2_reg_913[24]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_2_reg_913[25]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_2_reg_913[26]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_2_reg_913[27]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_2_reg_913[28]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_2_reg_913[29]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_2_reg_913[2]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_2_reg_913[30]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_2_reg_913[31]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_2_reg_913[3]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_2_reg_913[4]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_2_reg_913[5]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_2_reg_913[6]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_2_reg_913[7]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_2_reg_913[8]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_913_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_2_reg_913[9]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_3_reg_919[0]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_3_reg_919[10]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_3_reg_919[11]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_3_reg_919[12]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_3_reg_919[13]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_3_reg_919[14]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_3_reg_919[15]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_3_reg_919[16]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_3_reg_919[17]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_3_reg_919[18]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_3_reg_919[19]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_3_reg_919[1]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_3_reg_919[20]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_3_reg_919[21]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_3_reg_919[22]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_3_reg_919[23]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_3_reg_919[24]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_3_reg_919[25]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_3_reg_919[26]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_3_reg_919[27]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_3_reg_919[28]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_3_reg_919[29]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_3_reg_919[2]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_3_reg_919[30]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_3_reg_919[31]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_3_reg_919[3]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_3_reg_919[4]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_3_reg_919[5]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_3_reg_919[6]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_3_reg_919[7]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_3_reg_919[8]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_919_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_3_reg_919[9]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_4_reg_924[0]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_4_reg_924[10]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_4_reg_924[11]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_4_reg_924[12]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_4_reg_924[13]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_4_reg_924[14]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_4_reg_924[15]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_4_reg_924[16]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_4_reg_924[17]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_4_reg_924[18]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_4_reg_924[19]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_4_reg_924[1]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_4_reg_924[20]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_4_reg_924[21]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_4_reg_924[22]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_4_reg_924[23]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_4_reg_924[24]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_4_reg_924[25]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_4_reg_924[26]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_4_reg_924[27]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_4_reg_924[28]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_4_reg_924[29]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_4_reg_924[2]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_4_reg_924[30]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_4_reg_924[31]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_4_reg_924[3]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_4_reg_924[4]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_4_reg_924[5]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_4_reg_924[6]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_4_reg_924[7]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_4_reg_924[8]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_924_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_4_reg_924[9]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_5_reg_930[10]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_5_reg_930[11]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_5_reg_930[12]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_5_reg_930[13]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_5_reg_930[14]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_5_reg_930[15]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_5_reg_930[16]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_5_reg_930[17]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_5_reg_930[18]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_5_reg_930[19]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_5_reg_930[1]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_5_reg_930[20]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_5_reg_930[21]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_5_reg_930[22]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_5_reg_930[23]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_5_reg_930[24]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_5_reg_930[25]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_5_reg_930[26]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_5_reg_930[27]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_5_reg_930[28]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_5_reg_930[29]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_5_reg_930[2]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_5_reg_930[30]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_5_reg_930[31]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_5_reg_930[3]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_5_reg_930[4]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_5_reg_930[5]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_5_reg_930[6]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_5_reg_930[7]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_5_reg_930[8]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_930_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_5_reg_930[9]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_reg_901[0]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_reg_901[10]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_reg_901[11]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_reg_901[12]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_reg_901[13]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_reg_901[14]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_reg_901[15]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_reg_901[16]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_reg_901[17]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_reg_901[18]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_reg_901[19]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_reg_901[1]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_reg_901[20]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_reg_901[21]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_reg_901[22]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_reg_901[23]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_reg_901[24]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_reg_901[25]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_reg_901[26]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_reg_901[27]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_reg_901[28]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_reg_901[29]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_reg_901[2]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_reg_901[30]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_reg_901[31]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_reg_901[3]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_reg_901[4]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_reg_901[5]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_reg_901[6]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_reg_901[7]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_reg_901[8]),
        .R(1'b0));
  FDRE \valIn_data_reg_901_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_reg_901[9]),
        .R(1'b0));
  FDRE \xp_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[0]),
        .Q(xp_reg_525[0]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[10]),
        .Q(xp_reg_525[10]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[11]),
        .Q(xp_reg_525[11]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[12]),
        .Q(xp_reg_525[12]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[13]),
        .Q(xp_reg_525[13]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[14]),
        .Q(xp_reg_525[14]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[15]),
        .Q(xp_reg_525[15]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[16]),
        .Q(xp_reg_525[16]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[17]),
        .Q(xp_reg_525[17]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[18]),
        .Q(xp_reg_525[18]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[19]),
        .Q(xp_reg_525[19]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[1]),
        .Q(xp_reg_525[1]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[20]),
        .Q(xp_reg_525[20]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[21]),
        .Q(xp_reg_525[21]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[22]),
        .Q(xp_reg_525[22]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[23]),
        .Q(xp_reg_525[23]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[24]),
        .Q(xp_reg_525[24]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[25]),
        .Q(xp_reg_525[25]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[26]),
        .Q(xp_reg_525[26]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[27]),
        .Q(xp_reg_525[27]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[28]),
        .Q(xp_reg_525[28]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[29]),
        .Q(xp_reg_525[29]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[2]),
        .Q(xp_reg_525[2]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[30]),
        .Q(xp_reg_525[30]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[3]),
        .Q(xp_reg_525[3]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[4]),
        .Q(xp_reg_525[4]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[5]),
        .Q(xp_reg_525[5]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[6]),
        .Q(xp_reg_525[6]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[7]),
        .Q(xp_reg_525[7]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[8]),
        .Q(xp_reg_525[8]),
        .R(indvar_flatten6_reg_514));
  FDRE \xp_reg_525_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1083[9]),
        .Q(xp_reg_525[9]),
        .R(indvar_flatten6_reg_514));
  LUT1 #(
    .INIT(2'h1)) 
    \yp_fu_222[0]_i_1 
       (.I0(zext_ln156_reg_1065[0]),
        .O(yp_1_fu_883_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[0]),
        .Q(yp_fu_222[0]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[10]),
        .Q(yp_fu_222[10]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[11]),
        .Q(yp_fu_222[11]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[12]),
        .Q(yp_fu_222[12]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[12]_i_1 
       (.CI(\yp_fu_222_reg[8]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[12]_i_1_n_3 ,\yp_fu_222_reg[12]_i_1_n_4 ,\yp_fu_222_reg[12]_i_1_n_5 ,\yp_fu_222_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[12:9]),
        .S(zext_ln156_reg_1065[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[13]),
        .Q(yp_fu_222[13]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[14]),
        .Q(yp_fu_222[14]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[15]),
        .Q(yp_fu_222[15]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[16]),
        .Q(yp_fu_222[16]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[16]_i_1 
       (.CI(\yp_fu_222_reg[12]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[16]_i_1_n_3 ,\yp_fu_222_reg[16]_i_1_n_4 ,\yp_fu_222_reg[16]_i_1_n_5 ,\yp_fu_222_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[16:13]),
        .S(zext_ln156_reg_1065[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[17]),
        .Q(yp_fu_222[17]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[18]),
        .Q(yp_fu_222[18]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[19]),
        .Q(yp_fu_222[19]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[1]),
        .Q(yp_fu_222[1]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[20]),
        .Q(yp_fu_222[20]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[20]_i_1 
       (.CI(\yp_fu_222_reg[16]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[20]_i_1_n_3 ,\yp_fu_222_reg[20]_i_1_n_4 ,\yp_fu_222_reg[20]_i_1_n_5 ,\yp_fu_222_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[20:17]),
        .S(zext_ln156_reg_1065[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[21]),
        .Q(yp_fu_222[21]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[22]),
        .Q(yp_fu_222[22]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[23]),
        .Q(yp_fu_222[23]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[24]),
        .Q(yp_fu_222[24]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[24]_i_1 
       (.CI(\yp_fu_222_reg[20]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[24]_i_1_n_3 ,\yp_fu_222_reg[24]_i_1_n_4 ,\yp_fu_222_reg[24]_i_1_n_5 ,\yp_fu_222_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[24:21]),
        .S(zext_ln156_reg_1065[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[25]),
        .Q(yp_fu_222[25]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[26]),
        .Q(yp_fu_222[26]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[27]),
        .Q(yp_fu_222[27]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[28]),
        .Q(yp_fu_222[28]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[28]_i_1 
       (.CI(\yp_fu_222_reg[24]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[28]_i_1_n_3 ,\yp_fu_222_reg[28]_i_1_n_4 ,\yp_fu_222_reg[28]_i_1_n_5 ,\yp_fu_222_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[28:25]),
        .S(zext_ln156_reg_1065[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[29]),
        .Q(yp_fu_222[29]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[2]),
        .Q(yp_fu_222[2]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[30]),
        .Q(yp_fu_222[30]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[30]_i_1 
       (.CI(\yp_fu_222_reg[28]_i_1_n_3 ),
        .CO({\NLW_yp_fu_222_reg[30]_i_1_CO_UNCONNECTED [3:1],\yp_fu_222_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yp_fu_222_reg[30]_i_1_O_UNCONNECTED [3:2],yp_1_fu_883_p2[30:29]}),
        .S({1'b0,1'b0,zext_ln156_reg_1065[30:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[3]),
        .Q(yp_fu_222[3]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[4]),
        .Q(yp_fu_222[4]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\yp_fu_222_reg[4]_i_1_n_3 ,\yp_fu_222_reg[4]_i_1_n_4 ,\yp_fu_222_reg[4]_i_1_n_5 ,\yp_fu_222_reg[4]_i_1_n_6 }),
        .CYINIT(zext_ln156_reg_1065[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[4:1]),
        .S(zext_ln156_reg_1065[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[5]),
        .Q(yp_fu_222[5]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[6]),
        .Q(yp_fu_222[6]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[7]),
        .Q(yp_fu_222[7]),
        .R(ap_NS_fsm[44]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[8]),
        .Q(yp_fu_222[8]),
        .R(ap_NS_fsm[44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_222_reg[8]_i_1 
       (.CI(\yp_fu_222_reg[4]_i_1_n_3 ),
        .CO({\yp_fu_222_reg[8]_i_1_n_3 ,\yp_fu_222_reg[8]_i_1_n_4 ,\yp_fu_222_reg[8]_i_1_n_5 ,\yp_fu_222_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_883_p2[8:5]),
        .S(zext_ln156_reg_1065[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_222_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_883_p2[9]),
        .Q(yp_fu_222[9]),
        .R(ap_NS_fsm[44]));
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln156_reg_1065[30]_i_1 
       (.I0(p_0_in0_out),
        .I1(ap_CS_fsm_state46),
        .O(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[0]),
        .Q(zext_ln156_reg_1065[0]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[10]),
        .Q(zext_ln156_reg_1065[10]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[11]),
        .Q(zext_ln156_reg_1065[11]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[12]),
        .Q(zext_ln156_reg_1065[12]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[13]),
        .Q(zext_ln156_reg_1065[13]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[14]),
        .Q(zext_ln156_reg_1065[14]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[15]),
        .Q(zext_ln156_reg_1065[15]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[16]),
        .Q(zext_ln156_reg_1065[16]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[17]),
        .Q(zext_ln156_reg_1065[17]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[18]),
        .Q(zext_ln156_reg_1065[18]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[19]),
        .Q(zext_ln156_reg_1065[19]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[1]),
        .Q(zext_ln156_reg_1065[1]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[20]),
        .Q(zext_ln156_reg_1065[20]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[21]),
        .Q(zext_ln156_reg_1065[21]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[22]),
        .Q(zext_ln156_reg_1065[22]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[23]),
        .Q(zext_ln156_reg_1065[23]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[24]),
        .Q(zext_ln156_reg_1065[24]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[25]),
        .Q(zext_ln156_reg_1065[25]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[26]),
        .Q(zext_ln156_reg_1065[26]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[27]),
        .Q(zext_ln156_reg_1065[27]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[28]),
        .Q(zext_ln156_reg_1065[28]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[29]),
        .Q(zext_ln156_reg_1065[29]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[2]),
        .Q(zext_ln156_reg_1065[2]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[30]),
        .Q(zext_ln156_reg_1065[30]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[3]),
        .Q(zext_ln156_reg_1065[3]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[4]),
        .Q(zext_ln156_reg_1065[4]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[5]),
        .Q(zext_ln156_reg_1065[5]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[6]),
        .Q(zext_ln156_reg_1065[6]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[7]),
        .Q(zext_ln156_reg_1065[7]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[8]),
        .Q(zext_ln156_reg_1065[8]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1065_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state46),
        .D(yp_fu_222[9]),
        .Q(zext_ln156_reg_1065[9]),
        .R(\zext_ln156_reg_1065[30]_i_1_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_acc_RAM_2P_LUTRAM_1R1W
   (\ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \ap_CS_fsm_reg[49] ,
    O35,
    q1,
    Q,
    ap_clk,
    d1,
    p_0_in,
    address1,
    D,
    E,
    \q1_reg[31]_0 );
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[11]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[17]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \ap_CS_fsm_reg[49] ;
  output [31:0]O35;
  output [31:0]q1;
  input [33:0]Q;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]address1;
  input [4:0]D;
  input [0:0]E;
  input [0:0]\q1_reg[31]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]O35;
  wire [33:0]Q;
  wire [4:0]address1;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [0:0]\q1_reg[31]_0 ;
  wire ram_reg_0_31_0_0_i_36_n_3;
  wire ram_reg_0_31_0_0_i_37_n_3;
  wire ram_reg_0_31_0_0_i_38_n_3;
  wire ram_reg_0_31_0_0_i_39_n_3;
  wire ram_reg_0_31_0_0_i_41_n_3;
  wire ram_reg_0_31_0_0_i_42_n_3;
  wire ram_reg_0_31_0_0_i_46_n_3;
  wire ram_reg_0_31_0_0_i_47_n_3;
  wire ram_reg_0_31_0_0_i_48_n_3;
  wire ram_reg_0_31_0_0_i_49_n_3;
  wire ram_reg_0_31_0_0_i_50_n_3;
  wire ram_reg_0_31_0_0_i_51_n_3;
  wire ram_reg_0_31_0_0_i_52_n_3;
  wire ram_reg_0_31_0_0_i_53_n_3;
  wire ram_reg_0_31_0_0_i_55_n_3;
  wire ram_reg_0_31_0_0_i_56_n_3;
  wire ram_reg_0_31_0_0_n_3;
  wire ram_reg_0_31_10_10_n_3;
  wire ram_reg_0_31_11_11_n_3;
  wire ram_reg_0_31_12_12_n_3;
  wire ram_reg_0_31_13_13_n_3;
  wire ram_reg_0_31_14_14_n_3;
  wire ram_reg_0_31_15_15_n_3;
  wire ram_reg_0_31_16_16_n_3;
  wire ram_reg_0_31_17_17_n_3;
  wire ram_reg_0_31_18_18_n_3;
  wire ram_reg_0_31_19_19_n_3;
  wire ram_reg_0_31_1_1_n_3;
  wire ram_reg_0_31_20_20_n_3;
  wire ram_reg_0_31_21_21_n_3;
  wire ram_reg_0_31_22_22_n_3;
  wire ram_reg_0_31_23_23_n_3;
  wire ram_reg_0_31_24_24_n_3;
  wire ram_reg_0_31_25_25_n_3;
  wire ram_reg_0_31_26_26_n_3;
  wire ram_reg_0_31_27_27_n_3;
  wire ram_reg_0_31_28_28_n_3;
  wire ram_reg_0_31_29_29_n_3;
  wire ram_reg_0_31_2_2_n_3;
  wire ram_reg_0_31_30_30_n_3;
  wire ram_reg_0_31_31_31_n_3;
  wire ram_reg_0_31_3_3_n_3;
  wire ram_reg_0_31_4_4_n_3;
  wire ram_reg_0_31_5_5_n_3;
  wire ram_reg_0_31_6_6_n_3;
  wire ram_reg_0_31_7_7_n_3;
  wire ram_reg_0_31_8_8_n_3;
  wire ram_reg_0_31_9_9_n_3;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_0_n_3),
        .Q(O35[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_10_10_n_3),
        .Q(O35[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_11_11_n_3),
        .Q(O35[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_12_n_3),
        .Q(O35[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_13_13_n_3),
        .Q(O35[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_14_14_n_3),
        .Q(O35[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_15_15_n_3),
        .Q(O35[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_16_16_n_3),
        .Q(O35[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_17_17_n_3),
        .Q(O35[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_18_n_3),
        .Q(O35[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_19_19_n_3),
        .Q(O35[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_1_1_n_3),
        .Q(O35[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_20_20_n_3),
        .Q(O35[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_21_21_n_3),
        .Q(O35[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_22_22_n_3),
        .Q(O35[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_23_23_n_3),
        .Q(O35[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_24_n_3),
        .Q(O35[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_25_25_n_3),
        .Q(O35[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_26_26_n_3),
        .Q(O35[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_27_27_n_3),
        .Q(O35[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_28_28_n_3),
        .Q(O35[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_29_29_n_3),
        .Q(O35[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_2_2_n_3),
        .Q(O35[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_30_n_3),
        .Q(O35[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_31_31_n_3),
        .Q(O35[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_3_3_n_3),
        .Q(O35[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_4_4_n_3),
        .Q(O35[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_5_5_n_3),
        .Q(O35[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_6_n_3),
        .Q(O35[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_7_7_n_3),
        .Q(O35[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_8_8_n_3),
        .Q(O35[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_9_9_n_3),
        .Q(O35[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \q1[31]_i_2 
       (.I0(Q[33]),
        .I1(Q[32]),
        .O(\ap_CS_fsm_reg[50] ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[10]),
        .Q(q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[11]),
        .Q(q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[12]),
        .Q(q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[13]),
        .Q(q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[14]),
        .Q(q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[15]),
        .Q(q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[16]),
        .Q(q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[17]),
        .Q(q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[18]),
        .Q(q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[19]),
        .Q(q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[20]),
        .Q(q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[21]),
        .Q(q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[22]),
        .Q(q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[23]),
        .Q(q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[24]),
        .Q(q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[25]),
        .Q(q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[26]),
        .Q(q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[27]),
        .Q(q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[28]),
        .Q(q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[29]),
        .Q(q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[30]),
        .Q(q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[31]),
        .Q(q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[8]),
        .Q(q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[9]),
        .Q(q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[0]),
        .DPO(ram_reg_0_31_0_0_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    ram_reg_0_31_0_0_i_10
       (.I0(ram_reg_0_31_0_0_i_36_n_3),
        .I1(ram_reg_0_31_0_0_i_37_n_3),
        .I2(ram_reg_0_31_0_0_i_38_n_3),
        .I3(\ap_CS_fsm_reg[11]_0 ),
        .I4(Q[6]),
        .I5(ram_reg_0_31_0_0_i_39_n_3),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hFEEEFEFEFEEEFEEE)) 
    ram_reg_0_31_0_0_i_12
       (.I0(\ap_CS_fsm_reg[32] ),
        .I1(ram_reg_0_31_0_0_i_41_n_3),
        .I2(ram_reg_0_31_0_0_i_42_n_3),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    ram_reg_0_31_0_0_i_13
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\ap_CS_fsm_reg[16] ),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_31_0_0_i_14
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    ram_reg_0_31_0_0_i_16
       (.I0(ram_reg_0_31_0_0_i_46_n_3),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(ram_reg_0_31_0_0_i_47_n_3),
        .O(\ap_CS_fsm_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_31_0_0_i_17
       (.I0(ram_reg_0_31_0_0_i_48_n_3),
        .I1(\ap_CS_fsm_reg[32] ),
        .I2(Q[31]),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAFE)) 
    ram_reg_0_31_0_0_i_18
       (.I0(\ap_CS_fsm_reg[23] ),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(\ap_CS_fsm_reg[28] ),
        .I4(Q[23]),
        .I5(Q[22]),
        .O(\ap_CS_fsm_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_0_31_0_0_i_19
       (.I0(\ap_CS_fsm_reg[16] ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBFFBBFB)) 
    ram_reg_0_31_0_0_i_21
       (.I0(ram_reg_0_31_0_0_i_46_n_3),
        .I1(ram_reg_0_31_0_0_i_49_n_3),
        .I2(Q[9]),
        .I3(ram_reg_0_31_0_0_i_50_n_3),
        .I4(Q[8]),
        .I5(Q[14]),
        .O(\ap_CS_fsm_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h2222202022222022)) 
    ram_reg_0_31_0_0_i_22
       (.I0(\ap_CS_fsm_reg[32] ),
        .I1(ram_reg_0_31_0_0_i_51_n_3),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(Q[29]),
        .I5(Q[26]),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_24
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    ram_reg_0_31_0_0_i_25
       (.I0(ram_reg_0_31_0_0_i_46_n_3),
        .I1(ram_reg_0_31_0_0_i_49_n_3),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\ap_CS_fsm_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_26
       (.I0(Q[20]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .O(\ap_CS_fsm_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_0_31_0_0_i_27
       (.I0(\ap_CS_fsm_reg[32] ),
        .I1(\ap_CS_fsm_reg[25]_0 ),
        .I2(Q[15]),
        .O(\ap_CS_fsm_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_31_0_0_i_28
       (.I0(\ap_CS_fsm_reg[32] ),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[31]),
        .I4(Q[30]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_29
       (.I0(ram_reg_0_31_0_0_i_52_n_3),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(Q[31]),
        .I5(Q[30]),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_31_0_0_i_30
       (.I0(ram_reg_0_31_0_0_i_49_n_3),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[8]),
        .O(\ap_CS_fsm_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_32
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_0_31_0_0_i_33
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(ram_reg_0_31_0_0_i_42_n_3),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_0_31_0_0_i_34
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(ram_reg_0_31_0_0_i_53_n_3),
        .I4(ram_reg_0_31_0_0_i_49_n_3),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_36
       (.I0(Q[15]),
        .I1(Q[25]),
        .I2(Q[2]),
        .I3(ram_reg_0_31_0_0_i_50_n_3),
        .I4(Q[9]),
        .I5(Q[21]),
        .O(ram_reg_0_31_0_0_i_36_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_37
       (.I0(Q[16]),
        .I1(Q[24]),
        .I2(ram_reg_0_31_0_0_i_51_n_3),
        .I3(Q[22]),
        .I4(Q[12]),
        .I5(ram_reg_0_31_0_0_i_55_n_3),
        .O(ram_reg_0_31_0_0_i_37_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_38
       (.I0(Q[26]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .O(ram_reg_0_31_0_0_i_38_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_39
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[23]),
        .I3(ram_reg_0_31_0_0_i_56_n_3),
        .I4(Q[17]),
        .O(ram_reg_0_31_0_0_i_39_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hCFCDCFCC)) 
    ram_reg_0_31_0_0_i_41
       (.I0(Q[20]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(Q[19]),
        .O(ram_reg_0_31_0_0_i_41_n_3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_31_0_0_i_42
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[20]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[21]),
        .O(ram_reg_0_31_0_0_i_42_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_31_0_0_i_44
       (.I0(Q[32]),
        .I1(Q[33]),
        .O(\ap_CS_fsm_reg[49] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    ram_reg_0_31_0_0_i_46
       (.I0(Q[15]),
        .I1(ram_reg_0_31_0_0_i_42_n_3),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(ram_reg_0_31_0_0_i_46_n_3));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_31_0_0_i_47
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(ram_reg_0_31_0_0_i_47_n_3));
  LUT6 #(
    .INIT(64'hAAAAFFAFAAAAFFAB)) 
    ram_reg_0_31_0_0_i_48
       (.I0(Q[30]),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[29]),
        .I5(Q[26]),
        .O(ram_reg_0_31_0_0_i_48_n_3));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_31_0_0_i_49
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(ram_reg_0_31_0_0_i_49_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_50
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(ram_reg_0_31_0_0_i_50_n_3));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_51
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(ram_reg_0_31_0_0_i_51_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_31_0_0_i_52
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[29]),
        .O(ram_reg_0_31_0_0_i_52_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_31_0_0_i_53
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(Q[10]),
        .O(ram_reg_0_31_0_0_i_53_n_3));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_31_0_0_i_55
       (.I0(Q[14]),
        .I1(Q[13]),
        .O(ram_reg_0_31_0_0_i_55_n_3));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_31_0_0_i_56
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_reg_0_31_0_0_i_56_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_8
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[33]),
        .I4(Q[32]),
        .O(\ap_CS_fsm_reg[8] ));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D ram_reg_0_31_10_10
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[10]),
        .DPO(ram_reg_0_31_10_10_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D ram_reg_0_31_11_11
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[11]),
        .DPO(ram_reg_0_31_11_11_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D ram_reg_0_31_12_12
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[12]),
        .DPO(ram_reg_0_31_12_12_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D ram_reg_0_31_13_13
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[13]),
        .DPO(ram_reg_0_31_13_13_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D ram_reg_0_31_14_14
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[14]),
        .DPO(ram_reg_0_31_14_14_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D ram_reg_0_31_15_15
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[15]),
        .DPO(ram_reg_0_31_15_15_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D ram_reg_0_31_16_16
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[16]),
        .DPO(ram_reg_0_31_16_16_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D ram_reg_0_31_17_17
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[17]),
        .DPO(ram_reg_0_31_17_17_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D ram_reg_0_31_18_18
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[18]),
        .DPO(ram_reg_0_31_18_18_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D ram_reg_0_31_19_19
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[19]),
        .DPO(ram_reg_0_31_19_19_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[1]),
        .DPO(ram_reg_0_31_1_1_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D ram_reg_0_31_20_20
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[20]),
        .DPO(ram_reg_0_31_20_20_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D ram_reg_0_31_21_21
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[21]),
        .DPO(ram_reg_0_31_21_21_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D ram_reg_0_31_22_22
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[22]),
        .DPO(ram_reg_0_31_22_22_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D ram_reg_0_31_23_23
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[23]),
        .DPO(ram_reg_0_31_23_23_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D ram_reg_0_31_24_24
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[24]),
        .DPO(ram_reg_0_31_24_24_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D ram_reg_0_31_25_25
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[25]),
        .DPO(ram_reg_0_31_25_25_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D ram_reg_0_31_26_26
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[26]),
        .DPO(ram_reg_0_31_26_26_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D ram_reg_0_31_27_27
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[27]),
        .DPO(ram_reg_0_31_27_27_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D ram_reg_0_31_28_28
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[28]),
        .DPO(ram_reg_0_31_28_28_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D ram_reg_0_31_29_29
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[29]),
        .DPO(ram_reg_0_31_29_29_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[2]),
        .DPO(ram_reg_0_31_2_2_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D ram_reg_0_31_30_30
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_30_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_31_31
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_31_31_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[3]),
        .DPO(ram_reg_0_31_3_3_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[4]),
        .DPO(ram_reg_0_31_4_4_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[5]),
        .DPO(ram_reg_0_31_5_5_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[6]),
        .DPO(ram_reg_0_31_6_6_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[7]),
        .DPO(ram_reg_0_31_7_7_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D ram_reg_0_31_8_8
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[8]),
        .DPO(ram_reg_0_31_8_8_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D ram_reg_0_31_9_9
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .D(d1[9]),
        .DPO(ram_reg_0_31_9_9_n_3),
        .DPRA0(D[0]),
        .DPRA1(D[1]),
        .DPRA2(D[2]),
        .DPRA3(D[3]),
        .DPRA4(D[4]),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W
   (O29,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O29;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O29;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O29[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O29[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O29[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O29[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O29[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O29[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O29[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O29[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O29[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O29[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O29[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O29[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O29[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O29[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O29[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O29[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O29[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O29[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O29[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O29[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O29[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O29[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O29[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O29[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O29[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O29[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O29[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O29[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O29[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O29[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O29[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O29[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_10_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_0
   (\trunc_ln158_reg_1078_reg[2] ,
    O30,
    \trunc_ln158_reg_1078_reg[2]_0 ,
    \trunc_ln158_reg_1078_reg[2]_1 ,
    \trunc_ln158_reg_1078_reg[2]_2 ,
    \trunc_ln158_reg_1078_reg[2]_3 ,
    \trunc_ln158_reg_1078_reg[2]_4 ,
    \trunc_ln158_reg_1078_reg[2]_5 ,
    \trunc_ln158_reg_1078_reg[2]_6 ,
    \trunc_ln158_reg_1078_reg[2]_7 ,
    \trunc_ln158_reg_1078_reg[2]_8 ,
    \trunc_ln158_reg_1078_reg[2]_9 ,
    \trunc_ln158_reg_1078_reg[2]_10 ,
    \trunc_ln158_reg_1078_reg[2]_11 ,
    \trunc_ln158_reg_1078_reg[2]_12 ,
    \trunc_ln158_reg_1078_reg[2]_13 ,
    \trunc_ln158_reg_1078_reg[2]_14 ,
    \trunc_ln158_reg_1078_reg[2]_15 ,
    \trunc_ln158_reg_1078_reg[2]_16 ,
    \trunc_ln158_reg_1078_reg[2]_17 ,
    \trunc_ln158_reg_1078_reg[2]_18 ,
    \trunc_ln158_reg_1078_reg[2]_19 ,
    \trunc_ln158_reg_1078_reg[2]_20 ,
    \trunc_ln158_reg_1078_reg[2]_21 ,
    \trunc_ln158_reg_1078_reg[2]_22 ,
    \trunc_ln158_reg_1078_reg[2]_23 ,
    \trunc_ln158_reg_1078_reg[2]_24 ,
    \trunc_ln158_reg_1078_reg[2]_25 ,
    \trunc_ln158_reg_1078_reg[2]_26 ,
    \trunc_ln158_reg_1078_reg[2]_27 ,
    \trunc_ln158_reg_1078_reg[2]_28 ,
    \trunc_ln158_reg_1078_reg[2]_29 ,
    \trunc_ln158_reg_1078_reg[2]_30 ,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    trunc_ln158_reg_1078,
    \tmp_1_reg_668_reg[0] ,
    O29,
    Q,
    \tmp_1_reg_668_reg[31]_i_3_0 ,
    \tmp_1_reg_668_reg[1] ,
    \tmp_1_reg_668_reg[2] ,
    \tmp_1_reg_668_reg[3] ,
    \tmp_1_reg_668_reg[4] ,
    \tmp_1_reg_668_reg[5] ,
    \tmp_1_reg_668_reg[6] ,
    \tmp_1_reg_668_reg[7] ,
    \tmp_1_reg_668_reg[8] ,
    \tmp_1_reg_668_reg[9] ,
    \tmp_1_reg_668_reg[10] ,
    \tmp_1_reg_668_reg[11] ,
    \tmp_1_reg_668_reg[12] ,
    \tmp_1_reg_668_reg[13] ,
    \tmp_1_reg_668_reg[14] ,
    \tmp_1_reg_668_reg[15] ,
    \tmp_1_reg_668_reg[16] ,
    \tmp_1_reg_668_reg[17] ,
    \tmp_1_reg_668_reg[18] ,
    \tmp_1_reg_668_reg[19] ,
    \tmp_1_reg_668_reg[20] ,
    \tmp_1_reg_668_reg[21] ,
    \tmp_1_reg_668_reg[22] ,
    \tmp_1_reg_668_reg[23] ,
    \tmp_1_reg_668_reg[24] ,
    \tmp_1_reg_668_reg[25] ,
    \tmp_1_reg_668_reg[26] ,
    \tmp_1_reg_668_reg[27] ,
    \tmp_1_reg_668_reg[28] ,
    \tmp_1_reg_668_reg[29] ,
    \tmp_1_reg_668_reg[30] ,
    \tmp_1_reg_668_reg[31] ,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output \trunc_ln158_reg_1078_reg[2] ;
  output [31:0]O30;
  output \trunc_ln158_reg_1078_reg[2]_0 ;
  output \trunc_ln158_reg_1078_reg[2]_1 ;
  output \trunc_ln158_reg_1078_reg[2]_2 ;
  output \trunc_ln158_reg_1078_reg[2]_3 ;
  output \trunc_ln158_reg_1078_reg[2]_4 ;
  output \trunc_ln158_reg_1078_reg[2]_5 ;
  output \trunc_ln158_reg_1078_reg[2]_6 ;
  output \trunc_ln158_reg_1078_reg[2]_7 ;
  output \trunc_ln158_reg_1078_reg[2]_8 ;
  output \trunc_ln158_reg_1078_reg[2]_9 ;
  output \trunc_ln158_reg_1078_reg[2]_10 ;
  output \trunc_ln158_reg_1078_reg[2]_11 ;
  output \trunc_ln158_reg_1078_reg[2]_12 ;
  output \trunc_ln158_reg_1078_reg[2]_13 ;
  output \trunc_ln158_reg_1078_reg[2]_14 ;
  output \trunc_ln158_reg_1078_reg[2]_15 ;
  output \trunc_ln158_reg_1078_reg[2]_16 ;
  output \trunc_ln158_reg_1078_reg[2]_17 ;
  output \trunc_ln158_reg_1078_reg[2]_18 ;
  output \trunc_ln158_reg_1078_reg[2]_19 ;
  output \trunc_ln158_reg_1078_reg[2]_20 ;
  output \trunc_ln158_reg_1078_reg[2]_21 ;
  output \trunc_ln158_reg_1078_reg[2]_22 ;
  output \trunc_ln158_reg_1078_reg[2]_23 ;
  output \trunc_ln158_reg_1078_reg[2]_24 ;
  output \trunc_ln158_reg_1078_reg[2]_25 ;
  output \trunc_ln158_reg_1078_reg[2]_26 ;
  output \trunc_ln158_reg_1078_reg[2]_27 ;
  output \trunc_ln158_reg_1078_reg[2]_28 ;
  output \trunc_ln158_reg_1078_reg[2]_29 ;
  output \trunc_ln158_reg_1078_reg[2]_30 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [2:0]trunc_ln158_reg_1078;
  input \tmp_1_reg_668_reg[0] ;
  input [31:0]O29;
  input [31:0]Q;
  input [31:0]\tmp_1_reg_668_reg[31]_i_3_0 ;
  input \tmp_1_reg_668_reg[1] ;
  input \tmp_1_reg_668_reg[2] ;
  input \tmp_1_reg_668_reg[3] ;
  input \tmp_1_reg_668_reg[4] ;
  input \tmp_1_reg_668_reg[5] ;
  input \tmp_1_reg_668_reg[6] ;
  input \tmp_1_reg_668_reg[7] ;
  input \tmp_1_reg_668_reg[8] ;
  input \tmp_1_reg_668_reg[9] ;
  input \tmp_1_reg_668_reg[10] ;
  input \tmp_1_reg_668_reg[11] ;
  input \tmp_1_reg_668_reg[12] ;
  input \tmp_1_reg_668_reg[13] ;
  input \tmp_1_reg_668_reg[14] ;
  input \tmp_1_reg_668_reg[15] ;
  input \tmp_1_reg_668_reg[16] ;
  input \tmp_1_reg_668_reg[17] ;
  input \tmp_1_reg_668_reg[18] ;
  input \tmp_1_reg_668_reg[19] ;
  input \tmp_1_reg_668_reg[20] ;
  input \tmp_1_reg_668_reg[21] ;
  input \tmp_1_reg_668_reg[22] ;
  input \tmp_1_reg_668_reg[23] ;
  input \tmp_1_reg_668_reg[24] ;
  input \tmp_1_reg_668_reg[25] ;
  input \tmp_1_reg_668_reg[26] ;
  input \tmp_1_reg_668_reg[27] ;
  input \tmp_1_reg_668_reg[28] ;
  input \tmp_1_reg_668_reg[29] ;
  input \tmp_1_reg_668_reg[30] ;
  input \tmp_1_reg_668_reg[31] ;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O29;
  wire [31:0]O30;
  wire [31:0]Q;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire \tmp_1_reg_668[0]_i_6_n_3 ;
  wire \tmp_1_reg_668[10]_i_6_n_3 ;
  wire \tmp_1_reg_668[11]_i_6_n_3 ;
  wire \tmp_1_reg_668[12]_i_6_n_3 ;
  wire \tmp_1_reg_668[13]_i_6_n_3 ;
  wire \tmp_1_reg_668[14]_i_6_n_3 ;
  wire \tmp_1_reg_668[15]_i_6_n_3 ;
  wire \tmp_1_reg_668[16]_i_6_n_3 ;
  wire \tmp_1_reg_668[17]_i_6_n_3 ;
  wire \tmp_1_reg_668[18]_i_6_n_3 ;
  wire \tmp_1_reg_668[19]_i_6_n_3 ;
  wire \tmp_1_reg_668[1]_i_6_n_3 ;
  wire \tmp_1_reg_668[20]_i_6_n_3 ;
  wire \tmp_1_reg_668[21]_i_6_n_3 ;
  wire \tmp_1_reg_668[22]_i_6_n_3 ;
  wire \tmp_1_reg_668[23]_i_6_n_3 ;
  wire \tmp_1_reg_668[24]_i_6_n_3 ;
  wire \tmp_1_reg_668[25]_i_6_n_3 ;
  wire \tmp_1_reg_668[26]_i_6_n_3 ;
  wire \tmp_1_reg_668[27]_i_6_n_3 ;
  wire \tmp_1_reg_668[28]_i_6_n_3 ;
  wire \tmp_1_reg_668[29]_i_6_n_3 ;
  wire \tmp_1_reg_668[2]_i_6_n_3 ;
  wire \tmp_1_reg_668[30]_i_6_n_3 ;
  wire \tmp_1_reg_668[31]_i_6_n_3 ;
  wire \tmp_1_reg_668[3]_i_6_n_3 ;
  wire \tmp_1_reg_668[4]_i_6_n_3 ;
  wire \tmp_1_reg_668[5]_i_6_n_3 ;
  wire \tmp_1_reg_668[6]_i_6_n_3 ;
  wire \tmp_1_reg_668[7]_i_6_n_3 ;
  wire \tmp_1_reg_668[8]_i_6_n_3 ;
  wire \tmp_1_reg_668[9]_i_6_n_3 ;
  wire \tmp_1_reg_668_reg[0] ;
  wire \tmp_1_reg_668_reg[10] ;
  wire \tmp_1_reg_668_reg[11] ;
  wire \tmp_1_reg_668_reg[12] ;
  wire \tmp_1_reg_668_reg[13] ;
  wire \tmp_1_reg_668_reg[14] ;
  wire \tmp_1_reg_668_reg[15] ;
  wire \tmp_1_reg_668_reg[16] ;
  wire \tmp_1_reg_668_reg[17] ;
  wire \tmp_1_reg_668_reg[18] ;
  wire \tmp_1_reg_668_reg[19] ;
  wire \tmp_1_reg_668_reg[1] ;
  wire \tmp_1_reg_668_reg[20] ;
  wire \tmp_1_reg_668_reg[21] ;
  wire \tmp_1_reg_668_reg[22] ;
  wire \tmp_1_reg_668_reg[23] ;
  wire \tmp_1_reg_668_reg[24] ;
  wire \tmp_1_reg_668_reg[25] ;
  wire \tmp_1_reg_668_reg[26] ;
  wire \tmp_1_reg_668_reg[27] ;
  wire \tmp_1_reg_668_reg[28] ;
  wire \tmp_1_reg_668_reg[29] ;
  wire \tmp_1_reg_668_reg[2] ;
  wire \tmp_1_reg_668_reg[30] ;
  wire \tmp_1_reg_668_reg[31] ;
  wire [31:0]\tmp_1_reg_668_reg[31]_i_3_0 ;
  wire \tmp_1_reg_668_reg[3] ;
  wire \tmp_1_reg_668_reg[4] ;
  wire \tmp_1_reg_668_reg[5] ;
  wire \tmp_1_reg_668_reg[6] ;
  wire \tmp_1_reg_668_reg[7] ;
  wire \tmp_1_reg_668_reg[8] ;
  wire \tmp_1_reg_668_reg[9] ;
  wire [2:0]trunc_ln158_reg_1078;
  wire \trunc_ln158_reg_1078_reg[2] ;
  wire \trunc_ln158_reg_1078_reg[2]_0 ;
  wire \trunc_ln158_reg_1078_reg[2]_1 ;
  wire \trunc_ln158_reg_1078_reg[2]_10 ;
  wire \trunc_ln158_reg_1078_reg[2]_11 ;
  wire \trunc_ln158_reg_1078_reg[2]_12 ;
  wire \trunc_ln158_reg_1078_reg[2]_13 ;
  wire \trunc_ln158_reg_1078_reg[2]_14 ;
  wire \trunc_ln158_reg_1078_reg[2]_15 ;
  wire \trunc_ln158_reg_1078_reg[2]_16 ;
  wire \trunc_ln158_reg_1078_reg[2]_17 ;
  wire \trunc_ln158_reg_1078_reg[2]_18 ;
  wire \trunc_ln158_reg_1078_reg[2]_19 ;
  wire \trunc_ln158_reg_1078_reg[2]_2 ;
  wire \trunc_ln158_reg_1078_reg[2]_20 ;
  wire \trunc_ln158_reg_1078_reg[2]_21 ;
  wire \trunc_ln158_reg_1078_reg[2]_22 ;
  wire \trunc_ln158_reg_1078_reg[2]_23 ;
  wire \trunc_ln158_reg_1078_reg[2]_24 ;
  wire \trunc_ln158_reg_1078_reg[2]_25 ;
  wire \trunc_ln158_reg_1078_reg[2]_26 ;
  wire \trunc_ln158_reg_1078_reg[2]_27 ;
  wire \trunc_ln158_reg_1078_reg[2]_28 ;
  wire \trunc_ln158_reg_1078_reg[2]_29 ;
  wire \trunc_ln158_reg_1078_reg[2]_3 ;
  wire \trunc_ln158_reg_1078_reg[2]_30 ;
  wire \trunc_ln158_reg_1078_reg[2]_4 ;
  wire \trunc_ln158_reg_1078_reg[2]_5 ;
  wire \trunc_ln158_reg_1078_reg[2]_6 ;
  wire \trunc_ln158_reg_1078_reg[2]_7 ;
  wire \trunc_ln158_reg_1078_reg[2]_8 ;
  wire \trunc_ln158_reg_1078_reg[2]_9 ;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O30[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O30[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O30[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O30[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O30[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O30[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O30[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O30[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O30[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O30[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O30[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O30[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O30[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O30[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O30[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O30[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O30[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O30[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O30[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O30[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O30[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O30[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O30[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O30[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O30[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O30[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O30[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O30[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O30[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O30[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O30[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O30[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_11_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[0]_i_6 
       (.I0(O30[0]),
        .I1(O29[0]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[0]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [0]),
        .O(\tmp_1_reg_668[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[10]_i_6 
       (.I0(O30[10]),
        .I1(O29[10]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[10]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [10]),
        .O(\tmp_1_reg_668[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[11]_i_6 
       (.I0(O30[11]),
        .I1(O29[11]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[11]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [11]),
        .O(\tmp_1_reg_668[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[12]_i_6 
       (.I0(O30[12]),
        .I1(O29[12]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[12]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [12]),
        .O(\tmp_1_reg_668[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[13]_i_6 
       (.I0(O30[13]),
        .I1(O29[13]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[13]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [13]),
        .O(\tmp_1_reg_668[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[14]_i_6 
       (.I0(O30[14]),
        .I1(O29[14]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[14]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [14]),
        .O(\tmp_1_reg_668[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[15]_i_6 
       (.I0(O30[15]),
        .I1(O29[15]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[15]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [15]),
        .O(\tmp_1_reg_668[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[16]_i_6 
       (.I0(O30[16]),
        .I1(O29[16]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[16]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [16]),
        .O(\tmp_1_reg_668[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[17]_i_6 
       (.I0(O30[17]),
        .I1(O29[17]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[17]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [17]),
        .O(\tmp_1_reg_668[17]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[18]_i_6 
       (.I0(O30[18]),
        .I1(O29[18]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[18]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [18]),
        .O(\tmp_1_reg_668[18]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[19]_i_6 
       (.I0(O30[19]),
        .I1(O29[19]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[19]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [19]),
        .O(\tmp_1_reg_668[19]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[1]_i_6 
       (.I0(O30[1]),
        .I1(O29[1]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[1]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [1]),
        .O(\tmp_1_reg_668[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[20]_i_6 
       (.I0(O30[20]),
        .I1(O29[20]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[20]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [20]),
        .O(\tmp_1_reg_668[20]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[21]_i_6 
       (.I0(O30[21]),
        .I1(O29[21]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[21]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [21]),
        .O(\tmp_1_reg_668[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[22]_i_6 
       (.I0(O30[22]),
        .I1(O29[22]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[22]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [22]),
        .O(\tmp_1_reg_668[22]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[23]_i_6 
       (.I0(O30[23]),
        .I1(O29[23]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[23]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [23]),
        .O(\tmp_1_reg_668[23]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[24]_i_6 
       (.I0(O30[24]),
        .I1(O29[24]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[24]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [24]),
        .O(\tmp_1_reg_668[24]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[25]_i_6 
       (.I0(O30[25]),
        .I1(O29[25]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[25]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [25]),
        .O(\tmp_1_reg_668[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[26]_i_6 
       (.I0(O30[26]),
        .I1(O29[26]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[26]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [26]),
        .O(\tmp_1_reg_668[26]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[27]_i_6 
       (.I0(O30[27]),
        .I1(O29[27]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[27]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [27]),
        .O(\tmp_1_reg_668[27]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[28]_i_6 
       (.I0(O30[28]),
        .I1(O29[28]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[28]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [28]),
        .O(\tmp_1_reg_668[28]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[29]_i_6 
       (.I0(O30[29]),
        .I1(O29[29]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[29]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [29]),
        .O(\tmp_1_reg_668[29]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[2]_i_6 
       (.I0(O30[2]),
        .I1(O29[2]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[2]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [2]),
        .O(\tmp_1_reg_668[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[30]_i_6 
       (.I0(O30[30]),
        .I1(O29[30]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[30]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [30]),
        .O(\tmp_1_reg_668[30]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[31]_i_6 
       (.I0(O30[31]),
        .I1(O29[31]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[31]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [31]),
        .O(\tmp_1_reg_668[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[3]_i_6 
       (.I0(O30[3]),
        .I1(O29[3]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[3]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [3]),
        .O(\tmp_1_reg_668[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[4]_i_6 
       (.I0(O30[4]),
        .I1(O29[4]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[4]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [4]),
        .O(\tmp_1_reg_668[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[5]_i_6 
       (.I0(O30[5]),
        .I1(O29[5]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[5]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [5]),
        .O(\tmp_1_reg_668[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[6]_i_6 
       (.I0(O30[6]),
        .I1(O29[6]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[6]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [6]),
        .O(\tmp_1_reg_668[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[7]_i_6 
       (.I0(O30[7]),
        .I1(O29[7]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[7]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [7]),
        .O(\tmp_1_reg_668[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[8]_i_6 
       (.I0(O30[8]),
        .I1(O29[8]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[8]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [8]),
        .O(\tmp_1_reg_668[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[9]_i_6 
       (.I0(O30[9]),
        .I1(O29[9]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(Q[9]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\tmp_1_reg_668_reg[31]_i_3_0 [9]),
        .O(\tmp_1_reg_668[9]_i_6_n_3 ));
  MUXF7 \tmp_1_reg_668_reg[0]_i_3 
       (.I0(\tmp_1_reg_668[0]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[0] ),
        .O(\trunc_ln158_reg_1078_reg[2] ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[10]_i_3 
       (.I0(\tmp_1_reg_668[10]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[10] ),
        .O(\trunc_ln158_reg_1078_reg[2]_9 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[11]_i_3 
       (.I0(\tmp_1_reg_668[11]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[11] ),
        .O(\trunc_ln158_reg_1078_reg[2]_10 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[12]_i_3 
       (.I0(\tmp_1_reg_668[12]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[12] ),
        .O(\trunc_ln158_reg_1078_reg[2]_11 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[13]_i_3 
       (.I0(\tmp_1_reg_668[13]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[13] ),
        .O(\trunc_ln158_reg_1078_reg[2]_12 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[14]_i_3 
       (.I0(\tmp_1_reg_668[14]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[14] ),
        .O(\trunc_ln158_reg_1078_reg[2]_13 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[15]_i_3 
       (.I0(\tmp_1_reg_668[15]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[15] ),
        .O(\trunc_ln158_reg_1078_reg[2]_14 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[16]_i_3 
       (.I0(\tmp_1_reg_668[16]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[16] ),
        .O(\trunc_ln158_reg_1078_reg[2]_15 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[17]_i_3 
       (.I0(\tmp_1_reg_668[17]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[17] ),
        .O(\trunc_ln158_reg_1078_reg[2]_16 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[18]_i_3 
       (.I0(\tmp_1_reg_668[18]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[18] ),
        .O(\trunc_ln158_reg_1078_reg[2]_17 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[19]_i_3 
       (.I0(\tmp_1_reg_668[19]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[19] ),
        .O(\trunc_ln158_reg_1078_reg[2]_18 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[1]_i_3 
       (.I0(\tmp_1_reg_668[1]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[1] ),
        .O(\trunc_ln158_reg_1078_reg[2]_0 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[20]_i_3 
       (.I0(\tmp_1_reg_668[20]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[20] ),
        .O(\trunc_ln158_reg_1078_reg[2]_19 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[21]_i_3 
       (.I0(\tmp_1_reg_668[21]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[21] ),
        .O(\trunc_ln158_reg_1078_reg[2]_20 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[22]_i_3 
       (.I0(\tmp_1_reg_668[22]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[22] ),
        .O(\trunc_ln158_reg_1078_reg[2]_21 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[23]_i_3 
       (.I0(\tmp_1_reg_668[23]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[23] ),
        .O(\trunc_ln158_reg_1078_reg[2]_22 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[24]_i_3 
       (.I0(\tmp_1_reg_668[24]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[24] ),
        .O(\trunc_ln158_reg_1078_reg[2]_23 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[25]_i_3 
       (.I0(\tmp_1_reg_668[25]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[25] ),
        .O(\trunc_ln158_reg_1078_reg[2]_24 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[26]_i_3 
       (.I0(\tmp_1_reg_668[26]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[26] ),
        .O(\trunc_ln158_reg_1078_reg[2]_25 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[27]_i_3 
       (.I0(\tmp_1_reg_668[27]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[27] ),
        .O(\trunc_ln158_reg_1078_reg[2]_26 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[28]_i_3 
       (.I0(\tmp_1_reg_668[28]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[28] ),
        .O(\trunc_ln158_reg_1078_reg[2]_27 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[29]_i_3 
       (.I0(\tmp_1_reg_668[29]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[29] ),
        .O(\trunc_ln158_reg_1078_reg[2]_28 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[2]_i_3 
       (.I0(\tmp_1_reg_668[2]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[2] ),
        .O(\trunc_ln158_reg_1078_reg[2]_1 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[30]_i_3 
       (.I0(\tmp_1_reg_668[30]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[30] ),
        .O(\trunc_ln158_reg_1078_reg[2]_29 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[31]_i_3 
       (.I0(\tmp_1_reg_668[31]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[31] ),
        .O(\trunc_ln158_reg_1078_reg[2]_30 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[3]_i_3 
       (.I0(\tmp_1_reg_668[3]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[3] ),
        .O(\trunc_ln158_reg_1078_reg[2]_2 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[4]_i_3 
       (.I0(\tmp_1_reg_668[4]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[4] ),
        .O(\trunc_ln158_reg_1078_reg[2]_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[5]_i_3 
       (.I0(\tmp_1_reg_668[5]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[5] ),
        .O(\trunc_ln158_reg_1078_reg[2]_4 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[6]_i_3 
       (.I0(\tmp_1_reg_668[6]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[6] ),
        .O(\trunc_ln158_reg_1078_reg[2]_5 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[7]_i_3 
       (.I0(\tmp_1_reg_668[7]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[7] ),
        .O(\trunc_ln158_reg_1078_reg[2]_6 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[8]_i_3 
       (.I0(\tmp_1_reg_668[8]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[8] ),
        .O(\trunc_ln158_reg_1078_reg[2]_7 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF7 \tmp_1_reg_668_reg[9]_i_3 
       (.I0(\tmp_1_reg_668[9]_i_6_n_3 ),
        .I1(\tmp_1_reg_668_reg[9] ),
        .O(\trunc_ln158_reg_1078_reg[2]_8 ),
        .S(trunc_ln158_reg_1078[2]));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_1
   (O31,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O31;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O31;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O31[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O31[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O31[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O31[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O31[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O31[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O31[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O31[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O31[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O31[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O31[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O31[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O31[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O31[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O31[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O31[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O31[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O31[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O31[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O31[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O31[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O31[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O31[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O31[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O31[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O31[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O31[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O31[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O31[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O31[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O31[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O31[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_12_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_10
   (O25,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O25;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O25;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O25[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O25[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O25[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O25[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O25[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O25[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O25[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O25[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O25[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O25[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O25[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O25[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O25[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O25[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O25[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O25[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O25[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O25[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O25[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O25[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O25[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O25[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O25[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O25[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O25[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O25[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O25[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O25[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O25[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O25[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O25[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O25[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_6_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_11
   (\q0_reg[0]_0 ,
    O26,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[19]_0 ,
    \q0_reg[20]_0 ,
    \q0_reg[21]_0 ,
    \q0_reg[22]_0 ,
    \q0_reg[23]_0 ,
    \q0_reg[24]_0 ,
    \q0_reg[25]_0 ,
    \q0_reg[26]_0 ,
    \q0_reg[27]_0 ,
    \q0_reg[28]_0 ,
    \q0_reg[29]_0 ,
    \q0_reg[30]_0 ,
    \q0_reg[31]_0 ,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    O25,
    trunc_ln158_reg_1078,
    O24,
    O23,
    ADDRC,
    \q0_reg[19]_1 ,
    E);
  output \q0_reg[0]_0 ;
  output [31:0]O26;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[12]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[16]_0 ;
  output \q0_reg[17]_0 ;
  output \q0_reg[18]_0 ;
  output \q0_reg[19]_0 ;
  output \q0_reg[20]_0 ;
  output \q0_reg[21]_0 ;
  output \q0_reg[22]_0 ;
  output \q0_reg[23]_0 ;
  output \q0_reg[24]_0 ;
  output \q0_reg[25]_0 ;
  output \q0_reg[26]_0 ;
  output \q0_reg[27]_0 ;
  output \q0_reg[28]_0 ;
  output \q0_reg[29]_0 ;
  output \q0_reg[30]_0 ;
  output \q0_reg[31]_0 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [31:0]O25;
  input [1:0]trunc_ln158_reg_1078;
  input [31:0]O24;
  input [31:0]O23;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_1 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O23;
  wire [31:0]O24;
  wire [31:0]O25;
  wire [31:0]O26;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[19]_0 ;
  wire [1:0]\q0_reg[19]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[20]_0 ;
  wire \q0_reg[21]_0 ;
  wire \q0_reg[22]_0 ;
  wire \q0_reg[23]_0 ;
  wire \q0_reg[24]_0 ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[26]_0 ;
  wire \q0_reg[27]_0 ;
  wire \q0_reg[28]_0 ;
  wire \q0_reg[29]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[30]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]trunc_ln158_reg_1078;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O26[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O26[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O26[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O26[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O26[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O26[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O26[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O26[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O26[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O26[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O26[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O26[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O26[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O26[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O26[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O26[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O26[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O26[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O26[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O26[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O26[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O26[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O26[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O26[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O26[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O26[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O26[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O26[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O26[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O26[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O26[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O26[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRB({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRC({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRB({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRC({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_7_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[0]_i_5 
       (.I0(O26[0]),
        .I1(O25[0]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[0]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[10]_i_5 
       (.I0(O26[10]),
        .I1(O25[10]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[10]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[10]),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[11]_i_5 
       (.I0(O26[11]),
        .I1(O25[11]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[11]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[11]),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[12]_i_5 
       (.I0(O26[12]),
        .I1(O25[12]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[12]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[12]),
        .O(\q0_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[13]_i_5 
       (.I0(O26[13]),
        .I1(O25[13]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[13]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[13]),
        .O(\q0_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[14]_i_5 
       (.I0(O26[14]),
        .I1(O25[14]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[14]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[14]),
        .O(\q0_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[15]_i_5 
       (.I0(O26[15]),
        .I1(O25[15]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[15]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[15]),
        .O(\q0_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[16]_i_5 
       (.I0(O26[16]),
        .I1(O25[16]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[16]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[16]),
        .O(\q0_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[17]_i_5 
       (.I0(O26[17]),
        .I1(O25[17]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[17]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[17]),
        .O(\q0_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[18]_i_5 
       (.I0(O26[18]),
        .I1(O25[18]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[18]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[18]),
        .O(\q0_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[19]_i_5 
       (.I0(O26[19]),
        .I1(O25[19]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[19]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[19]),
        .O(\q0_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[1]_i_5 
       (.I0(O26[1]),
        .I1(O25[1]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[1]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[20]_i_5 
       (.I0(O26[20]),
        .I1(O25[20]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[20]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[20]),
        .O(\q0_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[21]_i_5 
       (.I0(O26[21]),
        .I1(O25[21]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[21]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[21]),
        .O(\q0_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[22]_i_5 
       (.I0(O26[22]),
        .I1(O25[22]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[22]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[22]),
        .O(\q0_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[23]_i_5 
       (.I0(O26[23]),
        .I1(O25[23]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[23]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[23]),
        .O(\q0_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[24]_i_5 
       (.I0(O26[24]),
        .I1(O25[24]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[24]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[24]),
        .O(\q0_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[25]_i_5 
       (.I0(O26[25]),
        .I1(O25[25]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[25]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[25]),
        .O(\q0_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[26]_i_5 
       (.I0(O26[26]),
        .I1(O25[26]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[26]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[26]),
        .O(\q0_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[27]_i_5 
       (.I0(O26[27]),
        .I1(O25[27]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[27]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[27]),
        .O(\q0_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[28]_i_5 
       (.I0(O26[28]),
        .I1(O25[28]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[28]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[28]),
        .O(\q0_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[29]_i_5 
       (.I0(O26[29]),
        .I1(O25[29]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[29]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[29]),
        .O(\q0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[2]_i_5 
       (.I0(O26[2]),
        .I1(O25[2]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[2]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[2]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[30]_i_5 
       (.I0(O26[30]),
        .I1(O25[30]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[30]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[30]),
        .O(\q0_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[31]_i_5 
       (.I0(O26[31]),
        .I1(O25[31]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[31]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[31]),
        .O(\q0_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[3]_i_5 
       (.I0(O26[3]),
        .I1(O25[3]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[3]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[3]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[4]_i_5 
       (.I0(O26[4]),
        .I1(O25[4]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[4]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[4]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[5]_i_5 
       (.I0(O26[5]),
        .I1(O25[5]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[5]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[5]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[6]_i_5 
       (.I0(O26[6]),
        .I1(O25[6]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[6]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[6]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[7]_i_5 
       (.I0(O26[7]),
        .I1(O25[7]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[7]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[7]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[8]_i_5 
       (.I0(O26[8]),
        .I1(O25[8]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[8]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[8]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[9]_i_5 
       (.I0(O26[9]),
        .I1(O25[9]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O24[9]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O23[9]),
        .O(\q0_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_12
   (O27,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O27;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O27;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O27[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O27[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O27[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O27[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O27[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O27[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O27[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O27[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O27[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O27[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O27[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O27[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O27[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O27[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O27[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O27[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O27[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O27[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O27[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O27[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O27[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O27[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O27[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O27[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O27[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O27[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O27[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O27[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O27[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O27[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O27[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O27[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_8_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_13
   (O28,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O28;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O28;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O28[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O28[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O28[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O28[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O28[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O28[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O28[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O28[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O28[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O28[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O28[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O28[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O28[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O28[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O28[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O28[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O28[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O28[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O28[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O28[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O28[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O28[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O28[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O28[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O28[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O28[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O28[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O28[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O28[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O28[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O28[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O28[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_9_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_14
   (q0,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]q0;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;
  wire [1:0]\q0_reg[19]_0 ;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(q00[1:0]),
        .DOB(q00[3:2]),
        .DOC(q00[5:4]),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(q00[13:12]),
        .DOB(q00[15:14]),
        .DOC(q00[17:16]),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(q00[19:18]),
        .DOB(q00[21:20]),
        .DOC(q00[23:22]),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(q00[25:24]),
        .DOB(q00[27:26]),
        .DOC(q00[29:28]),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(q00[30]),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(q00[31]),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(q00[7:6]),
        .DOB(q00[9:8]),
        .DOC(q00[11:10]),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_2
   (O32,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O32;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O32;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O32[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O32[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O32[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O32[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O32[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O32[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O32[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O32[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O32[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O32[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O32[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O32[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O32[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O32[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O32[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O32[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O32[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O32[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O32[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O32[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O32[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O32[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O32[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O32[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O32[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O32[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O32[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O32[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O32[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O32[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O32[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O32[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_13_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_3
   (O33,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O33;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O33;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O33[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O33[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O33[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O33[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O33[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O33[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O33[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O33[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O33[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O33[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O33[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O33[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O33[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O33[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O33[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O33[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O33[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O33[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O33[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O33[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O33[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O33[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O33[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O33[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O33[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O33[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O33[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O33[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O33[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O33[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O33[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O33[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_14_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_4
   (\q0_reg[0]_0 ,
    O34,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[16]_0 ,
    \q0_reg[17]_0 ,
    \q0_reg[18]_0 ,
    \q0_reg[19]_0 ,
    \q0_reg[20]_0 ,
    \q0_reg[21]_0 ,
    \q0_reg[22]_0 ,
    \q0_reg[23]_0 ,
    \q0_reg[24]_0 ,
    \q0_reg[25]_0 ,
    \q0_reg[26]_0 ,
    \q0_reg[27]_0 ,
    \q0_reg[28]_0 ,
    \q0_reg[29]_0 ,
    \q0_reg[30]_0 ,
    \q0_reg[31]_0 ,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    O33,
    trunc_ln158_reg_1078,
    O32,
    O31,
    ADDRC,
    \q0_reg[19]_1 ,
    E);
  output \q0_reg[0]_0 ;
  output [31:0]O34;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[12]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[16]_0 ;
  output \q0_reg[17]_0 ;
  output \q0_reg[18]_0 ;
  output \q0_reg[19]_0 ;
  output \q0_reg[20]_0 ;
  output \q0_reg[21]_0 ;
  output \q0_reg[22]_0 ;
  output \q0_reg[23]_0 ;
  output \q0_reg[24]_0 ;
  output \q0_reg[25]_0 ;
  output \q0_reg[26]_0 ;
  output \q0_reg[27]_0 ;
  output \q0_reg[28]_0 ;
  output \q0_reg[29]_0 ;
  output \q0_reg[30]_0 ;
  output \q0_reg[31]_0 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [31:0]O33;
  input [1:0]trunc_ln158_reg_1078;
  input [31:0]O32;
  input [31:0]O31;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_1 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O31;
  wire [31:0]O32;
  wire [31:0]O33;
  wire [31:0]O34;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[16]_0 ;
  wire \q0_reg[17]_0 ;
  wire \q0_reg[18]_0 ;
  wire \q0_reg[19]_0 ;
  wire [1:0]\q0_reg[19]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[20]_0 ;
  wire \q0_reg[21]_0 ;
  wire \q0_reg[22]_0 ;
  wire \q0_reg[23]_0 ;
  wire \q0_reg[24]_0 ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[26]_0 ;
  wire \q0_reg[27]_0 ;
  wire \q0_reg[28]_0 ;
  wire \q0_reg[29]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[30]_0 ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]trunc_ln158_reg_1078;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O34[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O34[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O34[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O34[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O34[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O34[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O34[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O34[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O34[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O34[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O34[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O34[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O34[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O34[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O34[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O34[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O34[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O34[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O34[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O34[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O34[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O34[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O34[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O34[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O34[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O34[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O34[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O34[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O34[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O34[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O34[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O34[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRB({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRC({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRB({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRC({\q0_reg[19]_1 [1],buf_address0[3:1],\q0_reg[19]_1 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_15_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[0]_i_7 
       (.I0(O34[0]),
        .I1(O33[0]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[0]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[0]),
        .O(\q0_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[10]_i_7 
       (.I0(O34[10]),
        .I1(O33[10]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[10]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[10]),
        .O(\q0_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[11]_i_7 
       (.I0(O34[11]),
        .I1(O33[11]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[11]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[11]),
        .O(\q0_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[12]_i_7 
       (.I0(O34[12]),
        .I1(O33[12]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[12]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[12]),
        .O(\q0_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[13]_i_7 
       (.I0(O34[13]),
        .I1(O33[13]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[13]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[13]),
        .O(\q0_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[14]_i_7 
       (.I0(O34[14]),
        .I1(O33[14]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[14]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[14]),
        .O(\q0_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[15]_i_7 
       (.I0(O34[15]),
        .I1(O33[15]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[15]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[15]),
        .O(\q0_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[16]_i_7 
       (.I0(O34[16]),
        .I1(O33[16]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[16]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[16]),
        .O(\q0_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[17]_i_7 
       (.I0(O34[17]),
        .I1(O33[17]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[17]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[17]),
        .O(\q0_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[18]_i_7 
       (.I0(O34[18]),
        .I1(O33[18]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[18]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[18]),
        .O(\q0_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[19]_i_7 
       (.I0(O34[19]),
        .I1(O33[19]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[19]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[19]),
        .O(\q0_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[1]_i_7 
       (.I0(O34[1]),
        .I1(O33[1]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[1]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[1]),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[20]_i_7 
       (.I0(O34[20]),
        .I1(O33[20]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[20]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[20]),
        .O(\q0_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[21]_i_7 
       (.I0(O34[21]),
        .I1(O33[21]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[21]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[21]),
        .O(\q0_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[22]_i_7 
       (.I0(O34[22]),
        .I1(O33[22]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[22]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[22]),
        .O(\q0_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[23]_i_7 
       (.I0(O34[23]),
        .I1(O33[23]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[23]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[23]),
        .O(\q0_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[24]_i_7 
       (.I0(O34[24]),
        .I1(O33[24]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[24]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[24]),
        .O(\q0_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[25]_i_7 
       (.I0(O34[25]),
        .I1(O33[25]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[25]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[25]),
        .O(\q0_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[26]_i_7 
       (.I0(O34[26]),
        .I1(O33[26]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[26]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[26]),
        .O(\q0_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[27]_i_7 
       (.I0(O34[27]),
        .I1(O33[27]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[27]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[27]),
        .O(\q0_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[28]_i_7 
       (.I0(O34[28]),
        .I1(O33[28]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[28]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[28]),
        .O(\q0_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[29]_i_7 
       (.I0(O34[29]),
        .I1(O33[29]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[29]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[29]),
        .O(\q0_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[2]_i_7 
       (.I0(O34[2]),
        .I1(O33[2]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[2]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[2]),
        .O(\q0_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[30]_i_7 
       (.I0(O34[30]),
        .I1(O33[30]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[30]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[30]),
        .O(\q0_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[31]_i_7 
       (.I0(O34[31]),
        .I1(O33[31]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[31]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[31]),
        .O(\q0_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[3]_i_7 
       (.I0(O34[3]),
        .I1(O33[3]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[3]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[3]),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[4]_i_7 
       (.I0(O34[4]),
        .I1(O33[4]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[4]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[4]),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[5]_i_7 
       (.I0(O34[5]),
        .I1(O33[5]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[5]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[5]),
        .O(\q0_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[6]_i_7 
       (.I0(O34[6]),
        .I1(O33[6]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[6]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[6]),
        .O(\q0_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[7]_i_7 
       (.I0(O34[7]),
        .I1(O33[7]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[7]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[7]),
        .O(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[8]_i_7 
       (.I0(O34[8]),
        .I1(O33[8]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[8]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[8]),
        .O(\q0_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[9]_i_7 
       (.I0(O34[9]),
        .I1(O33[9]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O32[9]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(O31[9]),
        .O(\q0_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_5
   (O20,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O20;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O20;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O20[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O20[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O20[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O20[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O20[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O20[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O20[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O20[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O20[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O20[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O20[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O20[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O20[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O20[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O20[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O20[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O20[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O20[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O20[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O20[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O20[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O20[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O20[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O20[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O20[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O20[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O20[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O20[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O20[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O20[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O20[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O20[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_6
   (O21,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O21;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O21;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O21[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O21[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O21[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O21[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O21[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O21[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O21[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O21[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O21[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O21[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O21[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O21[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O21[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O21[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O21[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O21[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O21[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O21[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O21[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O21[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O21[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O21[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O21[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O21[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O21[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O21[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O21[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O21[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O21[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O21[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O21[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O21[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_7
   (dout_tmp,
    O22,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    trunc_ln158_reg_1078,
    \tmp_1_reg_668_reg[0] ,
    \tmp_1_reg_668_reg[0]_0 ,
    O21,
    O20,
    Q,
    \tmp_1_reg_668_reg[1] ,
    \tmp_1_reg_668_reg[1]_0 ,
    \tmp_1_reg_668_reg[2] ,
    \tmp_1_reg_668_reg[2]_0 ,
    \tmp_1_reg_668_reg[3] ,
    \tmp_1_reg_668_reg[3]_0 ,
    \tmp_1_reg_668_reg[4] ,
    \tmp_1_reg_668_reg[4]_0 ,
    \tmp_1_reg_668_reg[5] ,
    \tmp_1_reg_668_reg[5]_0 ,
    \tmp_1_reg_668_reg[6] ,
    \tmp_1_reg_668_reg[6]_0 ,
    \tmp_1_reg_668_reg[7] ,
    \tmp_1_reg_668_reg[7]_0 ,
    \tmp_1_reg_668_reg[8] ,
    \tmp_1_reg_668_reg[8]_0 ,
    \tmp_1_reg_668_reg[9] ,
    \tmp_1_reg_668_reg[9]_0 ,
    \tmp_1_reg_668_reg[10] ,
    \tmp_1_reg_668_reg[10]_0 ,
    \tmp_1_reg_668_reg[11] ,
    \tmp_1_reg_668_reg[11]_0 ,
    \tmp_1_reg_668_reg[12] ,
    \tmp_1_reg_668_reg[12]_0 ,
    \tmp_1_reg_668_reg[13] ,
    \tmp_1_reg_668_reg[13]_0 ,
    \tmp_1_reg_668_reg[14] ,
    \tmp_1_reg_668_reg[14]_0 ,
    \tmp_1_reg_668_reg[15] ,
    \tmp_1_reg_668_reg[15]_0 ,
    \tmp_1_reg_668_reg[16] ,
    \tmp_1_reg_668_reg[16]_0 ,
    \tmp_1_reg_668_reg[17] ,
    \tmp_1_reg_668_reg[17]_0 ,
    \tmp_1_reg_668_reg[18] ,
    \tmp_1_reg_668_reg[18]_0 ,
    \tmp_1_reg_668_reg[19] ,
    \tmp_1_reg_668_reg[19]_0 ,
    \tmp_1_reg_668_reg[20] ,
    \tmp_1_reg_668_reg[20]_0 ,
    \tmp_1_reg_668_reg[21] ,
    \tmp_1_reg_668_reg[21]_0 ,
    \tmp_1_reg_668_reg[22] ,
    \tmp_1_reg_668_reg[22]_0 ,
    \tmp_1_reg_668_reg[23] ,
    \tmp_1_reg_668_reg[23]_0 ,
    \tmp_1_reg_668_reg[24] ,
    \tmp_1_reg_668_reg[24]_0 ,
    \tmp_1_reg_668_reg[25] ,
    \tmp_1_reg_668_reg[25]_0 ,
    \tmp_1_reg_668_reg[26] ,
    \tmp_1_reg_668_reg[26]_0 ,
    \tmp_1_reg_668_reg[27] ,
    \tmp_1_reg_668_reg[27]_0 ,
    \tmp_1_reg_668_reg[28] ,
    \tmp_1_reg_668_reg[28]_0 ,
    \tmp_1_reg_668_reg[29] ,
    \tmp_1_reg_668_reg[29]_0 ,
    \tmp_1_reg_668_reg[30] ,
    \tmp_1_reg_668_reg[30]_0 ,
    \tmp_1_reg_668_reg[31] ,
    \tmp_1_reg_668_reg[31]_0 ,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]dout_tmp;
  output [31:0]O22;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [3:0]trunc_ln158_reg_1078;
  input \tmp_1_reg_668_reg[0] ;
  input \tmp_1_reg_668_reg[0]_0 ;
  input [31:0]O21;
  input [31:0]O20;
  input [31:0]Q;
  input \tmp_1_reg_668_reg[1] ;
  input \tmp_1_reg_668_reg[1]_0 ;
  input \tmp_1_reg_668_reg[2] ;
  input \tmp_1_reg_668_reg[2]_0 ;
  input \tmp_1_reg_668_reg[3] ;
  input \tmp_1_reg_668_reg[3]_0 ;
  input \tmp_1_reg_668_reg[4] ;
  input \tmp_1_reg_668_reg[4]_0 ;
  input \tmp_1_reg_668_reg[5] ;
  input \tmp_1_reg_668_reg[5]_0 ;
  input \tmp_1_reg_668_reg[6] ;
  input \tmp_1_reg_668_reg[6]_0 ;
  input \tmp_1_reg_668_reg[7] ;
  input \tmp_1_reg_668_reg[7]_0 ;
  input \tmp_1_reg_668_reg[8] ;
  input \tmp_1_reg_668_reg[8]_0 ;
  input \tmp_1_reg_668_reg[9] ;
  input \tmp_1_reg_668_reg[9]_0 ;
  input \tmp_1_reg_668_reg[10] ;
  input \tmp_1_reg_668_reg[10]_0 ;
  input \tmp_1_reg_668_reg[11] ;
  input \tmp_1_reg_668_reg[11]_0 ;
  input \tmp_1_reg_668_reg[12] ;
  input \tmp_1_reg_668_reg[12]_0 ;
  input \tmp_1_reg_668_reg[13] ;
  input \tmp_1_reg_668_reg[13]_0 ;
  input \tmp_1_reg_668_reg[14] ;
  input \tmp_1_reg_668_reg[14]_0 ;
  input \tmp_1_reg_668_reg[15] ;
  input \tmp_1_reg_668_reg[15]_0 ;
  input \tmp_1_reg_668_reg[16] ;
  input \tmp_1_reg_668_reg[16]_0 ;
  input \tmp_1_reg_668_reg[17] ;
  input \tmp_1_reg_668_reg[17]_0 ;
  input \tmp_1_reg_668_reg[18] ;
  input \tmp_1_reg_668_reg[18]_0 ;
  input \tmp_1_reg_668_reg[19] ;
  input \tmp_1_reg_668_reg[19]_0 ;
  input \tmp_1_reg_668_reg[20] ;
  input \tmp_1_reg_668_reg[20]_0 ;
  input \tmp_1_reg_668_reg[21] ;
  input \tmp_1_reg_668_reg[21]_0 ;
  input \tmp_1_reg_668_reg[22] ;
  input \tmp_1_reg_668_reg[22]_0 ;
  input \tmp_1_reg_668_reg[23] ;
  input \tmp_1_reg_668_reg[23]_0 ;
  input \tmp_1_reg_668_reg[24] ;
  input \tmp_1_reg_668_reg[24]_0 ;
  input \tmp_1_reg_668_reg[25] ;
  input \tmp_1_reg_668_reg[25]_0 ;
  input \tmp_1_reg_668_reg[26] ;
  input \tmp_1_reg_668_reg[26]_0 ;
  input \tmp_1_reg_668_reg[27] ;
  input \tmp_1_reg_668_reg[27]_0 ;
  input \tmp_1_reg_668_reg[28] ;
  input \tmp_1_reg_668_reg[28]_0 ;
  input \tmp_1_reg_668_reg[29] ;
  input \tmp_1_reg_668_reg[29]_0 ;
  input \tmp_1_reg_668_reg[30] ;
  input \tmp_1_reg_668_reg[30]_0 ;
  input \tmp_1_reg_668_reg[31] ;
  input \tmp_1_reg_668_reg[31]_0 ;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O20;
  wire [31:0]O21;
  wire [31:0]O22;
  wire [31:0]Q;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire [31:0]dout_tmp;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire \tmp_1_reg_668[0]_i_4_n_3 ;
  wire \tmp_1_reg_668[10]_i_4_n_3 ;
  wire \tmp_1_reg_668[11]_i_4_n_3 ;
  wire \tmp_1_reg_668[12]_i_4_n_3 ;
  wire \tmp_1_reg_668[13]_i_4_n_3 ;
  wire \tmp_1_reg_668[14]_i_4_n_3 ;
  wire \tmp_1_reg_668[15]_i_4_n_3 ;
  wire \tmp_1_reg_668[16]_i_4_n_3 ;
  wire \tmp_1_reg_668[17]_i_4_n_3 ;
  wire \tmp_1_reg_668[18]_i_4_n_3 ;
  wire \tmp_1_reg_668[19]_i_4_n_3 ;
  wire \tmp_1_reg_668[1]_i_4_n_3 ;
  wire \tmp_1_reg_668[20]_i_4_n_3 ;
  wire \tmp_1_reg_668[21]_i_4_n_3 ;
  wire \tmp_1_reg_668[22]_i_4_n_3 ;
  wire \tmp_1_reg_668[23]_i_4_n_3 ;
  wire \tmp_1_reg_668[24]_i_4_n_3 ;
  wire \tmp_1_reg_668[25]_i_4_n_3 ;
  wire \tmp_1_reg_668[26]_i_4_n_3 ;
  wire \tmp_1_reg_668[27]_i_4_n_3 ;
  wire \tmp_1_reg_668[28]_i_4_n_3 ;
  wire \tmp_1_reg_668[29]_i_4_n_3 ;
  wire \tmp_1_reg_668[2]_i_4_n_3 ;
  wire \tmp_1_reg_668[30]_i_4_n_3 ;
  wire \tmp_1_reg_668[31]_i_4_n_3 ;
  wire \tmp_1_reg_668[3]_i_4_n_3 ;
  wire \tmp_1_reg_668[4]_i_4_n_3 ;
  wire \tmp_1_reg_668[5]_i_4_n_3 ;
  wire \tmp_1_reg_668[6]_i_4_n_3 ;
  wire \tmp_1_reg_668[7]_i_4_n_3 ;
  wire \tmp_1_reg_668[8]_i_4_n_3 ;
  wire \tmp_1_reg_668[9]_i_4_n_3 ;
  wire \tmp_1_reg_668_reg[0] ;
  wire \tmp_1_reg_668_reg[0]_0 ;
  wire \tmp_1_reg_668_reg[0]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[10] ;
  wire \tmp_1_reg_668_reg[10]_0 ;
  wire \tmp_1_reg_668_reg[10]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[11] ;
  wire \tmp_1_reg_668_reg[11]_0 ;
  wire \tmp_1_reg_668_reg[11]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[12] ;
  wire \tmp_1_reg_668_reg[12]_0 ;
  wire \tmp_1_reg_668_reg[12]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[13] ;
  wire \tmp_1_reg_668_reg[13]_0 ;
  wire \tmp_1_reg_668_reg[13]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[14] ;
  wire \tmp_1_reg_668_reg[14]_0 ;
  wire \tmp_1_reg_668_reg[14]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[15] ;
  wire \tmp_1_reg_668_reg[15]_0 ;
  wire \tmp_1_reg_668_reg[15]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[16] ;
  wire \tmp_1_reg_668_reg[16]_0 ;
  wire \tmp_1_reg_668_reg[16]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[17] ;
  wire \tmp_1_reg_668_reg[17]_0 ;
  wire \tmp_1_reg_668_reg[17]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[18] ;
  wire \tmp_1_reg_668_reg[18]_0 ;
  wire \tmp_1_reg_668_reg[18]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[19] ;
  wire \tmp_1_reg_668_reg[19]_0 ;
  wire \tmp_1_reg_668_reg[19]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[1] ;
  wire \tmp_1_reg_668_reg[1]_0 ;
  wire \tmp_1_reg_668_reg[1]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[20] ;
  wire \tmp_1_reg_668_reg[20]_0 ;
  wire \tmp_1_reg_668_reg[20]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[21] ;
  wire \tmp_1_reg_668_reg[21]_0 ;
  wire \tmp_1_reg_668_reg[21]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[22] ;
  wire \tmp_1_reg_668_reg[22]_0 ;
  wire \tmp_1_reg_668_reg[22]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[23] ;
  wire \tmp_1_reg_668_reg[23]_0 ;
  wire \tmp_1_reg_668_reg[23]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[24] ;
  wire \tmp_1_reg_668_reg[24]_0 ;
  wire \tmp_1_reg_668_reg[24]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[25] ;
  wire \tmp_1_reg_668_reg[25]_0 ;
  wire \tmp_1_reg_668_reg[25]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[26] ;
  wire \tmp_1_reg_668_reg[26]_0 ;
  wire \tmp_1_reg_668_reg[26]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[27] ;
  wire \tmp_1_reg_668_reg[27]_0 ;
  wire \tmp_1_reg_668_reg[27]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[28] ;
  wire \tmp_1_reg_668_reg[28]_0 ;
  wire \tmp_1_reg_668_reg[28]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[29] ;
  wire \tmp_1_reg_668_reg[29]_0 ;
  wire \tmp_1_reg_668_reg[29]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[2] ;
  wire \tmp_1_reg_668_reg[2]_0 ;
  wire \tmp_1_reg_668_reg[2]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[30] ;
  wire \tmp_1_reg_668_reg[30]_0 ;
  wire \tmp_1_reg_668_reg[30]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[31] ;
  wire \tmp_1_reg_668_reg[31]_0 ;
  wire \tmp_1_reg_668_reg[31]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[3] ;
  wire \tmp_1_reg_668_reg[3]_0 ;
  wire \tmp_1_reg_668_reg[3]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[4] ;
  wire \tmp_1_reg_668_reg[4]_0 ;
  wire \tmp_1_reg_668_reg[4]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[5] ;
  wire \tmp_1_reg_668_reg[5]_0 ;
  wire \tmp_1_reg_668_reg[5]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[6] ;
  wire \tmp_1_reg_668_reg[6]_0 ;
  wire \tmp_1_reg_668_reg[6]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[7] ;
  wire \tmp_1_reg_668_reg[7]_0 ;
  wire \tmp_1_reg_668_reg[7]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[8] ;
  wire \tmp_1_reg_668_reg[8]_0 ;
  wire \tmp_1_reg_668_reg[8]_i_2_n_3 ;
  wire \tmp_1_reg_668_reg[9] ;
  wire \tmp_1_reg_668_reg[9]_0 ;
  wire \tmp_1_reg_668_reg[9]_i_2_n_3 ;
  wire [3:0]trunc_ln158_reg_1078;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O22[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O22[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O22[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O22[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O22[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O22[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O22[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O22[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O22[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O22[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O22[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O22[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O22[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O22[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O22[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O22[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O22[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O22[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O22[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O22[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O22[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O22[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O22[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O22[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O22[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O22[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O22[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O22[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O22[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O22[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O22[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O22[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[0]_i_4 
       (.I0(O22[0]),
        .I1(O21[0]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[0]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[0]),
        .O(\tmp_1_reg_668[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[10]_i_4 
       (.I0(O22[10]),
        .I1(O21[10]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[10]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[10]),
        .O(\tmp_1_reg_668[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[11]_i_4 
       (.I0(O22[11]),
        .I1(O21[11]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[11]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[11]),
        .O(\tmp_1_reg_668[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[12]_i_4 
       (.I0(O22[12]),
        .I1(O21[12]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[12]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[12]),
        .O(\tmp_1_reg_668[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[13]_i_4 
       (.I0(O22[13]),
        .I1(O21[13]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[13]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[13]),
        .O(\tmp_1_reg_668[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[14]_i_4 
       (.I0(O22[14]),
        .I1(O21[14]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[14]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[14]),
        .O(\tmp_1_reg_668[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[15]_i_4 
       (.I0(O22[15]),
        .I1(O21[15]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[15]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[15]),
        .O(\tmp_1_reg_668[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[16]_i_4 
       (.I0(O22[16]),
        .I1(O21[16]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[16]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[16]),
        .O(\tmp_1_reg_668[16]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[17]_i_4 
       (.I0(O22[17]),
        .I1(O21[17]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[17]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[17]),
        .O(\tmp_1_reg_668[17]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[18]_i_4 
       (.I0(O22[18]),
        .I1(O21[18]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[18]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[18]),
        .O(\tmp_1_reg_668[18]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[19]_i_4 
       (.I0(O22[19]),
        .I1(O21[19]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[19]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[19]),
        .O(\tmp_1_reg_668[19]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[1]_i_4 
       (.I0(O22[1]),
        .I1(O21[1]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[1]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[1]),
        .O(\tmp_1_reg_668[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[20]_i_4 
       (.I0(O22[20]),
        .I1(O21[20]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[20]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[20]),
        .O(\tmp_1_reg_668[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[21]_i_4 
       (.I0(O22[21]),
        .I1(O21[21]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[21]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[21]),
        .O(\tmp_1_reg_668[21]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[22]_i_4 
       (.I0(O22[22]),
        .I1(O21[22]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[22]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[22]),
        .O(\tmp_1_reg_668[22]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[23]_i_4 
       (.I0(O22[23]),
        .I1(O21[23]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[23]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[23]),
        .O(\tmp_1_reg_668[23]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[24]_i_4 
       (.I0(O22[24]),
        .I1(O21[24]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[24]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[24]),
        .O(\tmp_1_reg_668[24]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[25]_i_4 
       (.I0(O22[25]),
        .I1(O21[25]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[25]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[25]),
        .O(\tmp_1_reg_668[25]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[26]_i_4 
       (.I0(O22[26]),
        .I1(O21[26]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[26]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[26]),
        .O(\tmp_1_reg_668[26]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[27]_i_4 
       (.I0(O22[27]),
        .I1(O21[27]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[27]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[27]),
        .O(\tmp_1_reg_668[27]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[28]_i_4 
       (.I0(O22[28]),
        .I1(O21[28]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[28]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[28]),
        .O(\tmp_1_reg_668[28]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[29]_i_4 
       (.I0(O22[29]),
        .I1(O21[29]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[29]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[29]),
        .O(\tmp_1_reg_668[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[2]_i_4 
       (.I0(O22[2]),
        .I1(O21[2]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[2]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[2]),
        .O(\tmp_1_reg_668[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[30]_i_4 
       (.I0(O22[30]),
        .I1(O21[30]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[30]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[30]),
        .O(\tmp_1_reg_668[30]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[31]_i_4 
       (.I0(O22[31]),
        .I1(O21[31]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[31]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[31]),
        .O(\tmp_1_reg_668[31]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[3]_i_4 
       (.I0(O22[3]),
        .I1(O21[3]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[3]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[3]),
        .O(\tmp_1_reg_668[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[4]_i_4 
       (.I0(O22[4]),
        .I1(O21[4]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[4]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[4]),
        .O(\tmp_1_reg_668[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[5]_i_4 
       (.I0(O22[5]),
        .I1(O21[5]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[5]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[5]),
        .O(\tmp_1_reg_668[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[6]_i_4 
       (.I0(O22[6]),
        .I1(O21[6]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[6]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[6]),
        .O(\tmp_1_reg_668[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[7]_i_4 
       (.I0(O22[7]),
        .I1(O21[7]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[7]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[7]),
        .O(\tmp_1_reg_668[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[8]_i_4 
       (.I0(O22[8]),
        .I1(O21[8]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[8]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[8]),
        .O(\tmp_1_reg_668[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_668[9]_i_4 
       (.I0(O22[9]),
        .I1(O21[9]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(O20[9]),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(Q[9]),
        .O(\tmp_1_reg_668[9]_i_4_n_3 ));
  MUXF8 \tmp_1_reg_668_reg[0]_i_1 
       (.I0(\tmp_1_reg_668_reg[0]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[0] ),
        .O(dout_tmp[0]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[0]_i_2 
       (.I0(\tmp_1_reg_668[0]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[0]_0 ),
        .O(\tmp_1_reg_668_reg[0]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[10]_i_1 
       (.I0(\tmp_1_reg_668_reg[10]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[10] ),
        .O(dout_tmp[10]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[10]_i_2 
       (.I0(\tmp_1_reg_668[10]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[10]_0 ),
        .O(\tmp_1_reg_668_reg[10]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[11]_i_1 
       (.I0(\tmp_1_reg_668_reg[11]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[11] ),
        .O(dout_tmp[11]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[11]_i_2 
       (.I0(\tmp_1_reg_668[11]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[11]_0 ),
        .O(\tmp_1_reg_668_reg[11]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[12]_i_1 
       (.I0(\tmp_1_reg_668_reg[12]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[12] ),
        .O(dout_tmp[12]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[12]_i_2 
       (.I0(\tmp_1_reg_668[12]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[12]_0 ),
        .O(\tmp_1_reg_668_reg[12]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[13]_i_1 
       (.I0(\tmp_1_reg_668_reg[13]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[13] ),
        .O(dout_tmp[13]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[13]_i_2 
       (.I0(\tmp_1_reg_668[13]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[13]_0 ),
        .O(\tmp_1_reg_668_reg[13]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[14]_i_1 
       (.I0(\tmp_1_reg_668_reg[14]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[14] ),
        .O(dout_tmp[14]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[14]_i_2 
       (.I0(\tmp_1_reg_668[14]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[14]_0 ),
        .O(\tmp_1_reg_668_reg[14]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[15]_i_1 
       (.I0(\tmp_1_reg_668_reg[15]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[15] ),
        .O(dout_tmp[15]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[15]_i_2 
       (.I0(\tmp_1_reg_668[15]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[15]_0 ),
        .O(\tmp_1_reg_668_reg[15]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[16]_i_1 
       (.I0(\tmp_1_reg_668_reg[16]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[16] ),
        .O(dout_tmp[16]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[16]_i_2 
       (.I0(\tmp_1_reg_668[16]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[16]_0 ),
        .O(\tmp_1_reg_668_reg[16]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[17]_i_1 
       (.I0(\tmp_1_reg_668_reg[17]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[17] ),
        .O(dout_tmp[17]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[17]_i_2 
       (.I0(\tmp_1_reg_668[17]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[17]_0 ),
        .O(\tmp_1_reg_668_reg[17]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[18]_i_1 
       (.I0(\tmp_1_reg_668_reg[18]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[18] ),
        .O(dout_tmp[18]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[18]_i_2 
       (.I0(\tmp_1_reg_668[18]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[18]_0 ),
        .O(\tmp_1_reg_668_reg[18]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[19]_i_1 
       (.I0(\tmp_1_reg_668_reg[19]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[19] ),
        .O(dout_tmp[19]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[19]_i_2 
       (.I0(\tmp_1_reg_668[19]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[19]_0 ),
        .O(\tmp_1_reg_668_reg[19]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[1]_i_1 
       (.I0(\tmp_1_reg_668_reg[1]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[1] ),
        .O(dout_tmp[1]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[1]_i_2 
       (.I0(\tmp_1_reg_668[1]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[1]_0 ),
        .O(\tmp_1_reg_668_reg[1]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[20]_i_1 
       (.I0(\tmp_1_reg_668_reg[20]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[20] ),
        .O(dout_tmp[20]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[20]_i_2 
       (.I0(\tmp_1_reg_668[20]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[20]_0 ),
        .O(\tmp_1_reg_668_reg[20]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[21]_i_1 
       (.I0(\tmp_1_reg_668_reg[21]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[21] ),
        .O(dout_tmp[21]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[21]_i_2 
       (.I0(\tmp_1_reg_668[21]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[21]_0 ),
        .O(\tmp_1_reg_668_reg[21]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[22]_i_1 
       (.I0(\tmp_1_reg_668_reg[22]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[22] ),
        .O(dout_tmp[22]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[22]_i_2 
       (.I0(\tmp_1_reg_668[22]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[22]_0 ),
        .O(\tmp_1_reg_668_reg[22]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[23]_i_1 
       (.I0(\tmp_1_reg_668_reg[23]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[23] ),
        .O(dout_tmp[23]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[23]_i_2 
       (.I0(\tmp_1_reg_668[23]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[23]_0 ),
        .O(\tmp_1_reg_668_reg[23]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[24]_i_1 
       (.I0(\tmp_1_reg_668_reg[24]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[24] ),
        .O(dout_tmp[24]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[24]_i_2 
       (.I0(\tmp_1_reg_668[24]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[24]_0 ),
        .O(\tmp_1_reg_668_reg[24]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[25]_i_1 
       (.I0(\tmp_1_reg_668_reg[25]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[25] ),
        .O(dout_tmp[25]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[25]_i_2 
       (.I0(\tmp_1_reg_668[25]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[25]_0 ),
        .O(\tmp_1_reg_668_reg[25]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[26]_i_1 
       (.I0(\tmp_1_reg_668_reg[26]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[26] ),
        .O(dout_tmp[26]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[26]_i_2 
       (.I0(\tmp_1_reg_668[26]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[26]_0 ),
        .O(\tmp_1_reg_668_reg[26]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[27]_i_1 
       (.I0(\tmp_1_reg_668_reg[27]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[27] ),
        .O(dout_tmp[27]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[27]_i_2 
       (.I0(\tmp_1_reg_668[27]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[27]_0 ),
        .O(\tmp_1_reg_668_reg[27]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[28]_i_1 
       (.I0(\tmp_1_reg_668_reg[28]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[28] ),
        .O(dout_tmp[28]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[28]_i_2 
       (.I0(\tmp_1_reg_668[28]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[28]_0 ),
        .O(\tmp_1_reg_668_reg[28]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[29]_i_1 
       (.I0(\tmp_1_reg_668_reg[29]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[29] ),
        .O(dout_tmp[29]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[29]_i_2 
       (.I0(\tmp_1_reg_668[29]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[29]_0 ),
        .O(\tmp_1_reg_668_reg[29]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[2]_i_1 
       (.I0(\tmp_1_reg_668_reg[2]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[2] ),
        .O(dout_tmp[2]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[2]_i_2 
       (.I0(\tmp_1_reg_668[2]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[2]_0 ),
        .O(\tmp_1_reg_668_reg[2]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[30]_i_1 
       (.I0(\tmp_1_reg_668_reg[30]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[30] ),
        .O(dout_tmp[30]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[30]_i_2 
       (.I0(\tmp_1_reg_668[30]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[30]_0 ),
        .O(\tmp_1_reg_668_reg[30]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[31]_i_1 
       (.I0(\tmp_1_reg_668_reg[31]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[31] ),
        .O(dout_tmp[31]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[31]_i_2 
       (.I0(\tmp_1_reg_668[31]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[31]_0 ),
        .O(\tmp_1_reg_668_reg[31]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[3]_i_1 
       (.I0(\tmp_1_reg_668_reg[3]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[3] ),
        .O(dout_tmp[3]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[3]_i_2 
       (.I0(\tmp_1_reg_668[3]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[3]_0 ),
        .O(\tmp_1_reg_668_reg[3]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[4]_i_1 
       (.I0(\tmp_1_reg_668_reg[4]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[4] ),
        .O(dout_tmp[4]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[4]_i_2 
       (.I0(\tmp_1_reg_668[4]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[4]_0 ),
        .O(\tmp_1_reg_668_reg[4]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[5]_i_1 
       (.I0(\tmp_1_reg_668_reg[5]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[5] ),
        .O(dout_tmp[5]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[5]_i_2 
       (.I0(\tmp_1_reg_668[5]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[5]_0 ),
        .O(\tmp_1_reg_668_reg[5]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[6]_i_1 
       (.I0(\tmp_1_reg_668_reg[6]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[6] ),
        .O(dout_tmp[6]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[6]_i_2 
       (.I0(\tmp_1_reg_668[6]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[6]_0 ),
        .O(\tmp_1_reg_668_reg[6]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[7]_i_1 
       (.I0(\tmp_1_reg_668_reg[7]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[7] ),
        .O(dout_tmp[7]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[7]_i_2 
       (.I0(\tmp_1_reg_668[7]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[7]_0 ),
        .O(\tmp_1_reg_668_reg[7]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[8]_i_1 
       (.I0(\tmp_1_reg_668_reg[8]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[8] ),
        .O(dout_tmp[8]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[8]_i_2 
       (.I0(\tmp_1_reg_668[8]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[8]_0 ),
        .O(\tmp_1_reg_668_reg[8]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
  MUXF8 \tmp_1_reg_668_reg[9]_i_1 
       (.I0(\tmp_1_reg_668_reg[9]_i_2_n_3 ),
        .I1(\tmp_1_reg_668_reg[9] ),
        .O(dout_tmp[9]),
        .S(trunc_ln158_reg_1078[3]));
  MUXF7 \tmp_1_reg_668_reg[9]_i_2 
       (.I0(\tmp_1_reg_668[9]_i_4_n_3 ),
        .I1(\tmp_1_reg_668_reg[9]_0 ),
        .O(\tmp_1_reg_668_reg[9]_i_2_n_3 ),
        .S(trunc_ln158_reg_1078[2]));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_8
   (O23,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O23;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O23;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O23[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O23[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O23[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O23[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O23[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O23[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O23[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O23[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O23[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O23[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O23[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O23[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O23[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O23[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O23[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O23[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O23[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O23[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O23[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O23[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O23[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O23[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O23[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O23[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O23[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O23[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O23[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O23[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O23[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O23[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O23[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O23[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_4_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W_9
   (O24,
    ap_clk,
    d1,
    p_0_in,
    buf_address1,
    buf_address0,
    ADDRC,
    \q0_reg[19]_0 ,
    E);
  output [31:0]O24;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [4:0]buf_address1;
  input [4:0]buf_address0;
  input [1:0]ADDRC;
  input [1:0]\q0_reg[19]_0 ;
  input [0:0]E;

  wire [1:0]ADDRC;
  wire [0:0]E;
  wire [31:0]O24;
  wire ap_clk;
  wire [4:0]buf_address0;
  wire [4:0]buf_address1;
  wire [31:0]d1;
  wire p_0_in;
  wire [1:0]\q0_reg[19]_0 ;
  wire ram_reg_0_31_0_5_n_3;
  wire ram_reg_0_31_0_5_n_4;
  wire ram_reg_0_31_0_5_n_5;
  wire ram_reg_0_31_0_5_n_6;
  wire ram_reg_0_31_0_5_n_7;
  wire ram_reg_0_31_0_5_n_8;
  wire ram_reg_0_31_12_17_n_3;
  wire ram_reg_0_31_12_17_n_4;
  wire ram_reg_0_31_12_17_n_5;
  wire ram_reg_0_31_12_17_n_6;
  wire ram_reg_0_31_12_17_n_7;
  wire ram_reg_0_31_12_17_n_8;
  wire ram_reg_0_31_18_23_n_3;
  wire ram_reg_0_31_18_23_n_4;
  wire ram_reg_0_31_18_23_n_5;
  wire ram_reg_0_31_18_23_n_6;
  wire ram_reg_0_31_18_23_n_7;
  wire ram_reg_0_31_18_23_n_8;
  wire ram_reg_0_31_24_29_n_3;
  wire ram_reg_0_31_24_29_n_4;
  wire ram_reg_0_31_24_29_n_5;
  wire ram_reg_0_31_24_29_n_6;
  wire ram_reg_0_31_24_29_n_7;
  wire ram_reg_0_31_24_29_n_8;
  wire ram_reg_0_31_30_31__0_n_3;
  wire ram_reg_0_31_30_31_n_3;
  wire ram_reg_0_31_6_11_n_3;
  wire ram_reg_0_31_6_11_n_4;
  wire ram_reg_0_31_6_11_n_5;
  wire ram_reg_0_31_6_11_n_6;
  wire ram_reg_0_31_6_11_n_7;
  wire ram_reg_0_31_6_11_n_8;
  wire [1:0]NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_4),
        .Q(O24[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_8),
        .Q(O24[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_7),
        .Q(O24[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_4),
        .Q(O24[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_3),
        .Q(O24[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_6),
        .Q(O24[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_5),
        .Q(O24[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_8),
        .Q(O24[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_12_17_n_7),
        .Q(O24[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_4),
        .Q(O24[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_3),
        .Q(O24[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_3),
        .Q(O24[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_6),
        .Q(O24[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_5),
        .Q(O24[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_8),
        .Q(O24[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_18_23_n_7),
        .Q(O24[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_4),
        .Q(O24[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_3),
        .Q(O24[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_6),
        .Q(O24[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_5),
        .Q(O24[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_8),
        .Q(O24[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_24_29_n_7),
        .Q(O24[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_6),
        .Q(O24[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31_n_3),
        .Q(O24[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_30_31__0_n_3),
        .Q(O24[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_5),
        .Q(O24[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_8),
        .Q(O24[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_0_5_n_7),
        .Q(O24[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_4),
        .Q(O24[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_3),
        .Q(O24[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_6),
        .Q(O24[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_31_6_11_n_5),
        .Q(O24[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M ram_reg_0_31_0_5
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[1:0]),
        .DIB(d1[3:2]),
        .DIC(d1[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_0_5_n_3,ram_reg_0_31_0_5_n_4}),
        .DOB({ram_reg_0_31_0_5_n_5,ram_reg_0_31_0_5_n_6}),
        .DOC({ram_reg_0_31_0_5_n_7,ram_reg_0_31_0_5_n_8}),
        .DOD(NLW_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M ram_reg_0_31_12_17
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[13:12]),
        .DIB(d1[15:14]),
        .DIC(d1[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_12_17_n_3,ram_reg_0_31_12_17_n_4}),
        .DOB({ram_reg_0_31_12_17_n_5,ram_reg_0_31_12_17_n_6}),
        .DOC({ram_reg_0_31_12_17_n_7,ram_reg_0_31_12_17_n_8}),
        .DOD(NLW_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M ram_reg_0_31_18_23
       (.ADDRA({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRB({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRC({\q0_reg[19]_0 [1],buf_address0[3:1],\q0_reg[19]_0 [0]}),
        .ADDRD(buf_address1),
        .DIA(d1[19:18]),
        .DIB(d1[21:20]),
        .DIC(d1[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_18_23_n_3,ram_reg_0_31_18_23_n_4}),
        .DOB({ram_reg_0_31_18_23_n_5,ram_reg_0_31_18_23_n_6}),
        .DOC({ram_reg_0_31_18_23_n_7,ram_reg_0_31_18_23_n_8}),
        .DOD(NLW_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M ram_reg_0_31_24_29
       (.ADDRA(buf_address0),
        .ADDRB(buf_address0),
        .ADDRC(buf_address0),
        .ADDRD(buf_address1),
        .DIA(d1[25:24]),
        .DIB(d1[27:26]),
        .DIC(d1[29:28]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_24_29_n_3,ram_reg_0_31_24_29_n_4}),
        .DOB({ram_reg_0_31_24_29_n_5,ram_reg_0_31_24_29_n_6}),
        .DOC({ram_reg_0_31_24_29_n_7,ram_reg_0_31_24_29_n_8}),
        .DOD(NLW_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[30]),
        .DPO(ram_reg_0_31_30_31_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D ram_reg_0_31_30_31__0
       (.A0(buf_address1[0]),
        .A1(buf_address1[1]),
        .A2(buf_address1[2]),
        .A3(buf_address1[3]),
        .A4(buf_address1[4]),
        .D(d1[31]),
        .DPO(ram_reg_0_31_30_31__0_n_3),
        .DPRA0(buf_address0[0]),
        .DPRA1(buf_address0[1]),
        .DPRA2(buf_address0[2]),
        .DPRA3(buf_address0[3]),
        .DPRA4(buf_address0[4]),
        .SPO(NLW_ram_reg_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "buf_5_U/ram_reg_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M ram_reg_0_31_6_11
       (.ADDRA({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRB({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRC({ADDRC[1],buf_address0[3:1],ADDRC[0]}),
        .ADDRD(buf_address1),
        .DIA(d1[7:6]),
        .DIB(d1[9:8]),
        .DIC(d1[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({ram_reg_0_31_6_11_n_3,ram_reg_0_31_6_11_n_4}),
        .DOB({ram_reg_0_31_6_11_n_5,ram_reg_0_31_6_11_n_6}),
        .DOC({ram_reg_0_31_6_11_n_7,ram_reg_0_31_6_11_n_8}),
        .DOD(NLW_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    E,
    \B_V_data_1_state_reg[0] ,
    SR,
    D,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg,
    \ap_CS_fsm_reg[43] ,
    ap_enable_reg_pp0_iter1_reg,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[43]_0 ,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31] ,
    \i_fu_32_reg[31]_i_4_0 ,
    regslice_both_out_r_U_apdone_blk,
    \ap_CS_fsm_reg[51] );
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [0:0]SR;
  output [31:0]D;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[43] ;
  output ap_enable_reg_pp0_iter1_reg;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1;
  input \ap_CS_fsm_reg[43]_0 ;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [3:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31] ;
  input [31:0]\i_fu_32_reg[31]_i_4_0 ;
  input regslice_both_out_r_U_apdone_blk;
  input [0:0]\ap_CS_fsm_reg[51] ;

  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire [1:0]\ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire [0:0]\ap_CS_fsm_reg[51] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_i_1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_done;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1;
  wire \i_fu_32[31]_i_10_n_3 ;
  wire \i_fu_32[31]_i_11_n_3 ;
  wire \i_fu_32[31]_i_13_n_3 ;
  wire \i_fu_32[31]_i_14_n_3 ;
  wire \i_fu_32[31]_i_15_n_3 ;
  wire \i_fu_32[31]_i_16_n_3 ;
  wire \i_fu_32[31]_i_17_n_3 ;
  wire \i_fu_32[31]_i_18_n_3 ;
  wire \i_fu_32[31]_i_19_n_3 ;
  wire \i_fu_32[31]_i_20_n_3 ;
  wire \i_fu_32[31]_i_21_n_3 ;
  wire \i_fu_32[31]_i_22_n_3 ;
  wire \i_fu_32[31]_i_23_n_3 ;
  wire \i_fu_32[31]_i_24_n_3 ;
  wire \i_fu_32[31]_i_25_n_3 ;
  wire \i_fu_32[31]_i_26_n_3 ;
  wire \i_fu_32[31]_i_27_n_3 ;
  wire \i_fu_32[31]_i_28_n_3 ;
  wire \i_fu_32[31]_i_29_n_3 ;
  wire \i_fu_32[31]_i_30_n_3 ;
  wire \i_fu_32[31]_i_9_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_4 ;
  wire \i_fu_32_reg[12]_i_1_n_5 ;
  wire \i_fu_32_reg[12]_i_1_n_6 ;
  wire \i_fu_32_reg[16]_i_1_n_3 ;
  wire \i_fu_32_reg[16]_i_1_n_4 ;
  wire \i_fu_32_reg[16]_i_1_n_5 ;
  wire \i_fu_32_reg[16]_i_1_n_6 ;
  wire \i_fu_32_reg[20]_i_1_n_3 ;
  wire \i_fu_32_reg[20]_i_1_n_4 ;
  wire \i_fu_32_reg[20]_i_1_n_5 ;
  wire \i_fu_32_reg[20]_i_1_n_6 ;
  wire \i_fu_32_reg[24]_i_1_n_3 ;
  wire \i_fu_32_reg[24]_i_1_n_4 ;
  wire \i_fu_32_reg[24]_i_1_n_5 ;
  wire \i_fu_32_reg[24]_i_1_n_6 ;
  wire \i_fu_32_reg[28]_i_1_n_3 ;
  wire \i_fu_32_reg[28]_i_1_n_4 ;
  wire \i_fu_32_reg[28]_i_1_n_5 ;
  wire \i_fu_32_reg[28]_i_1_n_6 ;
  wire [31:0]\i_fu_32_reg[31] ;
  wire \i_fu_32_reg[31]_i_12_n_3 ;
  wire \i_fu_32_reg[31]_i_12_n_4 ;
  wire \i_fu_32_reg[31]_i_12_n_5 ;
  wire \i_fu_32_reg[31]_i_12_n_6 ;
  wire \i_fu_32_reg[31]_i_3_n_5 ;
  wire \i_fu_32_reg[31]_i_3_n_6 ;
  wire [31:0]\i_fu_32_reg[31]_i_4_0 ;
  wire \i_fu_32_reg[31]_i_4_n_5 ;
  wire \i_fu_32_reg[31]_i_4_n_6 ;
  wire \i_fu_32_reg[31]_i_8_n_3 ;
  wire \i_fu_32_reg[31]_i_8_n_4 ;
  wire \i_fu_32_reg[31]_i_8_n_5 ;
  wire \i_fu_32_reg[31]_i_8_n_6 ;
  wire \i_fu_32_reg[4]_i_1_n_3 ;
  wire \i_fu_32_reg[4]_i_1_n_4 ;
  wire \i_fu_32_reg[4]_i_1_n_5 ;
  wire \i_fu_32_reg[4]_i_1_n_6 ;
  wire \i_fu_32_reg[8]_i_1_n_3 ;
  wire \i_fu_32_reg[8]_i_1_n_4 ;
  wire \i_fu_32_reg[8]_i_1_n_5 ;
  wire \i_fu_32_reg[8]_i_1_n_6 ;
  wire icmp_ln214_fu_63_p2;
  wire in_r_TVALID_int_regslice;
  wire regslice_both_out_r_U_apdone_blk;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080800080)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2022000000000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(icmp_ln214_fu_63_p2),
        .I2(ack_in),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I4(in_r_TVALID_int_regslice),
        .I5(Q[1]),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBFAABFFFAAAAAAAA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[43]_0 ),
        .I2(icmp_ln214_fu_63_p2),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[43] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_done),
        .I1(Q[1]),
        .I2(regslice_both_out_r_U_apdone_blk),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[51] ),
        .O(\ap_CS_fsm_reg[43] [1]));
  LUT6 #(
    .INIT(64'hD500FFFFD5000000)) 
    \ap_CS_fsm[51]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I1(Q[1]),
        .I2(ack_in),
        .I3(icmp_ln214_fu_63_p2),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I5(ap_done_cache),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_done));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA0000)) 
    ap_done_cache_i_1__0
       (.I0(icmp_ln214_fu_63_p2),
        .I1(ack_in),
        .I2(Q[1]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0808A80808088808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I2(\ap_CS_fsm_reg[43]_0 ),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFD5D55555)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(icmp_ln214_fu_63_p2),
        .I2(\ap_CS_fsm_reg[43]_0 ),
        .I3(in_r_TVALID_int_regslice),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0888AAAA)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_i_1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(Q[0]),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_32[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_32_reg[31] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT6 #(
    .INIT(64'hA222000000000000)) 
    \i_fu_32[31]_i_1 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_10 
       (.I0(\i_fu_32_reg[31]_i_4_0 [28]),
        .I1(\i_fu_32_reg[31]_i_4_0 [27]),
        .I2(\i_fu_32_reg[31]_i_4_0 [29]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_17_n_3 ),
        .O(\i_fu_32[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_11 
       (.I0(\i_fu_32_reg[31]_i_4_0 [25]),
        .I1(\i_fu_32_reg[31]_i_4_0 [24]),
        .I2(\i_fu_32_reg[31]_i_4_0 [26]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_18_n_3 ),
        .O(\i_fu_32[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_13 
       (.I0(\i_fu_32_reg[31]_i_4_0 [22]),
        .I1(\i_fu_32_reg[31]_i_4_0 [21]),
        .I2(\i_fu_32_reg[31]_i_4_0 [23]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_23_n_3 ),
        .O(\i_fu_32[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_14 
       (.I0(\i_fu_32_reg[31]_i_4_0 [19]),
        .I1(\i_fu_32_reg[31]_i_4_0 [18]),
        .I2(\i_fu_32_reg[31]_i_4_0 [20]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_24_n_3 ),
        .O(\i_fu_32[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_15 
       (.I0(\i_fu_32_reg[31]_i_4_0 [16]),
        .I1(\i_fu_32_reg[31]_i_4_0 [15]),
        .I2(\i_fu_32_reg[31]_i_4_0 [17]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_25_n_3 ),
        .O(\i_fu_32[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_16 
       (.I0(\i_fu_32_reg[31]_i_4_0 [13]),
        .I1(\i_fu_32_reg[31]_i_4_0 [12]),
        .I2(\i_fu_32_reg[31]_i_4_0 [14]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_26_n_3 ),
        .O(\i_fu_32[31]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_17 
       (.I0(\i_fu_32_reg[31] [29]),
        .I1(\i_fu_32_reg[31]_i_4_0 [28]),
        .I2(\i_fu_32_reg[31] [27]),
        .I3(\i_fu_32_reg[31]_i_4_0 [27]),
        .I4(\i_fu_32_reg[31] [28]),
        .I5(\i_fu_32_reg[31]_i_4_0 [29]),
        .O(\i_fu_32[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_18 
       (.I0(\i_fu_32_reg[31] [26]),
        .I1(\i_fu_32_reg[31]_i_4_0 [25]),
        .I2(\i_fu_32_reg[31] [24]),
        .I3(\i_fu_32_reg[31]_i_4_0 [24]),
        .I4(\i_fu_32_reg[31] [25]),
        .I5(\i_fu_32_reg[31]_i_4_0 [26]),
        .O(\i_fu_32[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_19 
       (.I0(\i_fu_32_reg[31]_i_4_0 [10]),
        .I1(\i_fu_32_reg[31]_i_4_0 [9]),
        .I2(\i_fu_32_reg[31]_i_4_0 [11]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_27_n_3 ),
        .O(\i_fu_32[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000A22200000000)) 
    \i_fu_32[31]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .I2(Q[1]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_20 
       (.I0(\i_fu_32_reg[31]_i_4_0 [7]),
        .I1(\i_fu_32_reg[31]_i_4_0 [6]),
        .I2(\i_fu_32_reg[31]_i_4_0 [8]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_28_n_3 ),
        .O(\i_fu_32[31]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_21 
       (.I0(\i_fu_32_reg[31]_i_4_0 [4]),
        .I1(\i_fu_32_reg[31]_i_4_0 [3]),
        .I2(\i_fu_32_reg[31]_i_4_0 [5]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_29_n_3 ),
        .O(\i_fu_32[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_22 
       (.I0(\i_fu_32_reg[31]_i_4_0 [1]),
        .I1(\i_fu_32_reg[31]_i_4_0 [0]),
        .I2(\i_fu_32_reg[31]_i_4_0 [2]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_30_n_3 ),
        .O(\i_fu_32[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_23 
       (.I0(\i_fu_32_reg[31] [23]),
        .I1(\i_fu_32_reg[31]_i_4_0 [22]),
        .I2(\i_fu_32_reg[31] [21]),
        .I3(\i_fu_32_reg[31]_i_4_0 [21]),
        .I4(\i_fu_32_reg[31] [22]),
        .I5(\i_fu_32_reg[31]_i_4_0 [23]),
        .O(\i_fu_32[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_24 
       (.I0(\i_fu_32_reg[31] [20]),
        .I1(\i_fu_32_reg[31]_i_4_0 [19]),
        .I2(\i_fu_32_reg[31] [18]),
        .I3(\i_fu_32_reg[31]_i_4_0 [18]),
        .I4(\i_fu_32_reg[31] [19]),
        .I5(\i_fu_32_reg[31]_i_4_0 [20]),
        .O(\i_fu_32[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_25 
       (.I0(\i_fu_32_reg[31] [17]),
        .I1(\i_fu_32_reg[31]_i_4_0 [16]),
        .I2(\i_fu_32_reg[31] [15]),
        .I3(\i_fu_32_reg[31]_i_4_0 [15]),
        .I4(\i_fu_32_reg[31] [16]),
        .I5(\i_fu_32_reg[31]_i_4_0 [17]),
        .O(\i_fu_32[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_26 
       (.I0(\i_fu_32_reg[31] [14]),
        .I1(\i_fu_32_reg[31]_i_4_0 [13]),
        .I2(\i_fu_32_reg[31] [12]),
        .I3(\i_fu_32_reg[31]_i_4_0 [12]),
        .I4(\i_fu_32_reg[31] [13]),
        .I5(\i_fu_32_reg[31]_i_4_0 [14]),
        .O(\i_fu_32[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_27 
       (.I0(\i_fu_32_reg[31] [11]),
        .I1(\i_fu_32_reg[31]_i_4_0 [10]),
        .I2(\i_fu_32_reg[31] [9]),
        .I3(\i_fu_32_reg[31]_i_4_0 [9]),
        .I4(\i_fu_32_reg[31] [10]),
        .I5(\i_fu_32_reg[31]_i_4_0 [11]),
        .O(\i_fu_32[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_28 
       (.I0(\i_fu_32_reg[31] [8]),
        .I1(\i_fu_32_reg[31]_i_4_0 [7]),
        .I2(\i_fu_32_reg[31] [6]),
        .I3(\i_fu_32_reg[31]_i_4_0 [6]),
        .I4(\i_fu_32_reg[31] [7]),
        .I5(\i_fu_32_reg[31]_i_4_0 [8]),
        .O(\i_fu_32[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_29 
       (.I0(\i_fu_32_reg[31] [5]),
        .I1(\i_fu_32_reg[31]_i_4_0 [4]),
        .I2(\i_fu_32_reg[31] [3]),
        .I3(\i_fu_32_reg[31]_i_4_0 [3]),
        .I4(\i_fu_32_reg[31] [4]),
        .I5(\i_fu_32_reg[31]_i_4_0 [5]),
        .O(\i_fu_32[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_30 
       (.I0(\i_fu_32_reg[31] [2]),
        .I1(\i_fu_32_reg[31]_i_4_0 [1]),
        .I2(\i_fu_32_reg[31] [0]),
        .I3(\i_fu_32_reg[31]_i_4_0 [0]),
        .I4(\i_fu_32_reg[31] [1]),
        .I5(\i_fu_32_reg[31]_i_4_0 [2]),
        .O(\i_fu_32[31]_i_30_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .O(ap_sig_allocacmp_i_1[31]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_6 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_7 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT6 #(
    .INIT(64'h700000700788008F)) 
    \i_fu_32[31]_i_9 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .I3(\i_fu_32_reg[31]_i_4_0 [30]),
        .I4(\i_fu_32_reg[31] [30]),
        .I5(\i_fu_32_reg[31]_i_4_0 [31]),
        .O(\i_fu_32[31]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_6 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_2 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_3 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_4 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_5 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[12]_i_1 
       (.CI(\i_fu_32_reg[8]_i_1_n_3 ),
        .CO({\i_fu_32_reg[12]_i_1_n_3 ,\i_fu_32_reg[12]_i_1_n_4 ,\i_fu_32_reg[12]_i_1_n_5 ,\i_fu_32_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[16]_i_1 
       (.CI(\i_fu_32_reg[12]_i_1_n_3 ),
        .CO({\i_fu_32_reg[16]_i_1_n_3 ,\i_fu_32_reg[16]_i_1_n_4 ,\i_fu_32_reg[16]_i_1_n_5 ,\i_fu_32_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[20]_i_1 
       (.CI(\i_fu_32_reg[16]_i_1_n_3 ),
        .CO({\i_fu_32_reg[20]_i_1_n_3 ,\i_fu_32_reg[20]_i_1_n_4 ,\i_fu_32_reg[20]_i_1_n_5 ,\i_fu_32_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[24]_i_1 
       (.CI(\i_fu_32_reg[20]_i_1_n_3 ),
        .CO({\i_fu_32_reg[24]_i_1_n_3 ,\i_fu_32_reg[24]_i_1_n_4 ,\i_fu_32_reg[24]_i_1_n_5 ,\i_fu_32_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(ap_sig_allocacmp_i_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[28]_i_1 
       (.CI(\i_fu_32_reg[24]_i_1_n_3 ),
        .CO({\i_fu_32_reg[28]_i_1_n_3 ,\i_fu_32_reg[28]_i_1_n_4 ,\i_fu_32_reg[28]_i_1_n_5 ,\i_fu_32_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(ap_sig_allocacmp_i_1[28:25]));
  CARRY4 \i_fu_32_reg[31]_i_12 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[31]_i_12_n_3 ,\i_fu_32_reg[31]_i_12_n_4 ,\i_fu_32_reg[31]_i_12_n_5 ,\i_fu_32_reg[31]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_19_n_3 ,\i_fu_32[31]_i_20_n_3 ,\i_fu_32[31]_i_21_n_3 ,\i_fu_32[31]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[31]_i_3 
       (.CI(\i_fu_32_reg[28]_i_1_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED [3:2],\i_fu_32_reg[31]_i_3_n_5 ,\i_fu_32_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,ap_sig_allocacmp_i_1[31:29]}));
  CARRY4 \i_fu_32_reg[31]_i_4 
       (.CI(\i_fu_32_reg[31]_i_8_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED [3],icmp_ln214_fu_63_p2,\i_fu_32_reg[31]_i_4_n_5 ,\i_fu_32_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\i_fu_32[31]_i_9_n_3 ,\i_fu_32[31]_i_10_n_3 ,\i_fu_32[31]_i_11_n_3 }));
  CARRY4 \i_fu_32_reg[31]_i_8 
       (.CI(\i_fu_32_reg[31]_i_12_n_3 ),
        .CO({\i_fu_32_reg[31]_i_8_n_3 ,\i_fu_32_reg[31]_i_8_n_4 ,\i_fu_32_reg[31]_i_8_n_5 ,\i_fu_32_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_13_n_3 ,\i_fu_32[31]_i_14_n_3 ,\i_fu_32[31]_i_15_n_3 ,\i_fu_32[31]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[4]_i_1_n_3 ,\i_fu_32_reg[4]_i_1_n_4 ,\i_fu_32_reg[4]_i_1_n_5 ,\i_fu_32_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[8]_i_1 
       (.CI(\i_fu_32_reg[4]_i_1_n_3 ),
        .CO({\i_fu_32_reg[8]_i_1_n_3 ,\i_fu_32_reg[8]_i_1_n_4 ,\i_fu_32_reg[8]_i_1_n_5 ,\i_fu_32_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  LUT6 #(
    .INIT(64'hEF000000EFEFEFEF)) 
    \in_r_read_reg_90[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(icmp_ln214_fu_63_p2),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .I3(ack_in),
        .I4(Q[1]),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1),
        .O(\B_V_data_1_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_18
   (ap_enable_reg_pp0_iter3_reg,
    D,
    \ap_CS_fsm_reg[46] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \outch_fu_140_reg[5] ,
    \ap_CS_fsm_reg[45] ,
    ack_in,
    \num_img_fu_226_reg[0] );
  output ap_enable_reg_pp0_iter3_reg;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[46] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \outch_fu_140_reg[5] ;
  input [2:0]\ap_CS_fsm_reg[45] ;
  input ack_in;
  input [0:0]\num_img_fu_226_reg[0] ;

  wire [1:0]D;
  wire [0:0]SR;
  wire ack_in;
  wire [2:0]\ap_CS_fsm_reg[45] ;
  wire [0:0]\ap_CS_fsm_reg[46] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg;
  wire [0:0]\num_img_fu_226_reg[0] ;
  wire \outch_fu_140_reg[5] ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(\ap_CS_fsm_reg[45] [0]),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[45] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(\ap_CS_fsm_reg[46] ),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[45] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hD500FFFFD500D500)) 
    ap_done_cache_i_1__2
       (.I0(\outch_fu_140_reg[5] ),
        .I1(\ap_CS_fsm_reg[45] [2]),
        .I2(ack_in),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__2
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .O(ap_loop_init_int_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    ap_loop_init_int_i_2__1
       (.I0(\outch_fu_140_reg[5] ),
        .I1(\ap_CS_fsm_reg[45] [2]),
        .I2(ack_in),
        .O(ap_enable_reg_pp0_iter3_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten20_fu_230[62]_i_1 
       (.I0(\ap_CS_fsm_reg[45] [1]),
        .I1(\num_img_fu_226_reg[0] ),
        .O(\ap_CS_fsm_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \outch_fu_140[5]_i_1 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[45] [2]),
        .I4(\outch_fu_140_reg[5] ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_19
   (ap_rst_n_0,
    buf_address0,
    address1,
    \ch_fu_108_reg[0] ,
    SR,
    \indvar_flatten20_fu_230_reg[60] ,
    D,
    E,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg,
    ADDRC,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_1,
    add_ln171_fu_422_p2,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_2,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg,
    \ch_fu_108_reg[4] ,
    Q,
    \q0_reg[7] ,
    CO,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    ram_reg_0_31_0_0_i_7_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0,
    \q0_reg[31]_3 ,
    \ch_fu_108_reg[4]_0 ,
    \ch_fu_108_reg[4]_1 ,
    \ch_fu_108_reg[4]_2 ,
    \ch_fu_108_reg[4]_3 ,
    \ap_CS_fsm_reg[51]_i_4_0 ,
    \ap_CS_fsm_reg[51]_i_4_1 ,
    \ch_fu_108_reg[5] ,
    ap_rst_n,
    \ch_fu_108_reg[5]_0 ,
    \ch_fu_108_reg[5]_1 );
  output ap_rst_n_0;
  output [4:0]buf_address0;
  output [1:0]address1;
  output \ch_fu_108_reg[0] ;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_230_reg[60] ;
  output [1:0]D;
  output [0:0]E;
  output [1:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg;
  output [1:0]ADDRC;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_1;
  output [5:0]add_ln171_fu_422_p2;
  output [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_2;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  input \ch_fu_108_reg[4] ;
  input [6:0]Q;
  input [4:0]\q0_reg[7] ;
  input [0:0]CO;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [2:0]ram_reg_0_31_0_0_i_7_0;
  input [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  input \q0_reg[31]_3 ;
  input \ch_fu_108_reg[4]_0 ;
  input \ch_fu_108_reg[4]_1 ;
  input \ch_fu_108_reg[4]_2 ;
  input \ch_fu_108_reg[4]_3 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_1 ;
  input \ch_fu_108_reg[5] ;
  input ap_rst_n;
  input \ch_fu_108_reg[5]_0 ;
  input \ch_fu_108_reg[5]_1 ;

  wire [1:0]ADDRC;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [5:0]add_ln171_fu_422_p2;
  wire [1:0]address1;
  wire \ap_CS_fsm[51]_i_10_n_3 ;
  wire \ap_CS_fsm[51]_i_11_n_3 ;
  wire \ap_CS_fsm[51]_i_13_n_3 ;
  wire \ap_CS_fsm[51]_i_14_n_3 ;
  wire \ap_CS_fsm[51]_i_15_n_3 ;
  wire \ap_CS_fsm[51]_i_16_n_3 ;
  wire \ap_CS_fsm[51]_i_18_n_3 ;
  wire \ap_CS_fsm[51]_i_19_n_3 ;
  wire \ap_CS_fsm[51]_i_20_n_3 ;
  wire \ap_CS_fsm[51]_i_21_n_3 ;
  wire \ap_CS_fsm[51]_i_23_n_3 ;
  wire \ap_CS_fsm[51]_i_24_n_3 ;
  wire \ap_CS_fsm[51]_i_25_n_3 ;
  wire \ap_CS_fsm[51]_i_26_n_3 ;
  wire \ap_CS_fsm[51]_i_27_n_3 ;
  wire \ap_CS_fsm[51]_i_28_n_3 ;
  wire \ap_CS_fsm[51]_i_29_n_3 ;
  wire \ap_CS_fsm[51]_i_30_n_3 ;
  wire \ap_CS_fsm[51]_i_6_n_3 ;
  wire \ap_CS_fsm[51]_i_8_n_3 ;
  wire \ap_CS_fsm[51]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_17_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_22_n_6 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_1 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_5_n_6 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_5 ;
  wire \ap_CS_fsm_reg[51]_i_7_n_6 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [4:0]buf_address0;
  wire \ch_fu_108[4]_i_2_n_3 ;
  wire \ch_fu_108_reg[0] ;
  wire \ch_fu_108_reg[4] ;
  wire \ch_fu_108_reg[4]_0 ;
  wire \ch_fu_108_reg[4]_1 ;
  wire \ch_fu_108_reg[4]_2 ;
  wire \ch_fu_108_reg[4]_3 ;
  wire \ch_fu_108_reg[5] ;
  wire \ch_fu_108_reg[5]_0 ;
  wire \ch_fu_108_reg[5]_1 ;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  wire [1:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_2;
  wire [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0;
  wire [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  wire [0:0]\indvar_flatten20_fu_230_reg[60] ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire [4:0]\q0_reg[7] ;
  wire ram_reg_0_31_0_0_i_31_n_3;
  wire ram_reg_0_31_0_0_i_35_n_3;
  wire [2:0]ram_reg_0_31_0_0_i_7_0;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_22_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[51]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[51]_i_7_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7444744474747444)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(\indvar_flatten20_fu_230_reg[60] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_done_cache),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q[4]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[5]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_10 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [52]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [52]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [51]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [51]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [53]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [53]),
        .O(\ap_CS_fsm[51]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_11 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [48]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [48]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [49]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [49]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [50]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [50]),
        .O(\ap_CS_fsm[51]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_13 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [45]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [45]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [46]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [46]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [47]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [47]),
        .O(\ap_CS_fsm[51]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_14 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [42]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [42]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [43]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [43]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [44]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [44]),
        .O(\ap_CS_fsm[51]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_15 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [39]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [39]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [40]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [40]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [41]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [41]),
        .O(\ap_CS_fsm[51]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_16 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [37]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [37]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [36]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [36]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [38]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [38]),
        .O(\ap_CS_fsm[51]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_18 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [33]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [33]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [34]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [34]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [35]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [35]),
        .O(\ap_CS_fsm[51]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_19 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [30]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [30]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [31]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [31]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [32]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [32]),
        .O(\ap_CS_fsm[51]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_20 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [27]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [27]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [28]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [28]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [29]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [29]),
        .O(\ap_CS_fsm[51]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_21 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [24]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [24]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [25]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [25]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [26]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [26]),
        .O(\ap_CS_fsm[51]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_23 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [22]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [22]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [21]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [21]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [23]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [23]),
        .O(\ap_CS_fsm[51]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_24 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [18]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [18]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [19]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [19]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [20]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [20]),
        .O(\ap_CS_fsm[51]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_25 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [15]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [15]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [16]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [16]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [17]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [17]),
        .O(\ap_CS_fsm[51]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_26 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [12]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [12]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [13]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [13]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [14]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [14]),
        .O(\ap_CS_fsm[51]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_27 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [9]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [9]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [10]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [10]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [11]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [11]),
        .O(\ap_CS_fsm[51]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_28 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [7]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [7]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [6]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [6]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [8]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [8]),
        .O(\ap_CS_fsm[51]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_29 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [4]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [4]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [3]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [3]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [5]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [5]),
        .O(\ap_CS_fsm[51]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_30 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [0]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [0]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [1]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [1]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [2]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [2]),
        .O(\ap_CS_fsm[51]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_6 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [60]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [60]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [61]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [61]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [62]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [62]),
        .O(\ap_CS_fsm[51]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_8 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [59]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [59]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [57]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [57]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [58]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [58]),
        .O(\ap_CS_fsm[51]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[51]_i_9 
       (.I0(\ap_CS_fsm_reg[51]_i_4_0 [55]),
        .I1(\ap_CS_fsm_reg[51]_i_4_1 [55]),
        .I2(\ap_CS_fsm_reg[51]_i_4_0 [54]),
        .I3(\ap_CS_fsm_reg[51]_i_4_1 [54]),
        .I4(\ap_CS_fsm_reg[51]_i_4_1 [56]),
        .I5(\ap_CS_fsm_reg[51]_i_4_0 [56]),
        .O(\ap_CS_fsm[51]_i_9_n_3 ));
  CARRY4 \ap_CS_fsm_reg[51]_i_12 
       (.CI(\ap_CS_fsm_reg[51]_i_17_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_12_n_3 ,\ap_CS_fsm_reg[51]_i_12_n_4 ,\ap_CS_fsm_reg[51]_i_12_n_5 ,\ap_CS_fsm_reg[51]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_18_n_3 ,\ap_CS_fsm[51]_i_19_n_3 ,\ap_CS_fsm[51]_i_20_n_3 ,\ap_CS_fsm[51]_i_21_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_17 
       (.CI(\ap_CS_fsm_reg[51]_i_22_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_17_n_3 ,\ap_CS_fsm_reg[51]_i_17_n_4 ,\ap_CS_fsm_reg[51]_i_17_n_5 ,\ap_CS_fsm_reg[51]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_23_n_3 ,\ap_CS_fsm[51]_i_24_n_3 ,\ap_CS_fsm[51]_i_25_n_3 ,\ap_CS_fsm[51]_i_26_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[51]_i_22_n_3 ,\ap_CS_fsm_reg[51]_i_22_n_4 ,\ap_CS_fsm_reg[51]_i_22_n_5 ,\ap_CS_fsm_reg[51]_i_22_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_27_n_3 ,\ap_CS_fsm[51]_i_28_n_3 ,\ap_CS_fsm[51]_i_29_n_3 ,\ap_CS_fsm[51]_i_30_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_4 
       (.CI(\ap_CS_fsm_reg[51]_i_5_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[51]_i_4_CO_UNCONNECTED [3:1],\indvar_flatten20_fu_230_reg[60] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[51]_i_6_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_5 
       (.CI(\ap_CS_fsm_reg[51]_i_7_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_5_n_3 ,\ap_CS_fsm_reg[51]_i_5_n_4 ,\ap_CS_fsm_reg[51]_i_5_n_5 ,\ap_CS_fsm_reg[51]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_8_n_3 ,\ap_CS_fsm[51]_i_9_n_3 ,\ap_CS_fsm[51]_i_10_n_3 ,\ap_CS_fsm[51]_i_11_n_3 }));
  CARRY4 \ap_CS_fsm_reg[51]_i_7 
       (.CI(\ap_CS_fsm_reg[51]_i_12_n_3 ),
        .CO({\ap_CS_fsm_reg[51]_i_7_n_3 ,\ap_CS_fsm_reg[51]_i_7_n_4 ,\ap_CS_fsm_reg[51]_i_7_n_5 ,\ap_CS_fsm_reg[51]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[51]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[51]_i_13_n_3 ,\ap_CS_fsm[51]_i_14_n_3 ,\ap_CS_fsm[51]_i_15_n_3 ,\ap_CS_fsm[51]_i_16_n_3 }));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I2(\ch_fu_108_reg[5] ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_10_addr_reg_627[0]_i_1 
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \buf_10_addr_reg_627[4]_i_1 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ch_fu_108[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\ch_fu_108_reg[4]_3 ),
        .O(add_ln171_fu_422_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \ch_fu_108[1]_i_1 
       (.I0(\ch_fu_108_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4]_3 ),
        .O(add_ln171_fu_422_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \ch_fu_108[2]_i_1 
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(\ch_fu_108_reg[4]_2 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_108_reg[4]_1 ),
        .O(add_ln171_fu_422_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ch_fu_108[3]_i_1 
       (.I0(\ch_fu_108_reg[4]_2 ),
        .I1(\ch_fu_108_reg[4]_3 ),
        .I2(\ch_fu_108_reg[4]_1 ),
        .I3(ap_loop_init_int),
        .I4(\ch_fu_108_reg[4]_0 ),
        .O(add_ln171_fu_422_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ch_fu_108[4]_i_1 
       (.I0(\ch_fu_108_reg[4]_1 ),
        .I1(\ch_fu_108_reg[4]_3 ),
        .I2(\ch_fu_108_reg[4]_2 ),
        .I3(\ch_fu_108_reg[4]_0 ),
        .I4(\ch_fu_108[4]_i_2_n_3 ),
        .I5(\ch_fu_108_reg[4] ),
        .O(add_ln171_fu_422_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ch_fu_108[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .O(\ch_fu_108[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \ch_fu_108[5]_i_1 
       (.I0(\ch_fu_108_reg[5] ),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \ch_fu_108[5]_i_2 
       (.I0(\ch_fu_108_reg[4] ),
        .I1(\ch_fu_108_reg[5]_0 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_108_reg[5]_1 ),
        .O(add_ln171_fu_422_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_i_1
       (.I0(\ch_fu_108_reg[5] ),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0000404444444444)) 
    \indvar_flatten6_reg_514[31]_i_1 
       (.I0(\indvar_flatten20_fu_230_reg[60] ),
        .I1(Q[3]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(Q[5]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \indvar_flatten6_reg_514[31]_i_2 
       (.I0(Q[5]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5553)) 
    ram_reg_0_31_0_0_i_31
       (.I0(buf_address0[3]),
        .I1(ram_reg_0_31_0_0_i_7_0[1]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ram_reg_0_31_0_0_i_31_n_3));
  LUT6 #(
    .INIT(64'h0035FF35FF35FF35)) 
    ram_reg_0_31_0_0_i_35
       (.I0(ram_reg_0_31_0_0_i_7_0[2]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\ch_fu_108_reg[4] ),
        .I5(\ch_fu_108[4]_i_2_n_3 ),
        .O(ram_reg_0_31_0_0_i_35_n_3));
  LUT6 #(
    .INIT(64'h2A002A002AFF2A00)) 
    ram_reg_0_31_0_0_i_45
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(Q[5]),
        .I4(ram_reg_0_31_0_0_i_7_0[0]),
        .I5(Q[6]),
        .O(\ch_fu_108_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFBBBF)) 
    ram_reg_0_31_0_0_i_6
       (.I0(\q0_reg[31]_1 ),
        .I1(\q0_reg[31]_3 ),
        .I2(ram_reg_0_31_0_0_i_31_n_3),
        .I3(\q0_reg[31]_0 ),
        .I4(Q[2]),
        .I5(\q0_reg[31]_2 ),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    ram_reg_0_31_0_0_i_7
       (.I0(\q0_reg[31] ),
        .I1(ram_reg_0_31_0_0_i_35_n_3),
        .I2(\q0_reg[31]_0 ),
        .I3(Q[2]),
        .I4(\q0_reg[31]_1 ),
        .I5(\q0_reg[31]_2 ),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_10
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4]_1 ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [2]),
        .I5(CO),
        .O(buf_address0[2]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_11
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [1]),
        .I5(CO),
        .O(buf_address0[1]));
  LUT6 #(
    .INIT(64'h2A002A002AFF2A00)) 
    ram_reg_0_31_0_5_i_12
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(Q[5]),
        .I4(\q0_reg[7] [0]),
        .I5(CO),
        .O(ADDRC[0]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_8
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4] ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [4]),
        .I5(CO),
        .O(ADDRC[1]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_0_5_i_9
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4]_0 ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [3]),
        .I5(CO),
        .O(buf_address0[3]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_12_17_i_7
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4] ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [4]),
        .I5(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A002A002AFF2A00)) 
    ram_reg_0_31_12_17_i_8
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(Q[5]),
        .I4(\q0_reg[7] [0]),
        .I5(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_31_24_29_i_7
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_108_reg[4] ),
        .I3(Q[5]),
        .I4(\q0_reg[7] [4]),
        .I5(CO),
        .O(buf_address0[4]));
  LUT6 #(
    .INIT(64'h2A002A002AFF2A00)) 
    ram_reg_0_31_24_29_i_8
       (.I0(\ch_fu_108_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I3(Q[5]),
        .I4(\q0_reg[7] [0]),
        .I5(CO),
        .O(buf_address0[0]));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_20
   (CO,
    \ap_CS_fsm_reg[47] ,
    \tmp_5_reg_1027_reg[31] ,
    clear,
    \reuse_addr_reg_fu_52_reg[8] ,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg,
    \ap_CS_fsm_reg[48] ,
    \ap_CS_fsm_reg[47]_0 ,
    \ap_CS_fsm_reg[47]_i_2_0 ,
    \ap_CS_fsm_reg[47]_i_2_1 ,
    in_r_TVALID_int_regslice,
    \ch_1_fu_60_reg[5]_i_4_0 ,
    out,
    \reuse_addr_reg_fu_52_reg[8]_0 ,
    ap_rst_n);
  output [0:0]CO;
  output [1:0]\ap_CS_fsm_reg[47] ;
  output [0:0]\tmp_5_reg_1027_reg[31] ;
  output clear;
  output \reuse_addr_reg_fu_52_reg[8] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[48] ;
  input \ap_CS_fsm_reg[47]_0 ;
  input [31:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[47]_i_2_1 ;
  input in_r_TVALID_int_regslice;
  input [31:0]\ch_1_fu_60_reg[5]_i_4_0 ;
  input [32:0]out;
  input \reuse_addr_reg_fu_52_reg[8]_0 ;
  input ap_rst_n;

  wire [0:0]CO;
  wire \ap_CS_fsm[47]_i_10_n_3 ;
  wire \ap_CS_fsm[47]_i_11_n_3 ;
  wire \ap_CS_fsm[47]_i_12_n_3 ;
  wire \ap_CS_fsm[47]_i_13_n_3 ;
  wire \ap_CS_fsm[47]_i_14_n_3 ;
  wire \ap_CS_fsm[47]_i_15_n_3 ;
  wire \ap_CS_fsm[47]_i_16_n_3 ;
  wire \ap_CS_fsm[47]_i_5_n_3 ;
  wire \ap_CS_fsm[47]_i_6_n_3 ;
  wire \ap_CS_fsm[47]_i_7_n_3 ;
  wire \ap_CS_fsm[47]_i_9_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[47]_0 ;
  wire [31:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  wire [30:0]\ap_CS_fsm_reg[47]_i_2_1 ;
  wire \ap_CS_fsm_reg[47]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_3 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[47]_i_8_n_6 ;
  wire [1:0]\ap_CS_fsm_reg[48] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \ch_1_fu_60[5]_i_10_n_3 ;
  wire \ch_1_fu_60[5]_i_16_n_3 ;
  wire \ch_1_fu_60[5]_i_17_n_3 ;
  wire \ch_1_fu_60[5]_i_18_n_3 ;
  wire \ch_1_fu_60[5]_i_19_n_3 ;
  wire \ch_1_fu_60[5]_i_25_n_3 ;
  wire \ch_1_fu_60[5]_i_26_n_3 ;
  wire \ch_1_fu_60[5]_i_27_n_3 ;
  wire \ch_1_fu_60[5]_i_28_n_3 ;
  wire \ch_1_fu_60[5]_i_8_n_3 ;
  wire \ch_1_fu_60[5]_i_9_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_15_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[5]_i_4_0 ;
  wire \ch_1_fu_60_reg[5]_i_4_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_4_n_6 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_7_n_6 ;
  wire clear;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg;
  wire in_r_TVALID_int_regslice;
  wire [32:0]out;
  wire \reuse_addr_reg_fu_52_reg[8] ;
  wire \reuse_addr_reg_fu_52_reg[8]_0 ;
  wire [0:0]\tmp_5_reg_1027_reg[31] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[47]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[47]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4444444474744474)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(\tmp_5_reg_1027_reg[31] ),
        .I1(\ap_CS_fsm_reg[48] [0]),
        .I2(\ap_CS_fsm_reg[48] [1]),
        .I3(ap_done_cache),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I5(\ap_CS_fsm_reg[47]_0 ),
        .O(\ap_CS_fsm_reg[47] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_10 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [17]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [18]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [19]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [20]),
        .O(\ap_CS_fsm[47]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_11 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [15]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [16]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [17]),
        .O(\ap_CS_fsm[47]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_12 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [12]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [11]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [12]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [13]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [14]),
        .O(\ap_CS_fsm[47]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_13 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [9]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [10]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [11]),
        .O(\ap_CS_fsm[47]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_14 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [8]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [7]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [6]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [5]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [6]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [7]),
        .O(\ap_CS_fsm[47]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_15 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [3]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [4]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [5]),
        .O(\ap_CS_fsm[47]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[47]_i_16 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[47]_i_2_0 [1]),
        .I2(\ap_CS_fsm_reg[47]_i_2_1 [0]),
        .I3(\ap_CS_fsm_reg[47]_i_2_0 [2]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [1]),
        .O(\ap_CS_fsm[47]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[47]_i_5 
       (.I0(\ap_CS_fsm_reg[47]_i_2_1 [30]),
        .I1(\ap_CS_fsm_reg[47]_i_2_0 [31]),
        .I2(\ap_CS_fsm_reg[47]_i_2_1 [29]),
        .I3(\ap_CS_fsm_reg[47]_i_2_0 [30]),
        .O(\ap_CS_fsm[47]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_6 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [26]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [28]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [27]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [28]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [29]),
        .O(\ap_CS_fsm[47]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_7 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [23]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [24]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [25]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [26]),
        .O(\ap_CS_fsm[47]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[47]_i_9 
       (.I0(\ap_CS_fsm_reg[47]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[47]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[47]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[47]_i_2_1 [21]),
        .I4(\ap_CS_fsm_reg[47]_i_2_1 [22]),
        .I5(\ap_CS_fsm_reg[47]_i_2_0 [23]),
        .O(\ap_CS_fsm[47]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(\ap_CS_fsm_reg[48] [1]),
        .I1(ap_done_cache),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(CO),
        .O(\ap_CS_fsm_reg[47] [1]));
  CARRY4 \ap_CS_fsm_reg[47]_i_2 
       (.CI(\ap_CS_fsm_reg[47]_i_4_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[47]_i_2_CO_UNCONNECTED [3],\tmp_5_reg_1027_reg[31] ,\ap_CS_fsm_reg[47]_i_2_n_5 ,\ap_CS_fsm_reg[47]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[47]_i_5_n_3 ,\ap_CS_fsm[47]_i_6_n_3 ,\ap_CS_fsm[47]_i_7_n_3 }));
  CARRY4 \ap_CS_fsm_reg[47]_i_4 
       (.CI(\ap_CS_fsm_reg[47]_i_8_n_3 ),
        .CO({\ap_CS_fsm_reg[47]_i_4_n_3 ,\ap_CS_fsm_reg[47]_i_4_n_4 ,\ap_CS_fsm_reg[47]_i_4_n_5 ,\ap_CS_fsm_reg[47]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[47]_i_9_n_3 ,\ap_CS_fsm[47]_i_10_n_3 ,\ap_CS_fsm[47]_i_11_n_3 ,\ap_CS_fsm[47]_i_12_n_3 }));
  CARRY4 \ap_CS_fsm_reg[47]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[47]_i_8_n_3 ,\ap_CS_fsm_reg[47]_i_8_n_4 ,\ap_CS_fsm_reg[47]_i_8_n_5 ,\ap_CS_fsm_reg[47]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[47]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[47]_i_13_n_3 ,\ap_CS_fsm[47]_i_14_n_3 ,\ap_CS_fsm[47]_i_15_n_3 ,\ap_CS_fsm[47]_i_16_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__1
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF4F4F4FCF4F4F)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888088)) 
    \ch_1_fu_60[5]_i_1 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(in_r_TVALID_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(CO),
        .O(clear));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_10 
       (.I0(out[24]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [23]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [25]),
        .I3(out[26]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [24]),
        .I5(out[25]),
        .O(\ch_1_fu_60[5]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_16 
       (.I0(out[21]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [20]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [22]),
        .I3(out[23]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [21]),
        .I5(out[22]),
        .O(\ch_1_fu_60[5]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_17 
       (.I0(out[18]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [17]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [19]),
        .I3(out[20]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [18]),
        .I5(out[19]),
        .O(\ch_1_fu_60[5]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_18 
       (.I0(out[15]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [14]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [16]),
        .I3(out[17]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [15]),
        .I5(out[16]),
        .O(\ch_1_fu_60[5]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_19 
       (.I0(out[12]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [11]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [13]),
        .I3(out[14]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [12]),
        .I5(out[13]),
        .O(\ch_1_fu_60[5]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_25 
       (.I0(out[9]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [8]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [10]),
        .I3(out[11]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [9]),
        .I5(out[10]),
        .O(\ch_1_fu_60[5]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_26 
       (.I0(out[6]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [5]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [7]),
        .I3(out[8]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [6]),
        .I5(out[7]),
        .O(\ch_1_fu_60[5]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_27 
       (.I0(out[3]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [2]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [4]),
        .I3(out[5]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [3]),
        .I5(out[4]),
        .O(\ch_1_fu_60[5]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \ch_1_fu_60[5]_i_28 
       (.I0(\ch_1_fu_60_reg[5]_i_4_0 [1]),
        .I1(out[2]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [0]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\ch_1_fu_60[5]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_8 
       (.I0(out[30]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [29]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [31]),
        .I3(out[32]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [30]),
        .I5(out[31]),
        .O(\ch_1_fu_60[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[5]_i_9 
       (.I0(out[27]),
        .I1(\ch_1_fu_60_reg[5]_i_4_0 [26]),
        .I2(\ch_1_fu_60_reg[5]_i_4_0 [28]),
        .I3(out[29]),
        .I4(\ch_1_fu_60_reg[5]_i_4_0 [27]),
        .I5(out[28]),
        .O(\ch_1_fu_60[5]_i_9_n_3 ));
  CARRY4 \ch_1_fu_60_reg[5]_i_15 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[5]_i_15_n_3 ,\ch_1_fu_60_reg[5]_i_15_n_4 ,\ch_1_fu_60_reg[5]_i_15_n_5 ,\ch_1_fu_60_reg[5]_i_15_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_15_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_25_n_3 ,\ch_1_fu_60[5]_i_26_n_3 ,\ch_1_fu_60[5]_i_27_n_3 ,\ch_1_fu_60[5]_i_28_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_4 
       (.CI(\ch_1_fu_60_reg[5]_i_7_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[5]_i_4_CO_UNCONNECTED [3],CO,\ch_1_fu_60_reg[5]_i_4_n_5 ,\ch_1_fu_60_reg[5]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[5]_i_8_n_3 ,\ch_1_fu_60[5]_i_9_n_3 ,\ch_1_fu_60[5]_i_10_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_7 
       (.CI(\ch_1_fu_60_reg[5]_i_15_n_3 ),
        .CO({\ch_1_fu_60_reg[5]_i_7_n_3 ,\ch_1_fu_60_reg[5]_i_7_n_4 ,\ch_1_fu_60_reg[5]_i_7_n_5 ,\ch_1_fu_60_reg[5]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_16_n_3 ,\ch_1_fu_60[5]_i_17_n_3 ,\ch_1_fu_60[5]_i_18_n_3 ,\ch_1_fu_60[5]_i_19_n_3 }));
  LUT6 #(
    .INIT(64'hFFEF8AAA8AAA8AAA)) 
    \reuse_addr_reg_fu_52[8]_i_1 
       (.I0(\reuse_addr_reg_fu_52_reg[8]_0 ),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_loop_init_int),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .O(\reuse_addr_reg_fu_52_reg[8] ));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_21
   (\ap_CS_fsm_reg[49] ,
    D,
    buf_address1,
    \ap_CS_fsm_reg[8] ,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg,
    \j_fu_68_reg[4] ,
    E,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1,
    ack_in,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1,
    \j_fu_68_reg[5] ,
    \j_fu_68_reg[0] ,
    \j_fu_68_reg[5]_0 ,
    \j_fu_68_reg[5]_1 ,
    ap_rst_n);
  output \ap_CS_fsm_reg[49] ;
  output [1:0]D;
  output [4:0]buf_address1;
  output \ap_CS_fsm_reg[8] ;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg;
  output [5:0]\j_fu_68_reg[4] ;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  input ack_in;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  input [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  input [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  input [5:0]\j_fu_68_reg[5] ;
  input \j_fu_68_reg[0] ;
  input \j_fu_68_reg[5]_0 ;
  input \j_fu_68_reg[5]_1 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_address1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  wire \j_fu_68[5]_i_3_n_3 ;
  wire \j_fu_68[5]_i_6_n_3 ;
  wire \j_fu_68_reg[0] ;
  wire [5:0]\j_fu_68_reg[4] ;
  wire [5:0]\j_fu_68_reg[5] ;
  wire \j_fu_68_reg[5]_0 ;
  wire \j_fu_68_reg[5]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready),
        .I2(ap_done_cache),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88B888B8888888B8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ack_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready),
        .I4(ap_done_cache),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .I2(\j_fu_68[5]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_i_1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_ready),
        .I1(Q[0]),
        .I2(ack_in),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'h5F5F5F5F5F5F5F5D)) 
    \j_fu_68[0]_i_1 
       (.I0(\j_fu_68[5]_i_6_n_3 ),
        .I1(\j_fu_68_reg[0] ),
        .I2(\j_fu_68_reg[5] [0]),
        .I3(\j_fu_68_reg[5] [4]),
        .I4(\j_fu_68_reg[5] [3]),
        .I5(\j_fu_68_reg[5] [2]),
        .O(\j_fu_68_reg[4] [0]));
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_68[1]_i_1 
       (.I0(\j_fu_68_reg[5] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_68_reg[5] [1]),
        .O(\j_fu_68_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h1230)) 
    \j_fu_68[2]_i_1 
       (.I0(\j_fu_68_reg[5] [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_68_reg[5] [2]),
        .I3(\j_fu_68_reg[5] [0]),
        .O(\j_fu_68_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_68[3]_i_1 
       (.I0(\j_fu_68_reg[5] [1]),
        .I1(\j_fu_68_reg[5] [0]),
        .I2(\j_fu_68_reg[5] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_68_reg[5] [3]),
        .O(\j_fu_68_reg[4] [3]));
  LUT6 #(
    .INIT(64'h7F800000FF000000)) 
    \j_fu_68[4]_i_1 
       (.I0(\j_fu_68_reg[5] [3]),
        .I1(\j_fu_68_reg[5] [0]),
        .I2(\j_fu_68_reg[5] [2]),
        .I3(\j_fu_68_reg[5] [4]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [1]),
        .O(\j_fu_68_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \j_fu_68[5]_i_1 
       (.I0(\j_fu_68[5]_i_3_n_3 ),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'hDD002200F0000000)) 
    \j_fu_68[5]_i_2 
       (.I0(\j_fu_68_reg[5] [4]),
        .I1(\j_fu_68_reg[5]_0 ),
        .I2(\j_fu_68_reg[5]_1 ),
        .I3(\j_fu_68[5]_i_6_n_3 ),
        .I4(\j_fu_68_reg[5] [5]),
        .I5(\j_fu_68_reg[5] [1]),
        .O(\j_fu_68_reg[4] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \j_fu_68[5]_i_3 
       (.I0(\j_fu_68_reg[5] [0]),
        .I1(\j_fu_68_reg[5] [4]),
        .I2(\j_fu_68_reg[5] [3]),
        .I3(\j_fu_68_reg[5] [2]),
        .I4(\j_fu_68_reg[5] [5]),
        .I5(\j_fu_68_reg[5] [1]),
        .O(\j_fu_68[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_68[5]_i_6 
       (.I0(ap_loop_init_int),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .O(\j_fu_68[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \q1[31]_i_3 
       (.I0(D[1]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .I3(ack_in),
        .I4(Q[0]),
        .O(\ap_CS_fsm_reg[49] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_13
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[4]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[4]),
        .I3(Q[3]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [4]),
        .O(buf_address1[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_14
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[3]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[3]),
        .I3(Q[3]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [3]),
        .O(buf_address1[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_15
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[2]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[2]),
        .I3(Q[3]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [2]),
        .O(buf_address1[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_16
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[1]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[1]),
        .I3(Q[3]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [1]),
        .O(buf_address1[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_17
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[0]),
        .I1(Q[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[0]),
        .I3(Q[3]),
        .I4(\j_fu_68[5]_i_6_n_3 ),
        .I5(\j_fu_68_reg[5] [0]),
        .O(buf_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFF37FFFF)) 
    ram_reg_0_31_0_5_i_20
       (.I0(\j_fu_68[5]_i_3_n_3 ),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1
   (\ap_CS_fsm_reg[49] ,
    D,
    buf_address1,
    \ap_CS_fsm_reg[8] ,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg,
    Q,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1,
    ack_in,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output \ap_CS_fsm_reg[49] ;
  output [1:0]D;
  output [4:0]buf_address1;
  output \ap_CS_fsm_reg[8] ;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg;
  input [3:0]Q;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  input ack_in;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  input [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  input [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_address1;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  wire \j_fu_68[0]_i_2_n_3 ;
  wire \j_fu_68[5]_i_4_n_3 ;
  wire \j_fu_68[5]_i_5_n_3 ;
  wire \j_fu_68_reg_n_3_[0] ;
  wire \j_fu_68_reg_n_3_[1] ;
  wire \j_fu_68_reg_n_3_[2] ;
  wire \j_fu_68_reg_n_3_[3] ;
  wire \j_fu_68_reg_n_3_[4] ;
  wire \j_fu_68_reg_n_3_[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_21 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .Q(Q),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[49] (\ap_CS_fsm_reg[49] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buf_address1(buf_address1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1),
        .\j_fu_68_reg[0] (\j_fu_68[0]_i_2_n_3 ),
        .\j_fu_68_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\j_fu_68_reg[5] ({\j_fu_68_reg_n_3_[5] ,\j_fu_68_reg_n_3_[4] ,\j_fu_68_reg_n_3_[3] ,\j_fu_68_reg_n_3_[2] ,\j_fu_68_reg_n_3_[1] ,\j_fu_68_reg_n_3_[0] }),
        .\j_fu_68_reg[5]_0 (\j_fu_68[5]_i_4_n_3 ),
        .\j_fu_68_reg[5]_1 (\j_fu_68[5]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_68[0]_i_2 
       (.I0(\j_fu_68_reg_n_3_[1] ),
        .I1(\j_fu_68_reg_n_3_[5] ),
        .O(\j_fu_68[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \j_fu_68[5]_i_4 
       (.I0(\j_fu_68_reg_n_3_[2] ),
        .I1(\j_fu_68_reg_n_3_[0] ),
        .I2(\j_fu_68_reg_n_3_[3] ),
        .O(\j_fu_68[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_68[5]_i_5 
       (.I0(\j_fu_68_reg_n_3_[2] ),
        .I1(\j_fu_68_reg_n_3_[3] ),
        .I2(\j_fu_68_reg_n_3_[4] ),
        .I3(\j_fu_68_reg_n_3_[0] ),
        .O(\j_fu_68[5]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_fu_68_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\j_fu_68_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_fu_68_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\j_fu_68_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\j_fu_68_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_buf_r_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\j_fu_68_reg_n_3_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9
   (D,
    \ap_CS_fsm_reg[50] ,
    E,
    in_r_TREADY_int_regslice,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[47]_0 ,
    CO,
    d1,
    address1,
    \acc_addr_reg_271_reg[4]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    in_r_TVALID_int_regslice,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg,
    ram_reg_0_31_0_0_i_5_0,
    ram_reg_0_31_0_0_i_2,
    ram_reg_0_31_0_0_i_2_0,
    \B_V_data_1_state_reg[1] ,
    \B_V_data_1_state_reg[1]_0 ,
    O35,
    \q0_reg[0] ,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    ram_reg_0_31_0_0_i_5_1,
    ram_reg_0_31_0_0_i_5_2,
    buf_address0,
    \q0_reg[31]_4 ,
    \q0_reg[31]_5 ,
    \q0_reg[31]_6 ,
    \q0_reg[31]_7 ,
    \q0_reg[31]_8 ,
    \ap_CS_fsm_reg[47]_i_2 ,
    \ap_CS_fsm_reg[47]_i_2_0 ,
    \ch_1_fu_60_reg[5]_i_4 ,
    ram_reg_0_31_0_0_i_4_0,
    \valIn_data_reg_265_reg[31]_0 );
  output [4:0]D;
  output \ap_CS_fsm_reg[50] ;
  output [0:0]E;
  output in_r_TREADY_int_regslice;
  output [0:0]\ap_CS_fsm_reg[47] ;
  output [1:0]\ap_CS_fsm_reg[47]_0 ;
  output [0:0]CO;
  output [31:0]d1;
  output [1:0]address1;
  output [2:0]\acc_addr_reg_271_reg[4]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_rst_n;
  input in_r_TVALID_int_regslice;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg;
  input [6:0]ram_reg_0_31_0_0_i_5_0;
  input ram_reg_0_31_0_0_i_2;
  input [0:0]ram_reg_0_31_0_0_i_2_0;
  input \B_V_data_1_state_reg[1] ;
  input \B_V_data_1_state_reg[1]_0 ;
  input [31:0]O35;
  input \q0_reg[0] ;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input ram_reg_0_31_0_0_i_5_1;
  input ram_reg_0_31_0_0_i_5_2;
  input [1:0]buf_address0;
  input \q0_reg[31]_4 ;
  input \q0_reg[31]_5 ;
  input \q0_reg[31]_6 ;
  input \q0_reg[31]_7 ;
  input \q0_reg[31]_8 ;
  input [31:0]\ap_CS_fsm_reg[47]_i_2 ;
  input [30:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  input [31:0]\ch_1_fu_60_reg[5]_i_4 ;
  input ram_reg_0_31_0_0_i_4_0;
  input [31:0]\valIn_data_reg_265_reg[31]_0 ;

  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]O35;
  wire [31:0]Q;
  wire [2:0]\acc_addr_reg_271_reg[4]_0 ;
  wire [5:1]add_ln161_fu_180_p2;
  wire addr_cmp_fu_169_p2;
  wire addr_cmp_reg_277;
  wire \addr_cmp_reg_277[0]_i_11_n_3 ;
  wire \addr_cmp_reg_277[0]_i_12_n_3 ;
  wire \addr_cmp_reg_277[0]_i_13_n_3 ;
  wire \addr_cmp_reg_277[0]_i_14_n_3 ;
  wire \addr_cmp_reg_277[0]_i_16_n_3 ;
  wire \addr_cmp_reg_277[0]_i_17_n_3 ;
  wire \addr_cmp_reg_277[0]_i_18_n_3 ;
  wire \addr_cmp_reg_277[0]_i_19_n_3 ;
  wire \addr_cmp_reg_277[0]_i_21_n_3 ;
  wire \addr_cmp_reg_277[0]_i_22_n_3 ;
  wire \addr_cmp_reg_277[0]_i_23_n_3 ;
  wire \addr_cmp_reg_277[0]_i_24_n_3 ;
  wire \addr_cmp_reg_277[0]_i_25_n_3 ;
  wire \addr_cmp_reg_277[0]_i_26_n_3 ;
  wire \addr_cmp_reg_277[0]_i_27_n_3 ;
  wire \addr_cmp_reg_277[0]_i_28_n_3 ;
  wire \addr_cmp_reg_277[0]_i_29_n_3 ;
  wire \addr_cmp_reg_277[0]_i_30_n_3 ;
  wire \addr_cmp_reg_277[0]_i_31_n_3 ;
  wire \addr_cmp_reg_277[0]_i_3_n_3 ;
  wire \addr_cmp_reg_277[0]_i_4_n_3 ;
  wire \addr_cmp_reg_277[0]_i_6_n_3 ;
  wire \addr_cmp_reg_277[0]_i_7_n_3 ;
  wire \addr_cmp_reg_277[0]_i_8_n_3 ;
  wire \addr_cmp_reg_277[0]_i_9_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_10_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_10_n_4 ;
  wire \addr_cmp_reg_277_reg[0]_i_10_n_5 ;
  wire \addr_cmp_reg_277_reg[0]_i_10_n_6 ;
  wire \addr_cmp_reg_277_reg[0]_i_15_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_15_n_4 ;
  wire \addr_cmp_reg_277_reg[0]_i_15_n_5 ;
  wire \addr_cmp_reg_277_reg[0]_i_15_n_6 ;
  wire \addr_cmp_reg_277_reg[0]_i_1_n_6 ;
  wire \addr_cmp_reg_277_reg[0]_i_20_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_20_n_4 ;
  wire \addr_cmp_reg_277_reg[0]_i_20_n_5 ;
  wire \addr_cmp_reg_277_reg[0]_i_20_n_6 ;
  wire \addr_cmp_reg_277_reg[0]_i_2_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_2_n_4 ;
  wire \addr_cmp_reg_277_reg[0]_i_2_n_5 ;
  wire \addr_cmp_reg_277_reg[0]_i_2_n_6 ;
  wire \addr_cmp_reg_277_reg[0]_i_5_n_3 ;
  wire \addr_cmp_reg_277_reg[0]_i_5_n_4 ;
  wire \addr_cmp_reg_277_reg[0]_i_5_n_5 ;
  wire \addr_cmp_reg_277_reg[0]_i_5_n_6 ;
  wire [1:0]address1;
  wire \ap_CS_fsm[47]_i_3_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[47] ;
  wire [1:0]\ap_CS_fsm_reg[47]_0 ;
  wire [31:0]\ap_CS_fsm_reg[47]_i_2 ;
  wire [30:0]\ap_CS_fsm_reg[47]_i_2_0 ;
  wire \ap_CS_fsm_reg[50] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]buf_address0;
  wire \ch_1_fu_60[0]_i_1_n_3 ;
  wire \ch_1_fu_60[5]_i_12_n_3 ;
  wire \ch_1_fu_60[5]_i_13_n_3 ;
  wire \ch_1_fu_60[5]_i_14_n_3 ;
  wire \ch_1_fu_60[5]_i_21_n_3 ;
  wire \ch_1_fu_60[5]_i_22_n_3 ;
  wire \ch_1_fu_60[5]_i_23_n_3 ;
  wire \ch_1_fu_60[5]_i_24_n_3 ;
  wire \ch_1_fu_60[5]_i_29_n_3 ;
  wire \ch_1_fu_60[5]_i_2_n_3 ;
  wire \ch_1_fu_60[5]_i_30_n_3 ;
  wire \ch_1_fu_60[5]_i_31_n_3 ;
  wire \ch_1_fu_60[5]_i_32_n_3 ;
  wire \ch_1_fu_60[5]_i_5_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_11_n_6 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_3 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_4 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_20_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[5]_i_4 ;
  wire \ch_1_fu_60_reg[5]_i_6_n_5 ;
  wire \ch_1_fu_60_reg[5]_i_6_n_6 ;
  wire \ch_1_fu_60_reg_n_3_[0] ;
  wire \ch_1_fu_60_reg_n_3_[1] ;
  wire \ch_1_fu_60_reg_n_3_[2] ;
  wire \ch_1_fu_60_reg_n_3_[3] ;
  wire \ch_1_fu_60_reg_n_3_[4] ;
  wire \ch_1_fu_60_reg_n_3_[5] ;
  wire [31:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [2:1]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1;
  wire [31:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg;
  wire icmp_ln160_fu_138_p22_in;
  wire in_r_TREADY_int_regslice;
  wire in_r_TVALID_int_regslice;
  wire \indvar_flatten_fu_64[0]_i_2_n_3 ;
  wire [32:0]indvar_flatten_fu_64_reg;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire \q0_reg[0] ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q0_reg[31]_5 ;
  wire \q0_reg[31]_6 ;
  wire \q0_reg[31]_7 ;
  wire \q0_reg[31]_8 ;
  wire ram_reg_0_31_0_0_i_2;
  wire ram_reg_0_31_0_0_i_20_n_3;
  wire ram_reg_0_31_0_0_i_23_n_3;
  wire [0:0]ram_reg_0_31_0_0_i_2_0;
  wire ram_reg_0_31_0_0_i_4_0;
  wire [6:0]ram_reg_0_31_0_0_i_5_0;
  wire ram_reg_0_31_0_0_i_5_1;
  wire ram_reg_0_31_0_0_i_5_2;
  wire \reuse_addr_reg_fu_52_reg_n_3_[0] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[1] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[2] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[3] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[4] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[5] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[8] ;
  wire \reuse_reg_fu_56[31]_i_10_n_3 ;
  wire \reuse_reg_fu_56[31]_i_11_n_3 ;
  wire \reuse_reg_fu_56[31]_i_12_n_3 ;
  wire \reuse_reg_fu_56[31]_i_14_n_3 ;
  wire \reuse_reg_fu_56[31]_i_15_n_3 ;
  wire \reuse_reg_fu_56[31]_i_16_n_3 ;
  wire \reuse_reg_fu_56[31]_i_17_n_3 ;
  wire \reuse_reg_fu_56[31]_i_18_n_3 ;
  wire \reuse_reg_fu_56[31]_i_19_n_3 ;
  wire \reuse_reg_fu_56[31]_i_20_n_3 ;
  wire \reuse_reg_fu_56[31]_i_21_n_3 ;
  wire \reuse_reg_fu_56[31]_i_27_n_3 ;
  wire \reuse_reg_fu_56[31]_i_28_n_3 ;
  wire \reuse_reg_fu_56[31]_i_29_n_3 ;
  wire \reuse_reg_fu_56[31]_i_30_n_3 ;
  wire \reuse_reg_fu_56[31]_i_31_n_3 ;
  wire \reuse_reg_fu_56[31]_i_32_n_3 ;
  wire \reuse_reg_fu_56[31]_i_33_n_3 ;
  wire \reuse_reg_fu_56[31]_i_34_n_3 ;
  wire \reuse_reg_fu_56[31]_i_39_n_3 ;
  wire \reuse_reg_fu_56[31]_i_40_n_3 ;
  wire \reuse_reg_fu_56[31]_i_41_n_3 ;
  wire \reuse_reg_fu_56[31]_i_42_n_3 ;
  wire \reuse_reg_fu_56[31]_i_43_n_3 ;
  wire \reuse_reg_fu_56[31]_i_44_n_3 ;
  wire \reuse_reg_fu_56[31]_i_45_n_3 ;
  wire \reuse_reg_fu_56[31]_i_46_n_3 ;
  wire \reuse_reg_fu_56[31]_i_5_n_3 ;
  wire \reuse_reg_fu_56[31]_i_6_n_3 ;
  wire \reuse_reg_fu_56[31]_i_7_n_3 ;
  wire \reuse_reg_fu_56[31]_i_8_n_3 ;
  wire \reuse_reg_fu_56[31]_i_9_n_3 ;
  wire \reuse_reg_fu_56_reg[31]_i_13_n_3 ;
  wire \reuse_reg_fu_56_reg[31]_i_13_n_4 ;
  wire \reuse_reg_fu_56_reg[31]_i_13_n_5 ;
  wire \reuse_reg_fu_56_reg[31]_i_13_n_6 ;
  wire \reuse_reg_fu_56_reg[31]_i_26_n_3 ;
  wire \reuse_reg_fu_56_reg[31]_i_26_n_4 ;
  wire \reuse_reg_fu_56_reg[31]_i_26_n_5 ;
  wire \reuse_reg_fu_56_reg[31]_i_26_n_6 ;
  wire \reuse_reg_fu_56_reg[31]_i_3_n_3 ;
  wire \reuse_reg_fu_56_reg[31]_i_3_n_4 ;
  wire \reuse_reg_fu_56_reg[31]_i_3_n_5 ;
  wire \reuse_reg_fu_56_reg[31]_i_3_n_6 ;
  wire \reuse_reg_fu_56_reg[31]_i_4_n_3 ;
  wire \reuse_reg_fu_56_reg[31]_i_4_n_4 ;
  wire \reuse_reg_fu_56_reg[31]_i_4_n_5 ;
  wire \reuse_reg_fu_56_reg[31]_i_4_n_6 ;
  wire \reuse_reg_fu_56_reg_n_3_[0] ;
  wire \reuse_reg_fu_56_reg_n_3_[10] ;
  wire \reuse_reg_fu_56_reg_n_3_[11] ;
  wire \reuse_reg_fu_56_reg_n_3_[12] ;
  wire \reuse_reg_fu_56_reg_n_3_[13] ;
  wire \reuse_reg_fu_56_reg_n_3_[14] ;
  wire \reuse_reg_fu_56_reg_n_3_[15] ;
  wire \reuse_reg_fu_56_reg_n_3_[16] ;
  wire \reuse_reg_fu_56_reg_n_3_[17] ;
  wire \reuse_reg_fu_56_reg_n_3_[18] ;
  wire \reuse_reg_fu_56_reg_n_3_[19] ;
  wire \reuse_reg_fu_56_reg_n_3_[1] ;
  wire \reuse_reg_fu_56_reg_n_3_[20] ;
  wire \reuse_reg_fu_56_reg_n_3_[21] ;
  wire \reuse_reg_fu_56_reg_n_3_[22] ;
  wire \reuse_reg_fu_56_reg_n_3_[23] ;
  wire \reuse_reg_fu_56_reg_n_3_[24] ;
  wire \reuse_reg_fu_56_reg_n_3_[25] ;
  wire \reuse_reg_fu_56_reg_n_3_[26] ;
  wire \reuse_reg_fu_56_reg_n_3_[27] ;
  wire \reuse_reg_fu_56_reg_n_3_[28] ;
  wire \reuse_reg_fu_56_reg_n_3_[29] ;
  wire \reuse_reg_fu_56_reg_n_3_[2] ;
  wire \reuse_reg_fu_56_reg_n_3_[30] ;
  wire \reuse_reg_fu_56_reg_n_3_[31] ;
  wire \reuse_reg_fu_56_reg_n_3_[3] ;
  wire \reuse_reg_fu_56_reg_n_3_[4] ;
  wire \reuse_reg_fu_56_reg_n_3_[5] ;
  wire \reuse_reg_fu_56_reg_n_3_[6] ;
  wire \reuse_reg_fu_56_reg_n_3_[7] ;
  wire \reuse_reg_fu_56_reg_n_3_[8] ;
  wire \reuse_reg_fu_56_reg_n_3_[9] ;
  wire [31:1]reuse_select_fu_199_p3;
  wire [5:5]select_ln160_fu_149_p3;
  wire [31:0]valIn_data_reg_265;
  wire [31:0]\valIn_data_reg_265_reg[31]_0 ;
  wire [3:2]\NLW_addr_cmp_reg_277_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_277_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[5]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[5]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reuse_reg_fu_56_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_reuse_reg_fu_56_reg[31]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_reuse_reg_fu_56_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_reuse_reg_fu_56_reg[31]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAEAEAEAEFEAEAEAE)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ram_reg_0_31_0_0_i_5_0[4]),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln160_fu_138_p22_in),
        .O(in_r_TREADY_int_regslice));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_271[0]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(p_0_in),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_271[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(p_0_in),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_271[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(p_0_in),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_271[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(p_0_in),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hFB)) 
    \acc_addr_reg_271[4]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln160_fu_138_p22_in),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_271[4]_i_2 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(p_0_in),
        .O(D[4]));
  FDRE \acc_addr_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[0]),
        .Q(\acc_addr_reg_271_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \acc_addr_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[1]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[1]),
        .R(1'b0));
  FDRE \acc_addr_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[2]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[2]),
        .R(1'b0));
  FDRE \acc_addr_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[3]),
        .Q(\acc_addr_reg_271_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \acc_addr_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[4]),
        .Q(\acc_addr_reg_271_reg[4]_0 [2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_11 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_12 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_13 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_14 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_16 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_17 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_18 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_19 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_21 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_22 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_23 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_24 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_25 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_25_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_26 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h0005999900050000)) 
    \addr_cmp_reg_277[0]_i_27 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .I1(\ch_1_fu_60_reg_n_3_[3] ),
        .I2(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .I4(p_0_in),
        .I5(\addr_cmp_reg_277[0]_i_29_n_3 ),
        .O(\addr_cmp_reg_277[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8400FFFF84000000)) 
    \addr_cmp_reg_277[0]_i_28 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(\addr_cmp_reg_277[0]_i_30_n_3 ),
        .I2(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .I4(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .I5(\addr_cmp_reg_277[0]_i_31_n_3 ),
        .O(\addr_cmp_reg_277[0]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8421)) 
    \addr_cmp_reg_277[0]_i_29 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .I1(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .I2(\ch_1_fu_60_reg_n_3_[4] ),
        .I3(\ch_1_fu_60_reg_n_3_[5] ),
        .O(\addr_cmp_reg_277[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_3 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \addr_cmp_reg_277[0]_i_30 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .I1(p_0_in),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .O(\addr_cmp_reg_277[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h0033003341000041)) 
    \addr_cmp_reg_277[0]_i_31 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[0] ),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .I4(\ch_1_fu_60_reg_n_3_[1] ),
        .I5(p_0_in),
        .O(\addr_cmp_reg_277[0]_i_31_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_4 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_6 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_7 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_8 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_277[0]_i_9 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_277[0]_i_9_n_3 ));
  FDRE \addr_cmp_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(addr_cmp_fu_169_p2),
        .Q(addr_cmp_reg_277),
        .R(1'b0));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_1 
       (.CI(\addr_cmp_reg_277_reg[0]_i_2_n_3 ),
        .CO({\NLW_addr_cmp_reg_277_reg[0]_i_1_CO_UNCONNECTED [3:2],addr_cmp_fu_169_p2,\addr_cmp_reg_277_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\addr_cmp_reg_277[0]_i_3_n_3 ,\addr_cmp_reg_277[0]_i_4_n_3 }));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_10 
       (.CI(\addr_cmp_reg_277_reg[0]_i_15_n_3 ),
        .CO({\addr_cmp_reg_277_reg[0]_i_10_n_3 ,\addr_cmp_reg_277_reg[0]_i_10_n_4 ,\addr_cmp_reg_277_reg[0]_i_10_n_5 ,\addr_cmp_reg_277_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_277[0]_i_16_n_3 ,\addr_cmp_reg_277[0]_i_17_n_3 ,\addr_cmp_reg_277[0]_i_18_n_3 ,\addr_cmp_reg_277[0]_i_19_n_3 }));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_15 
       (.CI(\addr_cmp_reg_277_reg[0]_i_20_n_3 ),
        .CO({\addr_cmp_reg_277_reg[0]_i_15_n_3 ,\addr_cmp_reg_277_reg[0]_i_15_n_4 ,\addr_cmp_reg_277_reg[0]_i_15_n_5 ,\addr_cmp_reg_277_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_277[0]_i_21_n_3 ,\addr_cmp_reg_277[0]_i_22_n_3 ,\addr_cmp_reg_277[0]_i_23_n_3 ,\addr_cmp_reg_277[0]_i_24_n_3 }));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_2 
       (.CI(\addr_cmp_reg_277_reg[0]_i_5_n_3 ),
        .CO({\addr_cmp_reg_277_reg[0]_i_2_n_3 ,\addr_cmp_reg_277_reg[0]_i_2_n_4 ,\addr_cmp_reg_277_reg[0]_i_2_n_5 ,\addr_cmp_reg_277_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_277[0]_i_6_n_3 ,\addr_cmp_reg_277[0]_i_7_n_3 ,\addr_cmp_reg_277[0]_i_8_n_3 ,\addr_cmp_reg_277[0]_i_9_n_3 }));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\addr_cmp_reg_277_reg[0]_i_20_n_3 ,\addr_cmp_reg_277_reg[0]_i_20_n_4 ,\addr_cmp_reg_277_reg[0]_i_20_n_5 ,\addr_cmp_reg_277_reg[0]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_277[0]_i_25_n_3 ,\addr_cmp_reg_277[0]_i_26_n_3 ,\addr_cmp_reg_277[0]_i_27_n_3 ,\addr_cmp_reg_277[0]_i_28_n_3 }));
  CARRY4 \addr_cmp_reg_277_reg[0]_i_5 
       (.CI(\addr_cmp_reg_277_reg[0]_i_10_n_3 ),
        .CO({\addr_cmp_reg_277_reg[0]_i_5_n_3 ,\addr_cmp_reg_277_reg[0]_i_5_n_4 ,\addr_cmp_reg_277_reg[0]_i_5_n_5 ,\addr_cmp_reg_277_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_277_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_277[0]_i_11_n_3 ,\addr_cmp_reg_277[0]_i_12_n_3 ,\addr_cmp_reg_277[0]_i_13_n_3 ,\addr_cmp_reg_277[0]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[47]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln160_fu_138_p22_in),
        .O(\ap_CS_fsm[47]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h08880C88)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .I1(ap_rst_n),
        .I2(icmp_ln160_fu_138_p22_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0C000800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(icmp_ln160_fu_138_p22_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ch_1_fu_60[0]_i_1 
       (.I0(p_0_in),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .O(\ch_1_fu_60[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \ch_1_fu_60[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(\ch_1_fu_60_reg_n_3_[1] ),
        .I2(p_0_in),
        .O(add_ln161_fu_180_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \ch_1_fu_60[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(p_0_in),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .I3(\ch_1_fu_60_reg_n_3_[0] ),
        .O(add_ln161_fu_180_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \ch_1_fu_60[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .I3(p_0_in),
        .I4(\ch_1_fu_60_reg_n_3_[2] ),
        .O(add_ln161_fu_180_p2[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \ch_1_fu_60[4]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[2] ),
        .I3(\ch_1_fu_60_reg_n_3_[3] ),
        .I4(\ch_1_fu_60_reg_n_3_[4] ),
        .I5(p_0_in),
        .O(add_ln161_fu_180_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ch_1_fu_60[5]_i_12 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ch_1_fu_60[5]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_13 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .O(\ch_1_fu_60[5]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_14 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[24]),
        .O(\ch_1_fu_60[5]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ch_1_fu_60[5]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln160_fu_138_p22_in),
        .O(\ch_1_fu_60[5]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_21 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .O(\ch_1_fu_60[5]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_22 
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\ch_1_fu_60[5]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_23 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[15]),
        .O(\ch_1_fu_60[5]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_24 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[12]),
        .O(\ch_1_fu_60[5]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_29 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[9]),
        .O(\ch_1_fu_60[5]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ch_1_fu_60[5]_i_3 
       (.I0(\ch_1_fu_60[5]_i_5_n_3 ),
        .I1(\ch_1_fu_60_reg_n_3_[3] ),
        .I2(\ch_1_fu_60_reg_n_3_[5] ),
        .I3(p_0_in),
        .O(add_ln161_fu_180_p2[5]));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[5]_i_30 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(\ch_1_fu_60[5]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    \ch_1_fu_60[5]_i_31 
       (.I0(Q[3]),
        .I1(\ch_1_fu_60_reg_n_3_[5] ),
        .I2(\ch_1_fu_60_reg_n_3_[4] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\ch_1_fu_60_reg_n_3_[3] ),
        .O(\ch_1_fu_60[5]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \ch_1_fu_60[5]_i_32 
       (.I0(Q[2]),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(Q[1]),
        .I3(\ch_1_fu_60_reg_n_3_[1] ),
        .I4(Q[0]),
        .I5(\ch_1_fu_60_reg_n_3_[2] ),
        .O(\ch_1_fu_60[5]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \ch_1_fu_60[5]_i_5 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(\ch_1_fu_60_reg_n_3_[1] ),
        .I2(\ch_1_fu_60_reg_n_3_[0] ),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .I4(\ch_1_fu_60_reg_n_3_[5] ),
        .I5(p_0_in),
        .O(\ch_1_fu_60[5]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\ch_1_fu_60[0]_i_1_n_3 ),
        .Q(\ch_1_fu_60_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_180_p2[1]),
        .Q(\ch_1_fu_60_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_180_p2[2]),
        .Q(\ch_1_fu_60_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_180_p2[3]),
        .Q(\ch_1_fu_60_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_180_p2[4]),
        .Q(\ch_1_fu_60_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(add_ln161_fu_180_p2[5]),
        .Q(\ch_1_fu_60_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \ch_1_fu_60_reg[5]_i_11 
       (.CI(\ch_1_fu_60_reg[5]_i_20_n_3 ),
        .CO({\ch_1_fu_60_reg[5]_i_11_n_3 ,\ch_1_fu_60_reg[5]_i_11_n_4 ,\ch_1_fu_60_reg[5]_i_11_n_5 ,\ch_1_fu_60_reg[5]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_11_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_21_n_3 ,\ch_1_fu_60[5]_i_22_n_3 ,\ch_1_fu_60[5]_i_23_n_3 ,\ch_1_fu_60[5]_i_24_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_20 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[5]_i_20_n_3 ,\ch_1_fu_60_reg[5]_i_20_n_4 ,\ch_1_fu_60_reg[5]_i_20_n_5 ,\ch_1_fu_60_reg[5]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_20_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[5]_i_29_n_3 ,\ch_1_fu_60[5]_i_30_n_3 ,\ch_1_fu_60[5]_i_31_n_3 ,\ch_1_fu_60[5]_i_32_n_3 }));
  CARRY4 \ch_1_fu_60_reg[5]_i_6 
       (.CI(\ch_1_fu_60_reg[5]_i_11_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[5]_i_6_CO_UNCONNECTED [3],p_0_in,\ch_1_fu_60_reg[5]_i_6_n_5 ,\ch_1_fu_60_reg[5]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[5]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[5]_i_12_n_3 ,\ch_1_fu_60[5]_i_13_n_3 ,\ch_1_fu_60[5]_i_14_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln160_fu_138_p22_in),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47]_0 ),
        .\ap_CS_fsm_reg[47]_0 (\ap_CS_fsm[47]_i_3_n_3 ),
        .\ap_CS_fsm_reg[47]_i_2_0 (\ap_CS_fsm_reg[47]_i_2 ),
        .\ap_CS_fsm_reg[47]_i_2_1 (\ap_CS_fsm_reg[47]_i_2_0 ),
        .\ap_CS_fsm_reg[48] (ram_reg_0_31_0_0_i_5_0[4:3]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\ch_1_fu_60_reg[5]_i_4_0 (\ch_1_fu_60_reg[5]_i_4 ),
        .clear(flow_control_loop_pipe_sequential_init_U_n_7),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out(indvar_flatten_fu_64_reg),
        .\reuse_addr_reg_fu_52_reg[8] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\reuse_addr_reg_fu_52_reg[8]_0 (\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .\tmp_5_reg_1027_reg[31] (CO));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln160_fu_138_p22_in),
        .I2(CO),
        .I3(ram_reg_0_31_0_0_i_5_0[3]),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_64[0]_i_2 
       (.I0(indvar_flatten_fu_64_reg[0]),
        .O(\indvar_flatten_fu_64[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_64_reg[0]_i_1_n_3 ,\indvar_flatten_fu_64_reg[0]_i_1_n_4 ,\indvar_flatten_fu_64_reg[0]_i_1_n_5 ,\indvar_flatten_fu_64_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_64_reg[0]_i_1_n_7 ,\indvar_flatten_fu_64_reg[0]_i_1_n_8 ,\indvar_flatten_fu_64_reg[0]_i_1_n_9 ,\indvar_flatten_fu_64_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_fu_64_reg[3:1],\indvar_flatten_fu_64[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[12] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[12]_i_1_n_3 ,\indvar_flatten_fu_64_reg[12]_i_1_n_4 ,\indvar_flatten_fu_64_reg[12]_i_1_n_5 ,\indvar_flatten_fu_64_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[12]_i_1_n_7 ,\indvar_flatten_fu_64_reg[12]_i_1_n_8 ,\indvar_flatten_fu_64_reg[12]_i_1_n_9 ,\indvar_flatten_fu_64_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[13] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[14] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[15] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[16] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[16]_i_1_n_3 ,\indvar_flatten_fu_64_reg[16]_i_1_n_4 ,\indvar_flatten_fu_64_reg[16]_i_1_n_5 ,\indvar_flatten_fu_64_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[16]_i_1_n_7 ,\indvar_flatten_fu_64_reg[16]_i_1_n_8 ,\indvar_flatten_fu_64_reg[16]_i_1_n_9 ,\indvar_flatten_fu_64_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[17] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[18] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[19] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[20] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[20]_i_1_n_3 ,\indvar_flatten_fu_64_reg[20]_i_1_n_4 ,\indvar_flatten_fu_64_reg[20]_i_1_n_5 ,\indvar_flatten_fu_64_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[20]_i_1_n_7 ,\indvar_flatten_fu_64_reg[20]_i_1_n_8 ,\indvar_flatten_fu_64_reg[20]_i_1_n_9 ,\indvar_flatten_fu_64_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[21] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[22] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[23] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[24] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[24]_i_1_n_3 ,\indvar_flatten_fu_64_reg[24]_i_1_n_4 ,\indvar_flatten_fu_64_reg[24]_i_1_n_5 ,\indvar_flatten_fu_64_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[24]_i_1_n_7 ,\indvar_flatten_fu_64_reg[24]_i_1_n_8 ,\indvar_flatten_fu_64_reg[24]_i_1_n_9 ,\indvar_flatten_fu_64_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[25] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[26] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[27] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[28] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[28]_i_1_n_3 ,\indvar_flatten_fu_64_reg[28]_i_1_n_4 ,\indvar_flatten_fu_64_reg[28]_i_1_n_5 ,\indvar_flatten_fu_64_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[28]_i_1_n_7 ,\indvar_flatten_fu_64_reg[28]_i_1_n_8 ,\indvar_flatten_fu_64_reg[28]_i_1_n_9 ,\indvar_flatten_fu_64_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[29] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[30] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[31] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[32] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[28]_i_1_n_3 ),
        .CO(\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_fu_64_reg[32]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_fu_64_reg[32]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[4]_i_1_n_3 ,\indvar_flatten_fu_64_reg[4]_i_1_n_4 ,\indvar_flatten_fu_64_reg[4]_i_1_n_5 ,\indvar_flatten_fu_64_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[4]_i_1_n_7 ,\indvar_flatten_fu_64_reg[4]_i_1_n_8 ,\indvar_flatten_fu_64_reg[4]_i_1_n_9 ,\indvar_flatten_fu_64_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[8]_i_1_n_3 ,\indvar_flatten_fu_64_reg[8]_i_1_n_4 ,\indvar_flatten_fu_64_reg[8]_i_1_n_5 ,\indvar_flatten_fu_64_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[8]_i_1_n_7 ,\indvar_flatten_fu_64_reg[8]_i_1_n_8 ,\indvar_flatten_fu_64_reg[8]_i_1_n_9 ,\indvar_flatten_fu_64_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT4 #(
    .INIT(16'hA080)) 
    \q0[31]_i_1 
       (.I0(ram_reg_0_31_0_0_i_5_0[4]),
        .I1(icmp_ln160_fu_138_p22_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_r_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[47] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_0_0_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[0]),
        .I2(addr_cmp_reg_277),
        .I3(O35[0]),
        .I4(\reuse_reg_fu_56_reg_n_3_[0] ),
        .I5(\q0_reg[0] ),
        .O(d1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    ram_reg_0_31_0_0_i_11
       (.I0(ram_reg_0_31_0_0_i_5_0[6]),
        .I1(ram_reg_0_31_0_0_i_5_0[5]),
        .I2(ram_reg_0_31_0_0_i_5_0[4]),
        .I3(E),
        .I4(ram_reg_0_31_0_0_i_2),
        .I5(ram_reg_0_31_0_0_i_2_0),
        .O(\ap_CS_fsm_reg[50] ));
  LUT6 #(
    .INIT(64'h5454545555545555)) 
    ram_reg_0_31_0_0_i_20
       (.I0(ram_reg_0_31_0_0_i_5_0[2]),
        .I1(ram_reg_0_31_0_0_i_5_0[1]),
        .I2(ram_reg_0_31_0_0_i_5_0[0]),
        .I3(ram_reg_0_31_0_0_i_4_0),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[1]),
        .I5(buf_address0[0]),
        .O(ram_reg_0_31_0_0_i_20_n_3));
  LUT6 #(
    .INIT(64'hBBBBBBBAAAABAAAA)) 
    ram_reg_0_31_0_0_i_23
       (.I0(ram_reg_0_31_0_0_i_5_1),
        .I1(ram_reg_0_31_0_0_i_5_2),
        .I2(ram_reg_0_31_0_0_i_5_0[6]),
        .I3(ram_reg_0_31_0_0_i_5_0[5]),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_address1[2]),
        .I5(buf_address0[1]),
        .O(ram_reg_0_31_0_0_i_23_n_3));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_0_31_0_0_i_4
       (.I0(\q0_reg[31]_4 ),
        .I1(\q0_reg[31]_5 ),
        .I2(\q0_reg[31]_6 ),
        .I3(ram_reg_0_31_0_0_i_20_n_3),
        .I4(\q0_reg[31]_7 ),
        .I5(\q0_reg[31]_8 ),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF0E)) 
    ram_reg_0_31_0_0_i_5
       (.I0(ram_reg_0_31_0_0_i_23_n_3),
        .I1(\q0_reg[31] ),
        .I2(\q0_reg[31]_0 ),
        .I3(\q0_reg[31]_1 ),
        .I4(\q0_reg[31]_2 ),
        .I5(\q0_reg[31]_3 ),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_10_10_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[10]),
        .I2(addr_cmp_reg_277),
        .I3(O35[10]),
        .I4(\reuse_reg_fu_56_reg_n_3_[10] ),
        .I5(\q0_reg[0] ),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_11_11_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[11]),
        .I2(addr_cmp_reg_277),
        .I3(O35[11]),
        .I4(\reuse_reg_fu_56_reg_n_3_[11] ),
        .I5(\q0_reg[0] ),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_12_12_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[12]),
        .I2(addr_cmp_reg_277),
        .I3(O35[12]),
        .I4(\reuse_reg_fu_56_reg_n_3_[12] ),
        .I5(\q0_reg[0] ),
        .O(d1[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_13_13_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[13]),
        .I2(addr_cmp_reg_277),
        .I3(O35[13]),
        .I4(\reuse_reg_fu_56_reg_n_3_[13] ),
        .I5(\q0_reg[0] ),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_14_14_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[14]),
        .I2(addr_cmp_reg_277),
        .I3(O35[14]),
        .I4(\reuse_reg_fu_56_reg_n_3_[14] ),
        .I5(\q0_reg[0] ),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_15_15_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[15]),
        .I2(addr_cmp_reg_277),
        .I3(O35[15]),
        .I4(\reuse_reg_fu_56_reg_n_3_[15] ),
        .I5(\q0_reg[0] ),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_16_16_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[16]),
        .I2(addr_cmp_reg_277),
        .I3(O35[16]),
        .I4(\reuse_reg_fu_56_reg_n_3_[16] ),
        .I5(\q0_reg[0] ),
        .O(d1[16]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_17_17_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[17]),
        .I2(addr_cmp_reg_277),
        .I3(O35[17]),
        .I4(\reuse_reg_fu_56_reg_n_3_[17] ),
        .I5(\q0_reg[0] ),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_18_18_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[18]),
        .I2(addr_cmp_reg_277),
        .I3(O35[18]),
        .I4(\reuse_reg_fu_56_reg_n_3_[18] ),
        .I5(\q0_reg[0] ),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_19_19_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[19]),
        .I2(addr_cmp_reg_277),
        .I3(O35[19]),
        .I4(\reuse_reg_fu_56_reg_n_3_[19] ),
        .I5(\q0_reg[0] ),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_1_1_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[1]),
        .I2(addr_cmp_reg_277),
        .I3(O35[1]),
        .I4(\reuse_reg_fu_56_reg_n_3_[1] ),
        .I5(\q0_reg[0] ),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_20_20_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[20]),
        .I2(addr_cmp_reg_277),
        .I3(O35[20]),
        .I4(\reuse_reg_fu_56_reg_n_3_[20] ),
        .I5(\q0_reg[0] ),
        .O(d1[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_21_21_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[21]),
        .I2(addr_cmp_reg_277),
        .I3(O35[21]),
        .I4(\reuse_reg_fu_56_reg_n_3_[21] ),
        .I5(\q0_reg[0] ),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_22_22_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[22]),
        .I2(addr_cmp_reg_277),
        .I3(O35[22]),
        .I4(\reuse_reg_fu_56_reg_n_3_[22] ),
        .I5(\q0_reg[0] ),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_23_23_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[23]),
        .I2(addr_cmp_reg_277),
        .I3(O35[23]),
        .I4(\reuse_reg_fu_56_reg_n_3_[23] ),
        .I5(\q0_reg[0] ),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_24_24_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[24]),
        .I2(addr_cmp_reg_277),
        .I3(O35[24]),
        .I4(\reuse_reg_fu_56_reg_n_3_[24] ),
        .I5(\q0_reg[0] ),
        .O(d1[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_25_25_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[25]),
        .I2(addr_cmp_reg_277),
        .I3(O35[25]),
        .I4(\reuse_reg_fu_56_reg_n_3_[25] ),
        .I5(\q0_reg[0] ),
        .O(d1[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_26_26_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[26]),
        .I2(addr_cmp_reg_277),
        .I3(O35[26]),
        .I4(\reuse_reg_fu_56_reg_n_3_[26] ),
        .I5(\q0_reg[0] ),
        .O(d1[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_27_27_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[27]),
        .I2(addr_cmp_reg_277),
        .I3(O35[27]),
        .I4(\reuse_reg_fu_56_reg_n_3_[27] ),
        .I5(\q0_reg[0] ),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_28_28_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[28]),
        .I2(addr_cmp_reg_277),
        .I3(O35[28]),
        .I4(\reuse_reg_fu_56_reg_n_3_[28] ),
        .I5(\q0_reg[0] ),
        .O(d1[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_29_29_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[29]),
        .I2(addr_cmp_reg_277),
        .I3(O35[29]),
        .I4(\reuse_reg_fu_56_reg_n_3_[29] ),
        .I5(\q0_reg[0] ),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_2_2_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[2]),
        .I2(addr_cmp_reg_277),
        .I3(O35[2]),
        .I4(\reuse_reg_fu_56_reg_n_3_[2] ),
        .I5(\q0_reg[0] ),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_30_30_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[30]),
        .I2(addr_cmp_reg_277),
        .I3(O35[30]),
        .I4(\reuse_reg_fu_56_reg_n_3_[30] ),
        .I5(\q0_reg[0] ),
        .O(d1[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_31_31_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[31]),
        .I2(addr_cmp_reg_277),
        .I3(O35[31]),
        .I4(\reuse_reg_fu_56_reg_n_3_[31] ),
        .I5(\q0_reg[0] ),
        .O(d1[31]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_3_3_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[3]),
        .I2(addr_cmp_reg_277),
        .I3(O35[3]),
        .I4(\reuse_reg_fu_56_reg_n_3_[3] ),
        .I5(\q0_reg[0] ),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_4_4_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[4]),
        .I2(addr_cmp_reg_277),
        .I3(O35[4]),
        .I4(\reuse_reg_fu_56_reg_n_3_[4] ),
        .I5(\q0_reg[0] ),
        .O(d1[4]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_5_5_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[5]),
        .I2(addr_cmp_reg_277),
        .I3(O35[5]),
        .I4(\reuse_reg_fu_56_reg_n_3_[5] ),
        .I5(\q0_reg[0] ),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_6_6_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[6]),
        .I2(addr_cmp_reg_277),
        .I3(O35[6]),
        .I4(\reuse_reg_fu_56_reg_n_3_[6] ),
        .I5(\q0_reg[0] ),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_7_7_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[7]),
        .I2(addr_cmp_reg_277),
        .I3(O35[7]),
        .I4(\reuse_reg_fu_56_reg_n_3_[7] ),
        .I5(\q0_reg[0] ),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE44E44)) 
    ram_reg_0_31_8_8_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[8]),
        .I2(addr_cmp_reg_277),
        .I3(O35[8]),
        .I4(\reuse_reg_fu_56_reg_n_3_[8] ),
        .I5(\q0_reg[0] ),
        .O(d1[8]));
  LUT6 #(
    .INIT(64'h00000000EEE44E44)) 
    ram_reg_0_31_9_9_i_1
       (.I0(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .I1(valIn_data_reg_265[9]),
        .I2(addr_cmp_reg_277),
        .I3(O35[9]),
        .I4(\reuse_reg_fu_56_reg_n_3_[9] ),
        .I5(\q0_reg[0] ),
        .O(d1[9]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_addr_reg_fu_52[5]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[5] ),
        .I1(p_0_in),
        .O(select_ln160_fu_149_p3));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[0]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[1]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[2]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[3]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(D[4]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[5]_i_2_n_3 ),
        .D(select_ln160_fu_149_p3),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[0]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[0] ),
        .I1(O35[0]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[0]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[10]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[10] ),
        .I1(O35[10]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[10]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[11]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[11] ),
        .I1(O35[11]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[11]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[11]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[12]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[12] ),
        .I1(O35[12]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[12]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[13]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[13] ),
        .I1(O35[13]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[13]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[13]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[14]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[14] ),
        .I1(O35[14]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[14]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[15]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[15] ),
        .I1(O35[15]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[15]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[15]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[16]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[16] ),
        .I1(O35[16]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[16]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[17]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[17] ),
        .I1(O35[17]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[17]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[17]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[18]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[18] ),
        .I1(O35[18]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[18]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[19]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[19] ),
        .I1(O35[19]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[19]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[1]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[1] ),
        .I1(O35[1]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[1]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[20]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[20] ),
        .I1(O35[20]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[20]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[21]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[21] ),
        .I1(O35[21]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[21]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[21]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[22]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[22] ),
        .I1(O35[22]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[22]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[23]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[23] ),
        .I1(O35[23]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[23]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[23]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[24]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[24] ),
        .I1(O35[24]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[24]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[25]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[25] ),
        .I1(O35[25]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[25]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[25]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[26]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[26] ),
        .I1(O35[26]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[26]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[27]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[27] ),
        .I1(O35[27]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[27]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[27]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[28]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[28] ),
        .I1(O35[28]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[28]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[29]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[29] ),
        .I1(O35[29]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[29]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[29]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[2]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[2] ),
        .I1(O35[2]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[2]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[30]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[30] ),
        .I1(O35[30]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[30]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[30]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \reuse_reg_fu_56[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(in_r_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln160_fu_138_p22_in),
        .O(E));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_10 
       (.I0(\reuse_reg_fu_56_reg_n_3_[28] ),
        .I1(O35[28]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[28]),
        .I4(reuse_select_fu_199_p3[29]),
        .I5(valIn_data_reg_265[29]),
        .O(\reuse_reg_fu_56[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_11 
       (.I0(\reuse_reg_fu_56_reg_n_3_[26] ),
        .I1(O35[26]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[26]),
        .I4(reuse_select_fu_199_p3[27]),
        .I5(valIn_data_reg_265[27]),
        .O(\reuse_reg_fu_56[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_12 
       (.I0(\reuse_reg_fu_56_reg_n_3_[24] ),
        .I1(O35[24]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[24]),
        .I4(reuse_select_fu_199_p3[25]),
        .I5(valIn_data_reg_265[25]),
        .O(\reuse_reg_fu_56[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_14 
       (.I0(addr_cmp_reg_277),
        .I1(O35[22]),
        .I2(\reuse_reg_fu_56_reg_n_3_[22] ),
        .I3(valIn_data_reg_265[22]),
        .I4(valIn_data_reg_265[23]),
        .I5(reuse_select_fu_199_p3[23]),
        .O(\reuse_reg_fu_56[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_15 
       (.I0(addr_cmp_reg_277),
        .I1(O35[20]),
        .I2(\reuse_reg_fu_56_reg_n_3_[20] ),
        .I3(valIn_data_reg_265[20]),
        .I4(valIn_data_reg_265[21]),
        .I5(reuse_select_fu_199_p3[21]),
        .O(\reuse_reg_fu_56[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_16 
       (.I0(addr_cmp_reg_277),
        .I1(O35[18]),
        .I2(\reuse_reg_fu_56_reg_n_3_[18] ),
        .I3(valIn_data_reg_265[18]),
        .I4(valIn_data_reg_265[19]),
        .I5(reuse_select_fu_199_p3[19]),
        .O(\reuse_reg_fu_56[31]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_17 
       (.I0(addr_cmp_reg_277),
        .I1(O35[16]),
        .I2(\reuse_reg_fu_56_reg_n_3_[16] ),
        .I3(valIn_data_reg_265[16]),
        .I4(valIn_data_reg_265[17]),
        .I5(reuse_select_fu_199_p3[17]),
        .O(\reuse_reg_fu_56[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_18 
       (.I0(\reuse_reg_fu_56_reg_n_3_[22] ),
        .I1(O35[22]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[22]),
        .I4(reuse_select_fu_199_p3[23]),
        .I5(valIn_data_reg_265[23]),
        .O(\reuse_reg_fu_56[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_19 
       (.I0(\reuse_reg_fu_56_reg_n_3_[20] ),
        .I1(O35[20]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[20]),
        .I4(reuse_select_fu_199_p3[21]),
        .I5(valIn_data_reg_265[21]),
        .O(\reuse_reg_fu_56[31]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[31]_i_2 
       (.I0(\reuse_reg_fu_56_reg_n_3_[31] ),
        .I1(O35[31]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[31]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[31]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_20 
       (.I0(\reuse_reg_fu_56_reg_n_3_[18] ),
        .I1(O35[18]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[18]),
        .I4(reuse_select_fu_199_p3[19]),
        .I5(valIn_data_reg_265[19]),
        .O(\reuse_reg_fu_56[31]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_21 
       (.I0(\reuse_reg_fu_56_reg_n_3_[16] ),
        .I1(O35[16]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[16]),
        .I4(reuse_select_fu_199_p3[17]),
        .I5(valIn_data_reg_265[17]),
        .O(\reuse_reg_fu_56[31]_i_21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_22 
       (.I0(\reuse_reg_fu_56_reg_n_3_[31] ),
        .I1(O35[31]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[31]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_23 
       (.I0(\reuse_reg_fu_56_reg_n_3_[29] ),
        .I1(O35[29]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_24 
       (.I0(\reuse_reg_fu_56_reg_n_3_[27] ),
        .I1(O35[27]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_25 
       (.I0(\reuse_reg_fu_56_reg_n_3_[25] ),
        .I1(O35[25]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[25]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_27 
       (.I0(addr_cmp_reg_277),
        .I1(O35[14]),
        .I2(\reuse_reg_fu_56_reg_n_3_[14] ),
        .I3(valIn_data_reg_265[14]),
        .I4(valIn_data_reg_265[15]),
        .I5(reuse_select_fu_199_p3[15]),
        .O(\reuse_reg_fu_56[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_28 
       (.I0(addr_cmp_reg_277),
        .I1(O35[12]),
        .I2(\reuse_reg_fu_56_reg_n_3_[12] ),
        .I3(valIn_data_reg_265[12]),
        .I4(valIn_data_reg_265[13]),
        .I5(reuse_select_fu_199_p3[13]),
        .O(\reuse_reg_fu_56[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_29 
       (.I0(addr_cmp_reg_277),
        .I1(O35[10]),
        .I2(\reuse_reg_fu_56_reg_n_3_[10] ),
        .I3(valIn_data_reg_265[10]),
        .I4(valIn_data_reg_265[11]),
        .I5(reuse_select_fu_199_p3[11]),
        .O(\reuse_reg_fu_56[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_30 
       (.I0(addr_cmp_reg_277),
        .I1(O35[8]),
        .I2(\reuse_reg_fu_56_reg_n_3_[8] ),
        .I3(valIn_data_reg_265[8]),
        .I4(valIn_data_reg_265[9]),
        .I5(reuse_select_fu_199_p3[9]),
        .O(\reuse_reg_fu_56[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_31 
       (.I0(\reuse_reg_fu_56_reg_n_3_[14] ),
        .I1(O35[14]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[14]),
        .I4(reuse_select_fu_199_p3[15]),
        .I5(valIn_data_reg_265[15]),
        .O(\reuse_reg_fu_56[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_32 
       (.I0(\reuse_reg_fu_56_reg_n_3_[12] ),
        .I1(O35[12]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[12]),
        .I4(reuse_select_fu_199_p3[13]),
        .I5(valIn_data_reg_265[13]),
        .O(\reuse_reg_fu_56[31]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_33 
       (.I0(\reuse_reg_fu_56_reg_n_3_[10] ),
        .I1(O35[10]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[10]),
        .I4(reuse_select_fu_199_p3[11]),
        .I5(valIn_data_reg_265[11]),
        .O(\reuse_reg_fu_56[31]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_34 
       (.I0(\reuse_reg_fu_56_reg_n_3_[8] ),
        .I1(O35[8]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[8]),
        .I4(reuse_select_fu_199_p3[9]),
        .I5(valIn_data_reg_265[9]),
        .O(\reuse_reg_fu_56[31]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_35 
       (.I0(\reuse_reg_fu_56_reg_n_3_[23] ),
        .I1(O35[23]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_36 
       (.I0(\reuse_reg_fu_56_reg_n_3_[21] ),
        .I1(O35[21]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_37 
       (.I0(\reuse_reg_fu_56_reg_n_3_[19] ),
        .I1(O35[19]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_38 
       (.I0(\reuse_reg_fu_56_reg_n_3_[17] ),
        .I1(O35[17]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[17]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_39 
       (.I0(addr_cmp_reg_277),
        .I1(O35[6]),
        .I2(\reuse_reg_fu_56_reg_n_3_[6] ),
        .I3(valIn_data_reg_265[6]),
        .I4(valIn_data_reg_265[7]),
        .I5(reuse_select_fu_199_p3[7]),
        .O(\reuse_reg_fu_56[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_40 
       (.I0(addr_cmp_reg_277),
        .I1(O35[4]),
        .I2(\reuse_reg_fu_56_reg_n_3_[4] ),
        .I3(valIn_data_reg_265[4]),
        .I4(valIn_data_reg_265[5]),
        .I5(reuse_select_fu_199_p3[5]),
        .O(\reuse_reg_fu_56[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_41 
       (.I0(addr_cmp_reg_277),
        .I1(O35[2]),
        .I2(\reuse_reg_fu_56_reg_n_3_[2] ),
        .I3(valIn_data_reg_265[2]),
        .I4(valIn_data_reg_265[3]),
        .I5(reuse_select_fu_199_p3[3]),
        .O(\reuse_reg_fu_56[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_42 
       (.I0(addr_cmp_reg_277),
        .I1(O35[0]),
        .I2(\reuse_reg_fu_56_reg_n_3_[0] ),
        .I3(valIn_data_reg_265[0]),
        .I4(valIn_data_reg_265[1]),
        .I5(reuse_select_fu_199_p3[1]),
        .O(\reuse_reg_fu_56[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_43 
       (.I0(\reuse_reg_fu_56_reg_n_3_[6] ),
        .I1(O35[6]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[6]),
        .I4(reuse_select_fu_199_p3[7]),
        .I5(valIn_data_reg_265[7]),
        .O(\reuse_reg_fu_56[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_44 
       (.I0(\reuse_reg_fu_56_reg_n_3_[4] ),
        .I1(O35[4]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[4]),
        .I4(reuse_select_fu_199_p3[5]),
        .I5(valIn_data_reg_265[5]),
        .O(\reuse_reg_fu_56[31]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_45 
       (.I0(\reuse_reg_fu_56_reg_n_3_[2] ),
        .I1(O35[2]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[2]),
        .I4(reuse_select_fu_199_p3[3]),
        .I5(valIn_data_reg_265[3]),
        .O(\reuse_reg_fu_56[31]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_46 
       (.I0(\reuse_reg_fu_56_reg_n_3_[0] ),
        .I1(O35[0]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[0]),
        .I4(reuse_select_fu_199_p3[1]),
        .I5(valIn_data_reg_265[1]),
        .O(\reuse_reg_fu_56[31]_i_46_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_47 
       (.I0(\reuse_reg_fu_56_reg_n_3_[15] ),
        .I1(O35[15]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_48 
       (.I0(\reuse_reg_fu_56_reg_n_3_[13] ),
        .I1(O35[13]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_49 
       (.I0(\reuse_reg_fu_56_reg_n_3_[11] ),
        .I1(O35[11]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[11]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_5 
       (.I0(addr_cmp_reg_277),
        .I1(O35[30]),
        .I2(\reuse_reg_fu_56_reg_n_3_[30] ),
        .I3(valIn_data_reg_265[30]),
        .I4(reuse_select_fu_199_p3[31]),
        .I5(valIn_data_reg_265[31]),
        .O(\reuse_reg_fu_56[31]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_50 
       (.I0(\reuse_reg_fu_56_reg_n_3_[9] ),
        .I1(O35[9]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_51 
       (.I0(\reuse_reg_fu_56_reg_n_3_[7] ),
        .I1(O35[7]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_52 
       (.I0(\reuse_reg_fu_56_reg_n_3_[5] ),
        .I1(O35[5]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_53 
       (.I0(\reuse_reg_fu_56_reg_n_3_[3] ),
        .I1(O35[3]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reuse_reg_fu_56[31]_i_54 
       (.I0(\reuse_reg_fu_56_reg_n_3_[1] ),
        .I1(O35[1]),
        .I2(addr_cmp_reg_277),
        .O(reuse_select_fu_199_p3[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_6 
       (.I0(addr_cmp_reg_277),
        .I1(O35[28]),
        .I2(\reuse_reg_fu_56_reg_n_3_[28] ),
        .I3(valIn_data_reg_265[28]),
        .I4(valIn_data_reg_265[29]),
        .I5(reuse_select_fu_199_p3[29]),
        .O(\reuse_reg_fu_56[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_7 
       (.I0(addr_cmp_reg_277),
        .I1(O35[26]),
        .I2(\reuse_reg_fu_56_reg_n_3_[26] ),
        .I3(valIn_data_reg_265[26]),
        .I4(valIn_data_reg_265[27]),
        .I5(reuse_select_fu_199_p3[27]),
        .O(\reuse_reg_fu_56[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \reuse_reg_fu_56[31]_i_8 
       (.I0(addr_cmp_reg_277),
        .I1(O35[24]),
        .I2(\reuse_reg_fu_56_reg_n_3_[24] ),
        .I3(valIn_data_reg_265[24]),
        .I4(valIn_data_reg_265[25]),
        .I5(reuse_select_fu_199_p3[25]),
        .O(\reuse_reg_fu_56[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \reuse_reg_fu_56[31]_i_9 
       (.I0(\reuse_reg_fu_56_reg_n_3_[30] ),
        .I1(O35[30]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[30]),
        .I4(valIn_data_reg_265[31]),
        .I5(reuse_select_fu_199_p3[31]),
        .O(\reuse_reg_fu_56[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[3]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[3] ),
        .I1(O35[3]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[3]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[4]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[4] ),
        .I1(O35[4]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[4]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[5]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[5] ),
        .I1(O35[5]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[5]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[6]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[6] ),
        .I1(O35[6]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[6]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[7]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[7] ),
        .I1(O35[7]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[7]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[8]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[8] ),
        .I1(O35[8]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[8]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \reuse_reg_fu_56[9]_i_1 
       (.I0(\reuse_reg_fu_56_reg_n_3_[9] ),
        .I1(O35[9]),
        .I2(addr_cmp_reg_277),
        .I3(valIn_data_reg_265[9]),
        .I4(\reuse_reg_fu_56_reg[31]_i_3_n_3 ),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[0]),
        .Q(\reuse_reg_fu_56_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[10]),
        .Q(\reuse_reg_fu_56_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[11]),
        .Q(\reuse_reg_fu_56_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[12]),
        .Q(\reuse_reg_fu_56_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[13]),
        .Q(\reuse_reg_fu_56_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[14]),
        .Q(\reuse_reg_fu_56_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[15]),
        .Q(\reuse_reg_fu_56_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[16]),
        .Q(\reuse_reg_fu_56_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[17]),
        .Q(\reuse_reg_fu_56_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[18]),
        .Q(\reuse_reg_fu_56_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[19]),
        .Q(\reuse_reg_fu_56_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[1]),
        .Q(\reuse_reg_fu_56_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[20]),
        .Q(\reuse_reg_fu_56_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[21]),
        .Q(\reuse_reg_fu_56_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[22]),
        .Q(\reuse_reg_fu_56_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[23]),
        .Q(\reuse_reg_fu_56_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[24]),
        .Q(\reuse_reg_fu_56_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[25]),
        .Q(\reuse_reg_fu_56_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[26]),
        .Q(\reuse_reg_fu_56_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[27]),
        .Q(\reuse_reg_fu_56_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[28]),
        .Q(\reuse_reg_fu_56_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[29]),
        .Q(\reuse_reg_fu_56_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[2]),
        .Q(\reuse_reg_fu_56_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[30]),
        .Q(\reuse_reg_fu_56_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[31]),
        .Q(\reuse_reg_fu_56_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[31]_i_13 
       (.CI(\reuse_reg_fu_56_reg[31]_i_26_n_3 ),
        .CO({\reuse_reg_fu_56_reg[31]_i_13_n_3 ,\reuse_reg_fu_56_reg[31]_i_13_n_4 ,\reuse_reg_fu_56_reg[31]_i_13_n_5 ,\reuse_reg_fu_56_reg[31]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_56[31]_i_27_n_3 ,\reuse_reg_fu_56[31]_i_28_n_3 ,\reuse_reg_fu_56[31]_i_29_n_3 ,\reuse_reg_fu_56[31]_i_30_n_3 }),
        .O(\NLW_reuse_reg_fu_56_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\reuse_reg_fu_56[31]_i_31_n_3 ,\reuse_reg_fu_56[31]_i_32_n_3 ,\reuse_reg_fu_56[31]_i_33_n_3 ,\reuse_reg_fu_56[31]_i_34_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[31]_i_26 
       (.CI(1'b0),
        .CO({\reuse_reg_fu_56_reg[31]_i_26_n_3 ,\reuse_reg_fu_56_reg[31]_i_26_n_4 ,\reuse_reg_fu_56_reg[31]_i_26_n_5 ,\reuse_reg_fu_56_reg[31]_i_26_n_6 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_56[31]_i_39_n_3 ,\reuse_reg_fu_56[31]_i_40_n_3 ,\reuse_reg_fu_56[31]_i_41_n_3 ,\reuse_reg_fu_56[31]_i_42_n_3 }),
        .O(\NLW_reuse_reg_fu_56_reg[31]_i_26_O_UNCONNECTED [3:0]),
        .S({\reuse_reg_fu_56[31]_i_43_n_3 ,\reuse_reg_fu_56[31]_i_44_n_3 ,\reuse_reg_fu_56[31]_i_45_n_3 ,\reuse_reg_fu_56[31]_i_46_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[31]_i_3 
       (.CI(\reuse_reg_fu_56_reg[31]_i_4_n_3 ),
        .CO({\reuse_reg_fu_56_reg[31]_i_3_n_3 ,\reuse_reg_fu_56_reg[31]_i_3_n_4 ,\reuse_reg_fu_56_reg[31]_i_3_n_5 ,\reuse_reg_fu_56_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_56[31]_i_5_n_3 ,\reuse_reg_fu_56[31]_i_6_n_3 ,\reuse_reg_fu_56[31]_i_7_n_3 ,\reuse_reg_fu_56[31]_i_8_n_3 }),
        .O(\NLW_reuse_reg_fu_56_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\reuse_reg_fu_56[31]_i_9_n_3 ,\reuse_reg_fu_56[31]_i_10_n_3 ,\reuse_reg_fu_56[31]_i_11_n_3 ,\reuse_reg_fu_56[31]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[31]_i_4 
       (.CI(\reuse_reg_fu_56_reg[31]_i_13_n_3 ),
        .CO({\reuse_reg_fu_56_reg[31]_i_4_n_3 ,\reuse_reg_fu_56_reg[31]_i_4_n_4 ,\reuse_reg_fu_56_reg[31]_i_4_n_5 ,\reuse_reg_fu_56_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\reuse_reg_fu_56[31]_i_14_n_3 ,\reuse_reg_fu_56[31]_i_15_n_3 ,\reuse_reg_fu_56[31]_i_16_n_3 ,\reuse_reg_fu_56[31]_i_17_n_3 }),
        .O(\NLW_reuse_reg_fu_56_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\reuse_reg_fu_56[31]_i_18_n_3 ,\reuse_reg_fu_56[31]_i_19_n_3 ,\reuse_reg_fu_56[31]_i_20_n_3 ,\reuse_reg_fu_56[31]_i_21_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[3]),
        .Q(\reuse_reg_fu_56_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[4]),
        .Q(\reuse_reg_fu_56_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[5]),
        .Q(\reuse_reg_fu_56_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[6]),
        .Q(\reuse_reg_fu_56_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[7]),
        .Q(\reuse_reg_fu_56_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[8]),
        .Q(\reuse_reg_fu_56_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_565_acc_d1[9]),
        .Q(\reuse_reg_fu_56_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \valIn_data_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [0]),
        .Q(valIn_data_reg_265[0]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [10]),
        .Q(valIn_data_reg_265[10]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [11]),
        .Q(valIn_data_reg_265[11]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [12]),
        .Q(valIn_data_reg_265[12]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [13]),
        .Q(valIn_data_reg_265[13]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [14]),
        .Q(valIn_data_reg_265[14]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [15]),
        .Q(valIn_data_reg_265[15]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [16]),
        .Q(valIn_data_reg_265[16]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [17]),
        .Q(valIn_data_reg_265[17]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [18]),
        .Q(valIn_data_reg_265[18]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [19]),
        .Q(valIn_data_reg_265[19]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [1]),
        .Q(valIn_data_reg_265[1]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [20]),
        .Q(valIn_data_reg_265[20]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [21]),
        .Q(valIn_data_reg_265[21]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [22]),
        .Q(valIn_data_reg_265[22]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [23]),
        .Q(valIn_data_reg_265[23]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [24]),
        .Q(valIn_data_reg_265[24]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [25]),
        .Q(valIn_data_reg_265[25]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [26]),
        .Q(valIn_data_reg_265[26]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [27]),
        .Q(valIn_data_reg_265[27]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [28]),
        .Q(valIn_data_reg_265[28]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [29]),
        .Q(valIn_data_reg_265[29]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [2]),
        .Q(valIn_data_reg_265[2]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [30]),
        .Q(valIn_data_reg_265[30]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [31]),
        .Q(valIn_data_reg_265[31]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [3]),
        .Q(valIn_data_reg_265[3]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [4]),
        .Q(valIn_data_reg_265[4]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [5]),
        .Q(valIn_data_reg_265[5]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [6]),
        .Q(valIn_data_reg_265[6]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [7]),
        .Q(valIn_data_reg_265[7]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [8]),
        .Q(valIn_data_reg_265[8]),
        .R(1'b0));
  FDRE \valIn_data_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\valIn_data_reg_265_reg[31]_0 [9]),
        .Q(valIn_data_reg_265[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10
   (ap_rst_n_inv,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    p_0_in_3,
    p_0_in_4,
    p_0_in_5,
    p_0_in_6,
    p_0_in_7,
    p_0_in_8,
    p_0_in_9,
    p_0_in_10,
    p_0_in_11,
    p_0_in_12,
    p_0_in_13,
    p_0_in_14,
    buf_address0,
    address1,
    \ch_fu_108_reg[0]_0 ,
    SR,
    \indvar_flatten20_fu_230_reg[60] ,
    D,
    E,
    d1,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg,
    ADDRC,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1,
    ap_clk,
    trunc_ln158_reg_1078,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg,
    Q,
    \q0_reg[25] ,
    \q0_reg[25]_0 ,
    \q0_reg[25]_1 ,
    \q0_reg[25]_2 ,
    \q0_reg[25]_3 ,
    \q0_reg[25]_4 ,
    \q0_reg[25]_5 ,
    \q0_reg[25]_6 ,
    \q0_reg[25]_7 ,
    \q0_reg[25]_8 ,
    \q0_reg[25]_9 ,
    \q0_reg[25]_10 ,
    \q0_reg[25]_11 ,
    \q0_reg[25]_12 ,
    \q0_reg[25]_13 ,
    \q0_reg[25]_14 ,
    \q0_reg[25]_15 ,
    \q0_reg[7] ,
    CO,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    ram_reg_0_31_0_0_i_7,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0,
    \q0_reg[31]_3 ,
    ram_reg_0_31_0_5_i_1_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg,
    \ap_CS_fsm_reg[51]_i_4 ,
    \ap_CS_fsm_reg[51]_i_4_0 ,
    ap_rst_n,
    \acc_load_reg_674_reg[31]_0 ,
    dout_tmp);
  output ap_rst_n_inv;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  output p_0_in;
  output p_0_in_0;
  output p_0_in_1;
  output p_0_in_2;
  output p_0_in_3;
  output p_0_in_4;
  output p_0_in_5;
  output p_0_in_6;
  output p_0_in_7;
  output p_0_in_8;
  output p_0_in_9;
  output p_0_in_10;
  output p_0_in_11;
  output p_0_in_12;
  output p_0_in_13;
  output p_0_in_14;
  output [4:0]buf_address0;
  output [1:0]address1;
  output \ch_fu_108_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_230_reg[60] ;
  output [1:0]D;
  output [0:0]E;
  output [31:0]d1;
  output [1:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg;
  output [1:0]ADDRC;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0;
  output [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  input ap_clk;
  input [3:0]trunc_ln158_reg_1078;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  input [7:0]Q;
  input \q0_reg[25] ;
  input \q0_reg[25]_0 ;
  input \q0_reg[25]_1 ;
  input \q0_reg[25]_2 ;
  input \q0_reg[25]_3 ;
  input \q0_reg[25]_4 ;
  input \q0_reg[25]_5 ;
  input \q0_reg[25]_6 ;
  input \q0_reg[25]_7 ;
  input \q0_reg[25]_8 ;
  input \q0_reg[25]_9 ;
  input \q0_reg[25]_10 ;
  input \q0_reg[25]_11 ;
  input \q0_reg[25]_12 ;
  input \q0_reg[25]_13 ;
  input \q0_reg[25]_14 ;
  input \q0_reg[25]_15 ;
  input [4:0]\q0_reg[7] ;
  input [0:0]CO;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input [2:0]ram_reg_0_31_0_0_i_7;
  input [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  input \q0_reg[31]_3 ;
  input ram_reg_0_31_0_5_i_1_0;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  input [62:0]\ap_CS_fsm_reg[51]_i_4 ;
  input [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  input ap_rst_n;
  input [31:0]\acc_load_reg_674_reg[31]_0 ;
  input [31:0]dout_tmp;

  wire [1:0]ADDRC;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [31:0]acc_load_reg_674;
  wire [31:0]\acc_load_reg_674_reg[31]_0 ;
  wire [5:0]add_ln171_fu_422_p2;
  wire [1:0]address1;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4 ;
  wire [62:0]\ap_CS_fsm_reg[51]_i_4_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]buf_addr_reg_567;
  wire [4:0]buf_address0;
  wire \ch_fu_108[5]_i_3_n_3 ;
  wire \ch_fu_108[5]_i_4_n_3 ;
  wire \ch_fu_108_reg[0]_0 ;
  wire \ch_fu_108_reg_n_3_[0] ;
  wire \ch_fu_108_reg_n_3_[1] ;
  wire \ch_fu_108_reg_n_3_[2] ;
  wire \ch_fu_108_reg_n_3_[3] ;
  wire \ch_fu_108_reg_n_3_[4] ;
  wire \ch_fu_108_reg_n_3_[5] ;
  wire [31:0]d1;
  wire [31:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  wire [1:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0;
  wire [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1;
  wire [0:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  wire [0:0]\indvar_flatten20_fu_230_reg[60] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_12;
  wire p_0_in_13;
  wire p_0_in_14;
  wire p_0_in_15;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire p_0_in_6;
  wire p_0_in_7;
  wire p_0_in_8;
  wire p_0_in_9;
  wire \q0_reg[25] ;
  wire \q0_reg[25]_0 ;
  wire \q0_reg[25]_1 ;
  wire \q0_reg[25]_10 ;
  wire \q0_reg[25]_11 ;
  wire \q0_reg[25]_12 ;
  wire \q0_reg[25]_13 ;
  wire \q0_reg[25]_14 ;
  wire \q0_reg[25]_15 ;
  wire \q0_reg[25]_2 ;
  wire \q0_reg[25]_3 ;
  wire \q0_reg[25]_4 ;
  wire \q0_reg[25]_5 ;
  wire \q0_reg[25]_6 ;
  wire \q0_reg[25]_7 ;
  wire \q0_reg[25]_8 ;
  wire \q0_reg[25]_9 ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire [4:0]\q0_reg[7] ;
  wire [2:0]ram_reg_0_31_0_0_i_7;
  wire ram_reg_0_31_0_5_i_18_n_3;
  wire ram_reg_0_31_0_5_i_19_n_3;
  wire ram_reg_0_31_0_5_i_1_0;
  wire ram_reg_0_31_0_5_i_22_n_4;
  wire ram_reg_0_31_0_5_i_22_n_5;
  wire ram_reg_0_31_0_5_i_22_n_6;
  wire ram_reg_0_31_0_5_i_24_n_3;
  wire ram_reg_0_31_0_5_i_24_n_4;
  wire ram_reg_0_31_0_5_i_24_n_5;
  wire ram_reg_0_31_0_5_i_24_n_6;
  wire ram_reg_0_31_0_5_i_25_n_3;
  wire ram_reg_0_31_0_5_i_26_n_3;
  wire ram_reg_0_31_0_5_i_27_n_3;
  wire ram_reg_0_31_0_5_i_28_n_3;
  wire ram_reg_0_31_0_5_i_29_n_3;
  wire ram_reg_0_31_0_5_i_2__0_n_3;
  wire ram_reg_0_31_0_5_i_2__11_n_3;
  wire ram_reg_0_31_0_5_i_2__12_n_3;
  wire ram_reg_0_31_0_5_i_2__13_n_3;
  wire ram_reg_0_31_0_5_i_2__14_n_3;
  wire ram_reg_0_31_0_5_i_2__1_n_3;
  wire ram_reg_0_31_0_5_i_2_n_3;
  wire ram_reg_0_31_0_5_i_30_n_3;
  wire ram_reg_0_31_0_5_i_31_n_3;
  wire ram_reg_0_31_0_5_i_32_n_3;
  wire ram_reg_0_31_0_5_i_33_n_3;
  wire ram_reg_0_31_0_5_i_33_n_4;
  wire ram_reg_0_31_0_5_i_33_n_5;
  wire ram_reg_0_31_0_5_i_33_n_6;
  wire ram_reg_0_31_0_5_i_34_n_3;
  wire ram_reg_0_31_0_5_i_35_n_3;
  wire ram_reg_0_31_0_5_i_36_n_3;
  wire ram_reg_0_31_0_5_i_37_n_3;
  wire ram_reg_0_31_0_5_i_38_n_3;
  wire ram_reg_0_31_0_5_i_39_n_3;
  wire ram_reg_0_31_0_5_i_40_n_3;
  wire ram_reg_0_31_0_5_i_41_n_3;
  wire ram_reg_0_31_0_5_i_42_n_3;
  wire ram_reg_0_31_0_5_i_42_n_4;
  wire ram_reg_0_31_0_5_i_42_n_5;
  wire ram_reg_0_31_0_5_i_42_n_6;
  wire ram_reg_0_31_0_5_i_43_n_3;
  wire ram_reg_0_31_0_5_i_44_n_3;
  wire ram_reg_0_31_0_5_i_45_n_3;
  wire ram_reg_0_31_0_5_i_46_n_3;
  wire ram_reg_0_31_0_5_i_47_n_3;
  wire ram_reg_0_31_0_5_i_48_n_3;
  wire ram_reg_0_31_0_5_i_49_n_3;
  wire ram_reg_0_31_0_5_i_50_n_3;
  wire ram_reg_0_31_0_5_i_51_n_3;
  wire ram_reg_0_31_0_5_i_52_n_3;
  wire ram_reg_0_31_0_5_i_53_n_3;
  wire ram_reg_0_31_0_5_i_54_n_3;
  wire ram_reg_0_31_0_5_i_55_n_3;
  wire ram_reg_0_31_0_5_i_56_n_3;
  wire ram_reg_0_31_0_5_i_57_n_3;
  wire ram_reg_0_31_0_5_i_58_n_3;
  wire [31:0]tmp_1_reg_668;
  wire [3:0]trunc_ln158_reg_1078;
  wire [3:0]NLW_ram_reg_0_31_0_5_i_22_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_31_0_5_i_24_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_31_0_5_i_33_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_31_0_5_i_42_O_UNCONNECTED;

  FDRE \acc_load_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [0]),
        .Q(acc_load_reg_674[0]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [10]),
        .Q(acc_load_reg_674[10]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [11]),
        .Q(acc_load_reg_674[11]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [12]),
        .Q(acc_load_reg_674[12]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [13]),
        .Q(acc_load_reg_674[13]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [14]),
        .Q(acc_load_reg_674[14]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [15]),
        .Q(acc_load_reg_674[15]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [16]),
        .Q(acc_load_reg_674[16]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [17]),
        .Q(acc_load_reg_674[17]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [18]),
        .Q(acc_load_reg_674[18]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [19]),
        .Q(acc_load_reg_674[19]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [1]),
        .Q(acc_load_reg_674[1]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [20]),
        .Q(acc_load_reg_674[20]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [21]),
        .Q(acc_load_reg_674[21]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [22]),
        .Q(acc_load_reg_674[22]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [23]),
        .Q(acc_load_reg_674[23]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [24]),
        .Q(acc_load_reg_674[24]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [25]),
        .Q(acc_load_reg_674[25]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [26]),
        .Q(acc_load_reg_674[26]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [27]),
        .Q(acc_load_reg_674[27]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [28]),
        .Q(acc_load_reg_674[28]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [29]),
        .Q(acc_load_reg_674[29]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [2]),
        .Q(acc_load_reg_674[2]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [30]),
        .Q(acc_load_reg_674[30]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [31]),
        .Q(acc_load_reg_674[31]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [3]),
        .Q(acc_load_reg_674[3]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [4]),
        .Q(acc_load_reg_674[4]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [5]),
        .Q(acc_load_reg_674[5]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [6]),
        .Q(acc_load_reg_674[6]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [7]),
        .Q(acc_load_reg_674[7]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [8]),
        .Q(acc_load_reg_674[8]),
        .R(1'b0));
  FDRE \acc_load_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter1),
        .D(\acc_load_reg_674_reg[31]_0 [9]),
        .Q(acc_load_reg_674[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_567[0]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[0]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_567[1]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[1]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_567[2]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[2]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_567[3]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[3]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_567[4]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address1[4]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0),
        .Q(buf_addr_reg_567[0]),
        .R(1'b0));
  FDRE \buf_10_addr_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_108_reg_n_3_[1] ),
        .Q(buf_addr_reg_567[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE \buf_10_addr_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_108_reg_n_3_[2] ),
        .Q(buf_addr_reg_567[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE \buf_10_addr_reg_627_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_108_reg_n_3_[3] ),
        .Q(buf_addr_reg_567[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  FDRE \buf_10_addr_reg_627_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_108_reg_n_3_[4] ),
        .Q(buf_addr_reg_567[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_22));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ch_fu_108[5]_i_3 
       (.I0(\ch_fu_108_reg_n_3_[4] ),
        .I1(\ch_fu_108_reg_n_3_[5] ),
        .I2(\ch_fu_108_reg_n_3_[2] ),
        .I3(\ch_fu_108_reg_n_3_[3] ),
        .I4(\ch_fu_108_reg_n_3_[1] ),
        .I5(\ch_fu_108_reg_n_3_[0] ),
        .O(\ch_fu_108[5]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ch_fu_108[5]_i_4 
       (.I0(\ch_fu_108_reg_n_3_[2] ),
        .I1(\ch_fu_108_reg_n_3_[0] ),
        .I2(\ch_fu_108_reg_n_3_[1] ),
        .I3(\ch_fu_108_reg_n_3_[3] ),
        .O(\ch_fu_108[5]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[0]),
        .Q(\ch_fu_108_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[1]),
        .Q(\ch_fu_108_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[2]),
        .Q(\ch_fu_108_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[3]),
        .Q(\ch_fu_108_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[4]),
        .Q(\ch_fu_108_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .D(add_ln171_fu_422_p2[5]),
        .Q(\ch_fu_108_reg_n_3_[5] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.ADDRC(ADDRC),
        .CO(CO),
        .D(D),
        .E(E),
        .Q(Q[7:1]),
        .SR(SR),
        .add_ln171_fu_422_p2(add_ln171_fu_422_p2),
        .address1(address1),
        .\ap_CS_fsm_reg[51]_i_4_0 (\ap_CS_fsm_reg[51]_i_4 ),
        .\ap_CS_fsm_reg[51]_i_4_1 (\ap_CS_fsm_reg[51]_i_4_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .buf_address0(buf_address0),
        .\ch_fu_108_reg[0] (\ch_fu_108_reg[0]_0 ),
        .\ch_fu_108_reg[4] (\ch_fu_108_reg_n_3_[4] ),
        .\ch_fu_108_reg[4]_0 (\ch_fu_108_reg_n_3_[3] ),
        .\ch_fu_108_reg[4]_1 (\ch_fu_108_reg_n_3_[2] ),
        .\ch_fu_108_reg[4]_2 (\ch_fu_108_reg_n_3_[1] ),
        .\ch_fu_108_reg[4]_3 (\ch_fu_108_reg_n_3_[0] ),
        .\ch_fu_108_reg[5] (\ch_fu_108[5]_i_3_n_3 ),
        .\ch_fu_108_reg[5]_0 (\ch_fu_108[5]_i_4_n_3 ),
        .\ch_fu_108_reg[5]_1 (\ch_fu_108_reg_n_3_[5] ),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_ready),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_0),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_22),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg_reg_2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_address0),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0),
        .\indvar_flatten20_fu_230_reg[60] (\indvar_flatten20_fu_230_reg[60] ),
        .\q0_reg[31] (\q0_reg[31] ),
        .\q0_reg[31]_0 (\q0_reg[31]_0 ),
        .\q0_reg[31]_1 (\q0_reg[31]_1 ),
        .\q0_reg[31]_2 (\q0_reg[31]_2 ),
        .\q0_reg[31]_3 (\q0_reg[31]_3 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .ram_reg_0_31_0_0_i_7_0(ram_reg_0_31_0_0_i_7));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2__11_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_0 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_5_i_18
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_1_0),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1_fu_536_ap_start_reg),
        .O(ram_reg_0_31_0_5_i_18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_31_0_5_i_19
       (.I0(trunc_ln158_reg_1078[2]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I2(trunc_ln158_reg_1078[3]),
        .I3(trunc_ln158_reg_1078[1]),
        .O(ram_reg_0_31_0_5_i_19_n_3));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__0
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2__11_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_1 ),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__1
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_2 ),
        .O(p_0_in_1));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__10
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2__1_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_11 ),
        .O(p_0_in_10));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__11
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2__14_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_12 ),
        .O(p_0_in_11));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__12
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2__14_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_13 ),
        .O(p_0_in_12));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__13
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_19_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_14 ),
        .O(p_0_in_13));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__14
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_19_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_15 ),
        .O(p_0_in_14));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__2
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_3 ),
        .O(p_0_in_2));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__3
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2__12_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_4 ),
        .O(p_0_in_3));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__4
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2__12_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_5 ),
        .O(p_0_in_4));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__5
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2__0_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_6 ),
        .O(p_0_in_5));
  LUT6 #(
    .INIT(64'h2A222A2208002A22)) 
    ram_reg_0_31_0_5_i_1__6
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(ram_reg_0_31_0_5_i_2__0_n_3),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_7 ),
        .O(p_0_in_6));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    ram_reg_0_31_0_5_i_1__7
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[1]),
        .I3(ram_reg_0_31_0_5_i_2__13_n_3),
        .I4(trunc_ln158_reg_1078[0]),
        .I5(\q0_reg[25]_8 ),
        .O(p_0_in_7));
  LUT6 #(
    .INIT(64'h000000002A222222)) 
    ram_reg_0_31_0_5_i_1__8
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(trunc_ln158_reg_1078[0]),
        .I3(trunc_ln158_reg_1078[1]),
        .I4(ram_reg_0_31_0_5_i_2__13_n_3),
        .I5(\q0_reg[25]_9 ),
        .O(p_0_in_8));
  LUT6 #(
    .INIT(64'hA222A2228000A222)) 
    ram_reg_0_31_0_5_i_1__9
       (.I0(ram_reg_0_31_0_5_i_18_n_3),
        .I1(Q[6]),
        .I2(ram_reg_0_31_0_5_i_2__1_n_3),
        .I3(trunc_ln158_reg_1078[0]),
        .I4(\q0_reg[25] ),
        .I5(\q0_reg[25]_10 ),
        .O(p_0_in_9));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_31_0_5_i_2
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I1(trunc_ln158_reg_1078[3]),
        .I2(trunc_ln158_reg_1078[2]),
        .I3(trunc_ln158_reg_1078[1]),
        .O(ram_reg_0_31_0_5_i_2_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_31_0_5_i_22
       (.CI(ram_reg_0_31_0_5_i_24_n_3),
        .CO({p_0_in_15,ram_reg_0_31_0_5_i_22_n_4,ram_reg_0_31_0_5_i_22_n_5,ram_reg_0_31_0_5_i_22_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_0_5_i_25_n_3,ram_reg_0_31_0_5_i_26_n_3,ram_reg_0_31_0_5_i_27_n_3,ram_reg_0_31_0_5_i_28_n_3}),
        .O(NLW_ram_reg_0_31_0_5_i_22_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_31_0_5_i_29_n_3,ram_reg_0_31_0_5_i_30_n_3,ram_reg_0_31_0_5_i_31_n_3,ram_reg_0_31_0_5_i_32_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_31_0_5_i_24
       (.CI(ram_reg_0_31_0_5_i_33_n_3),
        .CO({ram_reg_0_31_0_5_i_24_n_3,ram_reg_0_31_0_5_i_24_n_4,ram_reg_0_31_0_5_i_24_n_5,ram_reg_0_31_0_5_i_24_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_0_5_i_34_n_3,ram_reg_0_31_0_5_i_35_n_3,ram_reg_0_31_0_5_i_36_n_3,ram_reg_0_31_0_5_i_37_n_3}),
        .O(NLW_ram_reg_0_31_0_5_i_24_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_31_0_5_i_38_n_3,ram_reg_0_31_0_5_i_39_n_3,ram_reg_0_31_0_5_i_40_n_3,ram_reg_0_31_0_5_i_41_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_25
       (.I0(tmp_1_reg_668[30]),
        .I1(acc_load_reg_674[30]),
        .I2(tmp_1_reg_668[31]),
        .I3(acc_load_reg_674[31]),
        .O(ram_reg_0_31_0_5_i_25_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_26
       (.I0(tmp_1_reg_668[28]),
        .I1(acc_load_reg_674[28]),
        .I2(acc_load_reg_674[29]),
        .I3(tmp_1_reg_668[29]),
        .O(ram_reg_0_31_0_5_i_26_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_27
       (.I0(tmp_1_reg_668[26]),
        .I1(acc_load_reg_674[26]),
        .I2(acc_load_reg_674[27]),
        .I3(tmp_1_reg_668[27]),
        .O(ram_reg_0_31_0_5_i_27_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_28
       (.I0(tmp_1_reg_668[24]),
        .I1(acc_load_reg_674[24]),
        .I2(acc_load_reg_674[25]),
        .I3(tmp_1_reg_668[25]),
        .O(ram_reg_0_31_0_5_i_28_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_29
       (.I0(tmp_1_reg_668[30]),
        .I1(acc_load_reg_674[30]),
        .I2(acc_load_reg_674[31]),
        .I3(tmp_1_reg_668[31]),
        .O(ram_reg_0_31_0_5_i_29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_0_31_0_5_i_2__0
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I1(trunc_ln158_reg_1078[3]),
        .I2(trunc_ln158_reg_1078[2]),
        .I3(trunc_ln158_reg_1078[1]),
        .O(ram_reg_0_31_0_5_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_0_31_0_5_i_2__1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I1(trunc_ln158_reg_1078[3]),
        .I2(trunc_ln158_reg_1078[2]),
        .I3(trunc_ln158_reg_1078[1]),
        .O(ram_reg_0_31_0_5_i_2__1_n_3));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_0_5_i_2__10
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[1]),
        .I3(tmp_1_reg_668[1]),
        .O(d1[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_0_31_0_5_i_2__11
       (.I0(trunc_ln158_reg_1078[1]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I2(trunc_ln158_reg_1078[3]),
        .I3(trunc_ln158_reg_1078[2]),
        .O(ram_reg_0_31_0_5_i_2__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_31_0_5_i_2__12
       (.I0(trunc_ln158_reg_1078[1]),
        .I1(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I2(trunc_ln158_reg_1078[3]),
        .I3(trunc_ln158_reg_1078[2]),
        .O(ram_reg_0_31_0_5_i_2__12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_31_0_5_i_2__13
       (.I0(trunc_ln158_reg_1078[2]),
        .I1(trunc_ln158_reg_1078[3]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .O(ram_reg_0_31_0_5_i_2__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_0_31_0_5_i_2__14
       (.I0(trunc_ln158_reg_1078[1]),
        .I1(trunc_ln158_reg_1078[2]),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_buf_r_ce1),
        .I3(trunc_ln158_reg_1078[3]),
        .O(ram_reg_0_31_0_5_i_2__14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_30
       (.I0(tmp_1_reg_668[28]),
        .I1(acc_load_reg_674[28]),
        .I2(tmp_1_reg_668[29]),
        .I3(acc_load_reg_674[29]),
        .O(ram_reg_0_31_0_5_i_30_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_31
       (.I0(tmp_1_reg_668[26]),
        .I1(acc_load_reg_674[26]),
        .I2(tmp_1_reg_668[27]),
        .I3(acc_load_reg_674[27]),
        .O(ram_reg_0_31_0_5_i_31_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_32
       (.I0(tmp_1_reg_668[24]),
        .I1(acc_load_reg_674[24]),
        .I2(tmp_1_reg_668[25]),
        .I3(acc_load_reg_674[25]),
        .O(ram_reg_0_31_0_5_i_32_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_31_0_5_i_33
       (.CI(ram_reg_0_31_0_5_i_42_n_3),
        .CO({ram_reg_0_31_0_5_i_33_n_3,ram_reg_0_31_0_5_i_33_n_4,ram_reg_0_31_0_5_i_33_n_5,ram_reg_0_31_0_5_i_33_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_0_5_i_43_n_3,ram_reg_0_31_0_5_i_44_n_3,ram_reg_0_31_0_5_i_45_n_3,ram_reg_0_31_0_5_i_46_n_3}),
        .O(NLW_ram_reg_0_31_0_5_i_33_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_31_0_5_i_47_n_3,ram_reg_0_31_0_5_i_48_n_3,ram_reg_0_31_0_5_i_49_n_3,ram_reg_0_31_0_5_i_50_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_34
       (.I0(tmp_1_reg_668[22]),
        .I1(acc_load_reg_674[22]),
        .I2(acc_load_reg_674[23]),
        .I3(tmp_1_reg_668[23]),
        .O(ram_reg_0_31_0_5_i_34_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_35
       (.I0(tmp_1_reg_668[20]),
        .I1(acc_load_reg_674[20]),
        .I2(acc_load_reg_674[21]),
        .I3(tmp_1_reg_668[21]),
        .O(ram_reg_0_31_0_5_i_35_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_36
       (.I0(tmp_1_reg_668[18]),
        .I1(acc_load_reg_674[18]),
        .I2(acc_load_reg_674[19]),
        .I3(tmp_1_reg_668[19]),
        .O(ram_reg_0_31_0_5_i_36_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_37
       (.I0(tmp_1_reg_668[16]),
        .I1(acc_load_reg_674[16]),
        .I2(acc_load_reg_674[17]),
        .I3(tmp_1_reg_668[17]),
        .O(ram_reg_0_31_0_5_i_37_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_38
       (.I0(tmp_1_reg_668[22]),
        .I1(acc_load_reg_674[22]),
        .I2(tmp_1_reg_668[23]),
        .I3(acc_load_reg_674[23]),
        .O(ram_reg_0_31_0_5_i_38_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_39
       (.I0(tmp_1_reg_668[20]),
        .I1(acc_load_reg_674[20]),
        .I2(tmp_1_reg_668[21]),
        .I3(acc_load_reg_674[21]),
        .O(ram_reg_0_31_0_5_i_39_n_3));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_0_5_i_3__6
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[0]),
        .I2(tmp_1_reg_668[0]),
        .I3(Q[6]),
        .O(d1[0]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_0_5_i_4
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[3]),
        .I3(tmp_1_reg_668[3]),
        .O(d1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_40
       (.I0(tmp_1_reg_668[18]),
        .I1(acc_load_reg_674[18]),
        .I2(tmp_1_reg_668[19]),
        .I3(acc_load_reg_674[19]),
        .O(ram_reg_0_31_0_5_i_40_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_41
       (.I0(tmp_1_reg_668[16]),
        .I1(acc_load_reg_674[16]),
        .I2(tmp_1_reg_668[17]),
        .I3(acc_load_reg_674[17]),
        .O(ram_reg_0_31_0_5_i_41_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ram_reg_0_31_0_5_i_42
       (.CI(1'b0),
        .CO({ram_reg_0_31_0_5_i_42_n_3,ram_reg_0_31_0_5_i_42_n_4,ram_reg_0_31_0_5_i_42_n_5,ram_reg_0_31_0_5_i_42_n_6}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_31_0_5_i_51_n_3,ram_reg_0_31_0_5_i_52_n_3,ram_reg_0_31_0_5_i_53_n_3,ram_reg_0_31_0_5_i_54_n_3}),
        .O(NLW_ram_reg_0_31_0_5_i_42_O_UNCONNECTED[3:0]),
        .S({ram_reg_0_31_0_5_i_55_n_3,ram_reg_0_31_0_5_i_56_n_3,ram_reg_0_31_0_5_i_57_n_3,ram_reg_0_31_0_5_i_58_n_3}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_43
       (.I0(tmp_1_reg_668[14]),
        .I1(acc_load_reg_674[14]),
        .I2(acc_load_reg_674[15]),
        .I3(tmp_1_reg_668[15]),
        .O(ram_reg_0_31_0_5_i_43_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_44
       (.I0(tmp_1_reg_668[12]),
        .I1(acc_load_reg_674[12]),
        .I2(acc_load_reg_674[13]),
        .I3(tmp_1_reg_668[13]),
        .O(ram_reg_0_31_0_5_i_44_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_45
       (.I0(tmp_1_reg_668[10]),
        .I1(acc_load_reg_674[10]),
        .I2(acc_load_reg_674[11]),
        .I3(tmp_1_reg_668[11]),
        .O(ram_reg_0_31_0_5_i_45_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_46
       (.I0(tmp_1_reg_668[8]),
        .I1(acc_load_reg_674[8]),
        .I2(acc_load_reg_674[9]),
        .I3(tmp_1_reg_668[9]),
        .O(ram_reg_0_31_0_5_i_46_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_47
       (.I0(tmp_1_reg_668[14]),
        .I1(acc_load_reg_674[14]),
        .I2(tmp_1_reg_668[15]),
        .I3(acc_load_reg_674[15]),
        .O(ram_reg_0_31_0_5_i_47_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_48
       (.I0(tmp_1_reg_668[12]),
        .I1(acc_load_reg_674[12]),
        .I2(tmp_1_reg_668[13]),
        .I3(acc_load_reg_674[13]),
        .O(ram_reg_0_31_0_5_i_48_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_49
       (.I0(tmp_1_reg_668[10]),
        .I1(acc_load_reg_674[10]),
        .I2(tmp_1_reg_668[11]),
        .I3(acc_load_reg_674[11]),
        .O(ram_reg_0_31_0_5_i_49_n_3));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_0_5_i_5
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[2]),
        .I3(tmp_1_reg_668[2]),
        .O(d1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_50
       (.I0(tmp_1_reg_668[8]),
        .I1(acc_load_reg_674[8]),
        .I2(tmp_1_reg_668[9]),
        .I3(acc_load_reg_674[9]),
        .O(ram_reg_0_31_0_5_i_50_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_51
       (.I0(tmp_1_reg_668[6]),
        .I1(acc_load_reg_674[6]),
        .I2(acc_load_reg_674[7]),
        .I3(tmp_1_reg_668[7]),
        .O(ram_reg_0_31_0_5_i_51_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_52
       (.I0(tmp_1_reg_668[4]),
        .I1(acc_load_reg_674[4]),
        .I2(acc_load_reg_674[5]),
        .I3(tmp_1_reg_668[5]),
        .O(ram_reg_0_31_0_5_i_52_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_53
       (.I0(tmp_1_reg_668[2]),
        .I1(acc_load_reg_674[2]),
        .I2(acc_load_reg_674[3]),
        .I3(tmp_1_reg_668[3]),
        .O(ram_reg_0_31_0_5_i_53_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_reg_0_31_0_5_i_54
       (.I0(tmp_1_reg_668[0]),
        .I1(acc_load_reg_674[0]),
        .I2(acc_load_reg_674[1]),
        .I3(tmp_1_reg_668[1]),
        .O(ram_reg_0_31_0_5_i_54_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_55
       (.I0(tmp_1_reg_668[6]),
        .I1(acc_load_reg_674[6]),
        .I2(tmp_1_reg_668[7]),
        .I3(acc_load_reg_674[7]),
        .O(ram_reg_0_31_0_5_i_55_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_56
       (.I0(tmp_1_reg_668[4]),
        .I1(acc_load_reg_674[4]),
        .I2(tmp_1_reg_668[5]),
        .I3(acc_load_reg_674[5]),
        .O(ram_reg_0_31_0_5_i_56_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_57
       (.I0(tmp_1_reg_668[2]),
        .I1(acc_load_reg_674[2]),
        .I2(tmp_1_reg_668[3]),
        .I3(acc_load_reg_674[3]),
        .O(ram_reg_0_31_0_5_i_57_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_reg_0_31_0_5_i_58
       (.I0(tmp_1_reg_668[0]),
        .I1(acc_load_reg_674[0]),
        .I2(tmp_1_reg_668[1]),
        .I3(acc_load_reg_674[1]),
        .O(ram_reg_0_31_0_5_i_58_n_3));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_0_5_i_6
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[5]),
        .I3(tmp_1_reg_668[5]),
        .O(d1[5]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_0_5_i_7
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[4]),
        .I3(tmp_1_reg_668[4]),
        .O(d1[4]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_12_17_i_1
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[13]),
        .I2(tmp_1_reg_668[13]),
        .I3(Q[6]),
        .O(d1[13]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_12_17_i_2
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[12]),
        .I2(tmp_1_reg_668[12]),
        .I3(Q[6]),
        .O(d1[12]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_12_17_i_3
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[15]),
        .I2(tmp_1_reg_668[15]),
        .I3(Q[6]),
        .O(d1[15]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_12_17_i_4
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[14]),
        .I3(tmp_1_reg_668[14]),
        .O(d1[14]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_12_17_i_5
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[17]),
        .I3(tmp_1_reg_668[17]),
        .O(d1[17]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_12_17_i_6
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[16]),
        .I3(tmp_1_reg_668[16]),
        .O(d1[16]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_18_23_i_1
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[19]),
        .I3(tmp_1_reg_668[19]),
        .O(d1[19]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_18_23_i_2
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[18]),
        .I3(tmp_1_reg_668[18]),
        .O(d1[18]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_18_23_i_3
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[21]),
        .I2(tmp_1_reg_668[21]),
        .I3(Q[6]),
        .O(d1[21]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_18_23_i_4
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[20]),
        .I2(tmp_1_reg_668[20]),
        .I3(Q[6]),
        .O(d1[20]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_18_23_i_5
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[23]),
        .I2(tmp_1_reg_668[23]),
        .I3(Q[6]),
        .O(d1[23]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_18_23_i_6
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[22]),
        .I2(tmp_1_reg_668[22]),
        .I3(Q[6]),
        .O(d1[22]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_1
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[25]),
        .I2(tmp_1_reg_668[25]),
        .I3(Q[6]),
        .O(d1[25]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_2
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[24]),
        .I2(tmp_1_reg_668[24]),
        .I3(Q[6]),
        .O(d1[24]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_3
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[27]),
        .I2(tmp_1_reg_668[27]),
        .I3(Q[6]),
        .O(d1[27]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_4
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[26]),
        .I2(tmp_1_reg_668[26]),
        .I3(Q[6]),
        .O(d1[26]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_5
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[29]),
        .I2(tmp_1_reg_668[29]),
        .I3(Q[6]),
        .O(d1[29]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_24_29_i_6
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[28]),
        .I2(tmp_1_reg_668[28]),
        .I3(Q[6]),
        .O(d1[28]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_30_31_i_1
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[30]),
        .I2(tmp_1_reg_668[30]),
        .I3(Q[6]),
        .O(d1[30]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_30_31_i_1__0
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[31]),
        .I2(tmp_1_reg_668[31]),
        .I3(Q[6]),
        .O(d1[31]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_6_11_i_1
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[7]),
        .I2(tmp_1_reg_668[7]),
        .I3(Q[6]),
        .O(d1[7]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_6_11_i_2
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[6]),
        .I2(tmp_1_reg_668[6]),
        .I3(Q[6]),
        .O(d1[6]));
  LUT4 #(
    .INIT(16'hA820)) 
    ram_reg_0_31_6_11_i_3
       (.I0(Q[6]),
        .I1(p_0_in_15),
        .I2(acc_load_reg_674[9]),
        .I3(tmp_1_reg_668[9]),
        .O(d1[9]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_6_11_i_4
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[8]),
        .I2(tmp_1_reg_668[8]),
        .I3(Q[6]),
        .O(d1[8]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_6_11_i_5
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[11]),
        .I2(tmp_1_reg_668[11]),
        .I3(Q[6]),
        .O(d1[11]));
  LUT4 #(
    .INIT(16'hE4FF)) 
    ram_reg_0_31_6_11_i_6
       (.I0(p_0_in_15),
        .I1(acc_load_reg_674[10]),
        .I2(tmp_1_reg_668[10]),
        .I3(Q[6]),
        .O(d1[10]));
  FDRE \tmp_1_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[0]),
        .Q(tmp_1_reg_668[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[10]),
        .Q(tmp_1_reg_668[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[11]),
        .Q(tmp_1_reg_668[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[12]),
        .Q(tmp_1_reg_668[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[13]),
        .Q(tmp_1_reg_668[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[14]),
        .Q(tmp_1_reg_668[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[15]),
        .Q(tmp_1_reg_668[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[16]),
        .Q(tmp_1_reg_668[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[17]),
        .Q(tmp_1_reg_668[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[18]),
        .Q(tmp_1_reg_668[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[19]),
        .Q(tmp_1_reg_668[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[1]),
        .Q(tmp_1_reg_668[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[20]),
        .Q(tmp_1_reg_668[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[21]),
        .Q(tmp_1_reg_668[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[22]),
        .Q(tmp_1_reg_668[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[23]),
        .Q(tmp_1_reg_668[23]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[24]),
        .Q(tmp_1_reg_668[24]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[25]),
        .Q(tmp_1_reg_668[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[26]),
        .Q(tmp_1_reg_668[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[27]),
        .Q(tmp_1_reg_668[27]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[28]),
        .Q(tmp_1_reg_668[28]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[29]),
        .Q(tmp_1_reg_668[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[2]),
        .Q(tmp_1_reg_668[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[30]),
        .Q(tmp_1_reg_668[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[31]),
        .Q(tmp_1_reg_668[31]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[3]),
        .Q(tmp_1_reg_668[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[4]),
        .Q(tmp_1_reg_668[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[5]),
        .Q(tmp_1_reg_668[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[6]),
        .Q(tmp_1_reg_668[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[7]),
        .Q(tmp_1_reg_668[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[8]),
        .Q(tmp_1_reg_668[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_668_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_tmp[9]),
        .Q(tmp_1_reg_668[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12
   (ap_enable_reg_pp0_iter3,
    \outch_fu_140_reg[4]_0 ,
    \outch_fu_140_reg[4]_1 ,
    CO,
    \ap_CS_fsm_reg[50] ,
    ap_enable_reg_pp0_iter2_reg_0,
    \ap_CS_fsm_reg[50]_0 ,
    p_0_in,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[50]_1 ,
    \ap_CS_fsm_reg[50]_2 ,
    \ap_CS_fsm_reg[50]_3 ,
    \ap_CS_fsm_reg[50]_4 ,
    \ap_CS_fsm_reg[50]_5 ,
    \ap_CS_fsm_reg[50]_6 ,
    \ap_CS_fsm_reg[50]_7 ,
    \ap_CS_fsm_reg[50]_8 ,
    \ap_CS_fsm_reg[50]_9 ,
    \ap_CS_fsm_reg[50]_10 ,
    \ap_CS_fsm_reg[50]_11 ,
    \ap_CS_fsm_reg[50]_12 ,
    \ap_CS_fsm_reg[50]_13 ,
    \ap_CS_fsm_reg[50]_14 ,
    D,
    \ap_CS_fsm_reg[46] ,
    address1,
    \valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[50]_15 ,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_rst_n_inv,
    select_ln155_1_reg_1055,
    cmp157_not_reg_1088,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg,
    ap_rst_n,
    Q,
    \outch_fu_140_reg[5]_i_6_0 ,
    \valOut_last_reg_912_reg[0]_i_3_0 ,
    \valOut_last_reg_912_reg[0]_i_2_0 ,
    \ap_CS_fsm_reg[45] ,
    ack_in,
    O22,
    O21,
    O20,
    q0,
    O26,
    O25,
    O24,
    O23,
    O30,
    O29,
    O28,
    O27,
    O34,
    O33,
    O32,
    O31,
    ram_reg_0_31_0_5_i_1__8,
    \q1_reg[31] ,
    \q0_reg[31] ,
    \q1_reg[31]_0 ,
    E,
    \q1_reg[31]_1 ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    \q0_reg[31]_4 ,
    ram_reg_0_31_0_0_i_3_0,
    ram_reg_0_31_0_0_i_3_1,
    \B_V_data_1_payload_A_reg[32] ,
    \B_V_data_1_payload_A_reg[0] ,
    \B_V_data_1_payload_A_reg[32]_0 ,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg,
    \num_img_fu_226_reg[0] );
  output ap_enable_reg_pp0_iter3;
  output [4:0]\outch_fu_140_reg[4]_0 ;
  output [0:0]\outch_fu_140_reg[4]_1 ;
  output [0:0]CO;
  output \ap_CS_fsm_reg[50] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output \ap_CS_fsm_reg[50]_0 ;
  output p_0_in;
  output [0:0]\ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[50]_1 ;
  output \ap_CS_fsm_reg[50]_2 ;
  output \ap_CS_fsm_reg[50]_3 ;
  output \ap_CS_fsm_reg[50]_4 ;
  output \ap_CS_fsm_reg[50]_5 ;
  output \ap_CS_fsm_reg[50]_6 ;
  output \ap_CS_fsm_reg[50]_7 ;
  output \ap_CS_fsm_reg[50]_8 ;
  output \ap_CS_fsm_reg[50]_9 ;
  output \ap_CS_fsm_reg[50]_10 ;
  output \ap_CS_fsm_reg[50]_11 ;
  output \ap_CS_fsm_reg[50]_12 ;
  output \ap_CS_fsm_reg[50]_13 ;
  output \ap_CS_fsm_reg[50]_14 ;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[46] ;
  output [0:0]address1;
  output [31:0]\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]\ap_CS_fsm_reg[50]_15 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_rst_n_inv;
  input select_ln155_1_reg_1055;
  input cmp157_not_reg_1088;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg;
  input ap_rst_n;
  input [62:0]Q;
  input [31:0]\outch_fu_140_reg[5]_i_6_0 ;
  input [31:0]\valOut_last_reg_912_reg[0]_i_3_0 ;
  input [31:0]\valOut_last_reg_912_reg[0]_i_2_0 ;
  input [7:0]\ap_CS_fsm_reg[45] ;
  input ack_in;
  input [31:0]O22;
  input [31:0]O21;
  input [31:0]O20;
  input [31:0]q0;
  input [31:0]O26;
  input [31:0]O25;
  input [31:0]O24;
  input [31:0]O23;
  input [31:0]O30;
  input [31:0]O29;
  input [31:0]O28;
  input [31:0]O27;
  input [31:0]O34;
  input [31:0]O33;
  input [31:0]O32;
  input [31:0]O31;
  input ram_reg_0_31_0_5_i_1__8;
  input \q1_reg[31] ;
  input \q0_reg[31] ;
  input \q1_reg[31]_0 ;
  input [0:0]E;
  input \q1_reg[31]_1 ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input \q0_reg[31]_4 ;
  input ram_reg_0_31_0_0_i_3_0;
  input ram_reg_0_31_0_0_i_3_1;
  input [31:0]\B_V_data_1_payload_A_reg[32] ;
  input \B_V_data_1_payload_A_reg[0] ;
  input [31:0]\B_V_data_1_payload_A_reg[32]_0 ;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  input [0:0]\num_img_fu_226_reg[0] ;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire [31:0]\B_V_data_1_payload_A_reg[32] ;
  wire [31:0]\B_V_data_1_payload_A_reg[32]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]O20;
  wire [31:0]O21;
  wire [31:0]O22;
  wire [31:0]O23;
  wire [31:0]O24;
  wire [31:0]O25;
  wire [31:0]O26;
  wire [31:0]O27;
  wire [31:0]O28;
  wire [31:0]O29;
  wire [31:0]O30;
  wire [31:0]O31;
  wire [31:0]O32;
  wire [31:0]O33;
  wire [31:0]O34;
  wire [62:0]Q;
  wire ack_in;
  wire [5:0]add_ln186_fu_632_p2;
  wire [0:0]address1;
  wire [7:0]\ap_CS_fsm_reg[45] ;
  wire [0:0]\ap_CS_fsm_reg[46] ;
  wire [0:0]\ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[50]_0 ;
  wire \ap_CS_fsm_reg[50]_1 ;
  wire \ap_CS_fsm_reg[50]_10 ;
  wire \ap_CS_fsm_reg[50]_11 ;
  wire \ap_CS_fsm_reg[50]_12 ;
  wire \ap_CS_fsm_reg[50]_13 ;
  wire \ap_CS_fsm_reg[50]_14 ;
  wire [0:0]\ap_CS_fsm_reg[50]_15 ;
  wire \ap_CS_fsm_reg[50]_2 ;
  wire \ap_CS_fsm_reg[50]_3 ;
  wire \ap_CS_fsm_reg[50]_4 ;
  wire \ap_CS_fsm_reg[50]_5 ;
  wire \ap_CS_fsm_reg[50]_6 ;
  wire \ap_CS_fsm_reg[50]_7 ;
  wire \ap_CS_fsm_reg[50]_8 ;
  wire \ap_CS_fsm_reg[50]_9 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buf_10_addr_reg_876[4]_i_1_n_3 ;
  wire cmp157_not_reg_1088;
  wire cmp160_not_fu_579_p2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg;
  wire [3:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0;
  wire [4:0]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1;
  wire [32:32]grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_out_r_TDATA;
  wire icmp_ln185_fu_531_p233_in;
  wire icmp_ln188_fu_728_p2;
  wire icmp_ln188_reg_922;
  wire \icmp_ln188_reg_922[0]_i_10_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_12_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_13_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_14_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_15_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_16_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_17_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_18_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_19_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_22_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_23_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_24_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_25_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_26_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_27_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_28_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_29_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_32_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_33_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_34_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_35_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_36_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_37_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_38_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_39_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_3_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_40_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_41_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_42_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_43_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_4_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_5_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_6_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_7_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_8_n_3 ;
  wire \icmp_ln188_reg_922[0]_i_9_n_3 ;
  wire \icmp_ln188_reg_922_reg[0]_i_11_n_3 ;
  wire \icmp_ln188_reg_922_reg[0]_i_11_n_4 ;
  wire \icmp_ln188_reg_922_reg[0]_i_11_n_5 ;
  wire \icmp_ln188_reg_922_reg[0]_i_11_n_6 ;
  wire \icmp_ln188_reg_922_reg[0]_i_1_n_4 ;
  wire \icmp_ln188_reg_922_reg[0]_i_1_n_5 ;
  wire \icmp_ln188_reg_922_reg[0]_i_1_n_6 ;
  wire \icmp_ln188_reg_922_reg[0]_i_21_n_3 ;
  wire \icmp_ln188_reg_922_reg[0]_i_21_n_4 ;
  wire \icmp_ln188_reg_922_reg[0]_i_21_n_5 ;
  wire \icmp_ln188_reg_922_reg[0]_i_21_n_6 ;
  wire \icmp_ln188_reg_922_reg[0]_i_2_n_3 ;
  wire \icmp_ln188_reg_922_reg[0]_i_2_n_4 ;
  wire \icmp_ln188_reg_922_reg[0]_i_2_n_5 ;
  wire \icmp_ln188_reg_922_reg[0]_i_2_n_6 ;
  wire \icmp_ln188_reg_922_reg[0]_i_30_n_3 ;
  wire \icmp_ln188_reg_922_reg[0]_i_31_n_3 ;
  wire icmp_ln190_fu_621_p2;
  wire \indvar_flatten13_fu_148[0]_i_2_n_3 ;
  wire [62:0]indvar_flatten13_fu_148_reg;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[0]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[12]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[16]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[20]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[24]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[28]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[32]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[36]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[40]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[44]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[48]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[4]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[52]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[56]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[60]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[60]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[60]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[60]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[60]_i_1_n_9 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_10 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_3 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_4 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_5 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_6 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_7 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_8 ;
  wire \indvar_flatten13_fu_148_reg[8]_i_1_n_9 ;
  wire [0:0]\num_img_fu_226_reg[0] ;
  wire [5:5]outch_fu_140;
  wire \outch_fu_140[5]_i_10_n_3 ;
  wire \outch_fu_140[5]_i_11_n_3 ;
  wire \outch_fu_140[5]_i_12_n_3 ;
  wire \outch_fu_140[5]_i_14_n_3 ;
  wire \outch_fu_140[5]_i_15_n_3 ;
  wire \outch_fu_140[5]_i_16_n_3 ;
  wire \outch_fu_140[5]_i_17_n_3 ;
  wire \outch_fu_140[5]_i_19_n_3 ;
  wire \outch_fu_140[5]_i_20_n_3 ;
  wire \outch_fu_140[5]_i_21_n_3 ;
  wire \outch_fu_140[5]_i_22_n_3 ;
  wire \outch_fu_140[5]_i_24_n_3 ;
  wire \outch_fu_140[5]_i_25_n_3 ;
  wire \outch_fu_140[5]_i_26_n_3 ;
  wire \outch_fu_140[5]_i_27_n_3 ;
  wire \outch_fu_140[5]_i_28_n_3 ;
  wire \outch_fu_140[5]_i_29_n_3 ;
  wire \outch_fu_140[5]_i_30_n_3 ;
  wire \outch_fu_140[5]_i_31_n_3 ;
  wire \outch_fu_140[5]_i_33_n_3 ;
  wire \outch_fu_140[5]_i_34_n_3 ;
  wire \outch_fu_140[5]_i_35_n_3 ;
  wire \outch_fu_140[5]_i_36_n_3 ;
  wire \outch_fu_140[5]_i_38_n_3 ;
  wire \outch_fu_140[5]_i_39_n_3 ;
  wire \outch_fu_140[5]_i_40_n_3 ;
  wire \outch_fu_140[5]_i_41_n_3 ;
  wire \outch_fu_140[5]_i_42_n_3 ;
  wire \outch_fu_140[5]_i_43_n_3 ;
  wire \outch_fu_140[5]_i_44_n_3 ;
  wire \outch_fu_140[5]_i_45_n_3 ;
  wire \outch_fu_140[5]_i_5_n_3 ;
  wire \outch_fu_140[5]_i_8_n_3 ;
  wire [4:0]\outch_fu_140_reg[4]_0 ;
  wire [0:0]\outch_fu_140_reg[4]_1 ;
  wire \outch_fu_140_reg[5]_i_13_n_3 ;
  wire \outch_fu_140_reg[5]_i_13_n_4 ;
  wire \outch_fu_140_reg[5]_i_13_n_5 ;
  wire \outch_fu_140_reg[5]_i_13_n_6 ;
  wire \outch_fu_140_reg[5]_i_18_n_3 ;
  wire \outch_fu_140_reg[5]_i_18_n_4 ;
  wire \outch_fu_140_reg[5]_i_18_n_5 ;
  wire \outch_fu_140_reg[5]_i_18_n_6 ;
  wire \outch_fu_140_reg[5]_i_23_n_3 ;
  wire \outch_fu_140_reg[5]_i_23_n_4 ;
  wire \outch_fu_140_reg[5]_i_23_n_5 ;
  wire \outch_fu_140_reg[5]_i_23_n_6 ;
  wire \outch_fu_140_reg[5]_i_32_n_3 ;
  wire \outch_fu_140_reg[5]_i_32_n_4 ;
  wire \outch_fu_140_reg[5]_i_32_n_5 ;
  wire \outch_fu_140_reg[5]_i_32_n_6 ;
  wire \outch_fu_140_reg[5]_i_37_n_3 ;
  wire \outch_fu_140_reg[5]_i_37_n_4 ;
  wire \outch_fu_140_reg[5]_i_37_n_5 ;
  wire \outch_fu_140_reg[5]_i_37_n_6 ;
  wire [31:0]\outch_fu_140_reg[5]_i_6_0 ;
  wire \outch_fu_140_reg[5]_i_6_n_5 ;
  wire \outch_fu_140_reg[5]_i_6_n_6 ;
  wire \outch_fu_140_reg[5]_i_7_n_3 ;
  wire \outch_fu_140_reg[5]_i_7_n_4 ;
  wire \outch_fu_140_reg[5]_i_7_n_5 ;
  wire \outch_fu_140_reg[5]_i_7_n_6 ;
  wire \outch_fu_140_reg[5]_i_9_n_3 ;
  wire \outch_fu_140_reg[5]_i_9_n_4 ;
  wire \outch_fu_140_reg[5]_i_9_n_5 ;
  wire \outch_fu_140_reg[5]_i_9_n_6 ;
  wire \outpix_fu_144[0]_i_2_n_3 ;
  wire [30:0]outpix_fu_144_reg;
  wire \outpix_fu_144_reg[0]_i_1_n_10 ;
  wire \outpix_fu_144_reg[0]_i_1_n_3 ;
  wire \outpix_fu_144_reg[0]_i_1_n_4 ;
  wire \outpix_fu_144_reg[0]_i_1_n_5 ;
  wire \outpix_fu_144_reg[0]_i_1_n_6 ;
  wire \outpix_fu_144_reg[0]_i_1_n_7 ;
  wire \outpix_fu_144_reg[0]_i_1_n_8 ;
  wire \outpix_fu_144_reg[0]_i_1_n_9 ;
  wire \outpix_fu_144_reg[12]_i_1_n_10 ;
  wire \outpix_fu_144_reg[12]_i_1_n_3 ;
  wire \outpix_fu_144_reg[12]_i_1_n_4 ;
  wire \outpix_fu_144_reg[12]_i_1_n_5 ;
  wire \outpix_fu_144_reg[12]_i_1_n_6 ;
  wire \outpix_fu_144_reg[12]_i_1_n_7 ;
  wire \outpix_fu_144_reg[12]_i_1_n_8 ;
  wire \outpix_fu_144_reg[12]_i_1_n_9 ;
  wire \outpix_fu_144_reg[16]_i_1_n_10 ;
  wire \outpix_fu_144_reg[16]_i_1_n_3 ;
  wire \outpix_fu_144_reg[16]_i_1_n_4 ;
  wire \outpix_fu_144_reg[16]_i_1_n_5 ;
  wire \outpix_fu_144_reg[16]_i_1_n_6 ;
  wire \outpix_fu_144_reg[16]_i_1_n_7 ;
  wire \outpix_fu_144_reg[16]_i_1_n_8 ;
  wire \outpix_fu_144_reg[16]_i_1_n_9 ;
  wire \outpix_fu_144_reg[20]_i_1_n_10 ;
  wire \outpix_fu_144_reg[20]_i_1_n_3 ;
  wire \outpix_fu_144_reg[20]_i_1_n_4 ;
  wire \outpix_fu_144_reg[20]_i_1_n_5 ;
  wire \outpix_fu_144_reg[20]_i_1_n_6 ;
  wire \outpix_fu_144_reg[20]_i_1_n_7 ;
  wire \outpix_fu_144_reg[20]_i_1_n_8 ;
  wire \outpix_fu_144_reg[20]_i_1_n_9 ;
  wire \outpix_fu_144_reg[24]_i_1_n_10 ;
  wire \outpix_fu_144_reg[24]_i_1_n_3 ;
  wire \outpix_fu_144_reg[24]_i_1_n_4 ;
  wire \outpix_fu_144_reg[24]_i_1_n_5 ;
  wire \outpix_fu_144_reg[24]_i_1_n_6 ;
  wire \outpix_fu_144_reg[24]_i_1_n_7 ;
  wire \outpix_fu_144_reg[24]_i_1_n_8 ;
  wire \outpix_fu_144_reg[24]_i_1_n_9 ;
  wire \outpix_fu_144_reg[28]_i_1_n_10 ;
  wire \outpix_fu_144_reg[28]_i_1_n_5 ;
  wire \outpix_fu_144_reg[28]_i_1_n_6 ;
  wire \outpix_fu_144_reg[28]_i_1_n_8 ;
  wire \outpix_fu_144_reg[28]_i_1_n_9 ;
  wire \outpix_fu_144_reg[4]_i_1_n_10 ;
  wire \outpix_fu_144_reg[4]_i_1_n_3 ;
  wire \outpix_fu_144_reg[4]_i_1_n_4 ;
  wire \outpix_fu_144_reg[4]_i_1_n_5 ;
  wire \outpix_fu_144_reg[4]_i_1_n_6 ;
  wire \outpix_fu_144_reg[4]_i_1_n_7 ;
  wire \outpix_fu_144_reg[4]_i_1_n_8 ;
  wire \outpix_fu_144_reg[4]_i_1_n_9 ;
  wire \outpix_fu_144_reg[8]_i_1_n_10 ;
  wire \outpix_fu_144_reg[8]_i_1_n_3 ;
  wire \outpix_fu_144_reg[8]_i_1_n_4 ;
  wire \outpix_fu_144_reg[8]_i_1_n_5 ;
  wire \outpix_fu_144_reg[8]_i_1_n_6 ;
  wire \outpix_fu_144_reg[8]_i_1_n_7 ;
  wire \outpix_fu_144_reg[8]_i_1_n_8 ;
  wire \outpix_fu_144_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire [31:0]q0;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q1_reg[31] ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[31]_1 ;
  wire ram_reg_0_31_0_0_i_15_n_3;
  wire ram_reg_0_31_0_0_i_3_0;
  wire ram_reg_0_31_0_0_i_3_1;
  wire ram_reg_0_31_0_0_i_9_n_3;
  wire ram_reg_0_31_0_5_i_1__8;
  wire ram_reg_0_31_0_5_i_4__0_n_3;
  wire select_ln155_1_reg_1055;
  wire [3:0]select_ln185_1_fu_563_p3;
  wire [30:4]select_ln185_1_fu_563_p3__0;
  wire [5:5]select_ln185_fu_545_p3;
  wire [30:0]\sparsemux_33_4_32_1_1_U44/dout_tmp ;
  wire [31:31]\sparsemux_33_4_32_1_1_U44/dout_tmp__479 ;
  wire [3:0]trunc_ln185_reg_811;
  wire \trunc_ln185_reg_811[3]_i_2_n_3 ;
  wire \trunc_ln185_reg_811_reg[3]_i_1_n_3 ;
  wire \trunc_ln185_reg_811_reg[3]_i_1_n_4 ;
  wire \trunc_ln185_reg_811_reg[3]_i_1_n_5 ;
  wire \trunc_ln185_reg_811_reg[3]_i_1_n_6 ;
  wire [30:0]trunc_ln188_reg_917;
  wire \trunc_ln188_reg_917[0]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[0]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[0]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[0]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[10]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[10]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[10]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[10]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[11]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[11]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[11]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[11]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[12]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[12]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[12]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[12]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[13]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[13]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[13]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[13]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[14]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[14]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[14]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[14]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[15]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[15]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[15]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[15]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[16]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[16]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[16]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[16]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[17]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[17]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[17]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[17]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[18]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[18]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[18]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[18]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[19]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[19]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[19]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[19]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[1]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[1]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[1]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[1]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[20]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[20]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[20]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[20]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[21]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[21]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[21]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[21]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[22]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[22]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[22]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[22]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[23]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[23]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[23]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[23]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[24]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[24]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[24]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[24]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[25]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[25]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[25]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[25]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[26]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[26]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[26]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[26]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[27]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[27]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[27]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[27]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[28]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[28]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[28]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[28]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[29]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[29]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[29]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[29]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[2]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[2]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[2]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[2]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[30]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[30]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[30]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[30]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[3]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[3]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[3]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[3]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[4]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[4]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[4]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[4]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[5]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[5]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[5]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[5]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[6]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[6]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[6]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[6]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[7]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[7]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[7]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[7]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[8]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[8]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[8]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[8]_i_7_n_3 ;
  wire \trunc_ln188_reg_917[9]_i_4_n_3 ;
  wire \trunc_ln188_reg_917[9]_i_5_n_3 ;
  wire \trunc_ln188_reg_917[9]_i_6_n_3 ;
  wire \trunc_ln188_reg_917[9]_i_7_n_3 ;
  wire \trunc_ln188_reg_917_reg[0]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[0]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[10]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[10]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[11]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[11]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[12]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[12]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[13]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[13]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[14]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[14]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[15]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[15]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[16]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[16]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[17]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[17]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[18]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[18]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[19]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[19]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[1]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[1]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[20]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[20]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[21]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[21]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[22]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[22]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[23]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[23]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[24]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[24]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[25]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[25]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[26]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[26]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[27]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[27]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[28]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[28]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[29]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[29]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[2]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[2]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[30]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[30]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[3]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[3]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[4]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[4]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[5]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[5]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[6]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[6]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[7]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[7]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[8]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[8]_i_3_n_3 ;
  wire \trunc_ln188_reg_917_reg[9]_i_2_n_3 ;
  wire \trunc_ln188_reg_917_reg[9]_i_3_n_3 ;
  wire valOut_last_fu_626_p2;
  wire valOut_last_reg_912;
  wire \valOut_last_reg_912[0]_i_10_n_3 ;
  wire \valOut_last_reg_912[0]_i_11_n_3 ;
  wire \valOut_last_reg_912[0]_i_13_n_3 ;
  wire \valOut_last_reg_912[0]_i_14_n_3 ;
  wire \valOut_last_reg_912[0]_i_15_n_3 ;
  wire \valOut_last_reg_912[0]_i_16_n_3 ;
  wire \valOut_last_reg_912[0]_i_18_n_3 ;
  wire \valOut_last_reg_912[0]_i_19_n_3 ;
  wire \valOut_last_reg_912[0]_i_20_n_3 ;
  wire \valOut_last_reg_912[0]_i_21_n_3 ;
  wire \valOut_last_reg_912[0]_i_24_n_3 ;
  wire \valOut_last_reg_912[0]_i_25_n_3 ;
  wire \valOut_last_reg_912[0]_i_26_n_3 ;
  wire \valOut_last_reg_912[0]_i_27_n_3 ;
  wire \valOut_last_reg_912[0]_i_28_n_3 ;
  wire \valOut_last_reg_912[0]_i_29_n_3 ;
  wire \valOut_last_reg_912[0]_i_30_n_3 ;
  wire \valOut_last_reg_912[0]_i_31_n_3 ;
  wire \valOut_last_reg_912[0]_i_5_n_3 ;
  wire \valOut_last_reg_912[0]_i_6_n_3 ;
  wire \valOut_last_reg_912[0]_i_7_n_3 ;
  wire \valOut_last_reg_912[0]_i_9_n_3 ;
  wire [31:0]\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 ;
  wire \valOut_last_reg_912_reg[0]_i_12_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_12_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_12_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_12_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_17_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_17_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_17_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_17_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_22_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_22_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_23_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_23_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_23_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_23_n_6 ;
  wire [31:0]\valOut_last_reg_912_reg[0]_i_2_0 ;
  wire \valOut_last_reg_912_reg[0]_i_2_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_2_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_32_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_32_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_32_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_32_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_33_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_33_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_33_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_33_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_34_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_34_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_34_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_34_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_39_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_39_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_39_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_39_n_6 ;
  wire [31:0]\valOut_last_reg_912_reg[0]_i_3_0 ;
  wire \valOut_last_reg_912_reg[0]_i_3_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_3_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_40_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_40_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_40_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_40_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_4_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_4_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_4_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_4_n_6 ;
  wire \valOut_last_reg_912_reg[0]_i_8_n_3 ;
  wire \valOut_last_reg_912_reg[0]_i_8_n_4 ;
  wire \valOut_last_reg_912_reg[0]_i_8_n_5 ;
  wire \valOut_last_reg_912_reg[0]_i_8_n_6 ;
  wire [3:0]\NLW_icmp_ln188_reg_922_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln188_reg_922_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln188_reg_922_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln188_reg_922_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten13_fu_148_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten13_fu_148_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_37_O_UNCONNECTED ;
  wire [3:1]\NLW_outch_fu_140_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_outch_fu_140_reg[5]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_140_reg[5]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_outpix_fu_144_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_outpix_fu_144_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_912_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_valOut_last_reg_912_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_912_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_912_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_912_reg[0]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [0]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[0]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [0]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [10]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[10]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [10]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [11]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[11]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [11]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [12]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[12]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [12]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [13]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[13]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [13]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [14]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[14]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [14]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [14]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [15]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[15]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [15]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [15]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [16]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[16]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [16]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [16]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [17]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[17]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [17]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [17]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [18]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[18]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [18]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [18]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [19]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[19]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [19]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [19]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [1]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[1]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [1]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [20]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[20]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [20]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [20]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [21]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[21]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [21]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [21]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [22]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[22]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [22]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [22]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [23]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[23]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [23]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [23]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [24]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[24]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [24]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [24]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [25]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[25]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [25]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [25]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [26]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[26]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [26]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [26]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [27]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[27]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [27]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [27]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [28]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[28]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [28]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [28]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [29]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[29]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [29]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [29]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [2]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[2]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [2]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [30]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[30]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [30]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [31]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_out_r_TDATA),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[32]_0 [31]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [31]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [3]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[3]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [3]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [4]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[4]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [4]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [5]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[5]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [5]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [5]));
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_payload_A[63]_i_4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[45] [7]),
        .I2(ack_in),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [6]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[6]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [6]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [7]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[7]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [7]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [8]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[8]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [8]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[32] [9]),
        .I1(\B_V_data_1_payload_A_reg[0] ),
        .I2(icmp_ln188_reg_922),
        .I3(trunc_ln188_reg_917[9]),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[32]_0 [9]),
        .O(\valOut_last_reg_912_pp0_iter2_reg_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'hCC000888)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .I1(ap_rst_n),
        .I2(icmp_ln185_fu_531_p233_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880C00)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(icmp_ln185_fu_531_p233_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[45] [7]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80008888)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln185_fu_531_p233_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in),
        .I3(\ap_CS_fsm_reg[45] [7]),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buf_10_addr_reg_876[4]_i_1 
       (.I0(CO),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[45] [7]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  FDRE \buf_10_addr_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outch_fu_140_reg[4]_0 [0]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[0]),
        .R(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  FDRE \buf_10_addr_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outch_fu_140_reg[4]_0 [1]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[1]),
        .R(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  FDRE \buf_10_addr_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outch_fu_140_reg[4]_0 [2]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[2]),
        .R(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  FDRE \buf_10_addr_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outch_fu_140_reg[4]_0 [3]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[3]),
        .R(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  FDRE \buf_10_addr_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outch_fu_140_reg[4]_0 [4]),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address1[4]),
        .R(\buf_10_addr_reg_876[4]_i_1_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init_18 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[45] ({\ap_CS_fsm_reg[45] [7],\ap_CS_fsm_reg[45] [4:3]}),
        .\ap_CS_fsm_reg[46] (\ap_CS_fsm_reg[46] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .\num_img_fu_226_reg[0] (\num_img_fu_226_reg[0] ),
        .\outch_fu_140_reg[5] (ap_enable_reg_pp0_iter3));
  LUT5 #(
    .INIT(32'hFFBFFF00)) 
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln185_fu_531_p233_in),
        .I3(\ap_CS_fsm_reg[46] ),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_10 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [24]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [25]),
        .O(\icmp_ln188_reg_922[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_12 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [22]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [23]),
        .O(\icmp_ln188_reg_922[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_13 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [20]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [21]),
        .O(\icmp_ln188_reg_922[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_14 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [18]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [19]),
        .O(\icmp_ln188_reg_922[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_15 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [16]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [17]),
        .O(\icmp_ln188_reg_922[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_16 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [22]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [23]),
        .O(\icmp_ln188_reg_922[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_17 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [20]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [21]),
        .O(\icmp_ln188_reg_922[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_18 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [18]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [19]),
        .O(\icmp_ln188_reg_922[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_19 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [16]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [17]),
        .O(\icmp_ln188_reg_922[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_22 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [14]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [15]),
        .O(\icmp_ln188_reg_922[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_23 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [12]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [13]),
        .O(\icmp_ln188_reg_922[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_24 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [10]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [11]),
        .O(\icmp_ln188_reg_922[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_25 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [8]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [9]),
        .O(\icmp_ln188_reg_922[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_26 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [14]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [15]),
        .O(\icmp_ln188_reg_922[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_27 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [12]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [13]),
        .O(\icmp_ln188_reg_922[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_28 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [10]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [11]),
        .O(\icmp_ln188_reg_922[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_29 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [8]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [9]),
        .O(\icmp_ln188_reg_922[0]_i_29_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln188_reg_922[0]_i_3 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [30]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp__479 ),
        .O(\icmp_ln188_reg_922[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_32 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [6]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [7]),
        .O(\icmp_ln188_reg_922[0]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_33 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [4]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [5]),
        .O(\icmp_ln188_reg_922[0]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_34 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [2]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [3]),
        .O(\icmp_ln188_reg_922[0]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_35 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [0]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [1]),
        .O(\icmp_ln188_reg_922[0]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_36 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [6]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [7]),
        .O(\icmp_ln188_reg_922[0]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_37 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [4]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [5]),
        .O(\icmp_ln188_reg_922[0]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_38 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [2]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [3]),
        .O(\icmp_ln188_reg_922[0]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_39 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [0]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [1]),
        .O(\icmp_ln188_reg_922[0]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_4 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [28]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [29]),
        .O(\icmp_ln188_reg_922[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln188_reg_922[0]_i_40 
       (.I0(O22[31]),
        .I1(O21[31]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[31]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[31]),
        .O(\icmp_ln188_reg_922[0]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln188_reg_922[0]_i_41 
       (.I0(O26[31]),
        .I1(O25[31]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[31]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[31]),
        .O(\icmp_ln188_reg_922[0]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln188_reg_922[0]_i_42 
       (.I0(O30[31]),
        .I1(O29[31]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[31]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[31]),
        .O(\icmp_ln188_reg_922[0]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \icmp_ln188_reg_922[0]_i_43 
       (.I0(O34[31]),
        .I1(O33[31]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[31]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[31]),
        .O(\icmp_ln188_reg_922[0]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_5 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [26]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [27]),
        .O(\icmp_ln188_reg_922[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln188_reg_922[0]_i_6 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [24]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [25]),
        .O(\icmp_ln188_reg_922[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_7 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [30]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp__479 ),
        .O(\icmp_ln188_reg_922[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_8 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [28]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [29]),
        .O(\icmp_ln188_reg_922[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln188_reg_922[0]_i_9 
       (.I0(\sparsemux_33_4_32_1_1_U44/dout_tmp [26]),
        .I1(\sparsemux_33_4_32_1_1_U44/dout_tmp [27]),
        .O(\icmp_ln188_reg_922[0]_i_9_n_3 ));
  FDRE \icmp_ln188_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln188_fu_728_p2),
        .Q(icmp_ln188_reg_922),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln188_reg_922_reg[0]_i_1 
       (.CI(\icmp_ln188_reg_922_reg[0]_i_2_n_3 ),
        .CO({icmp_ln188_fu_728_p2,\icmp_ln188_reg_922_reg[0]_i_1_n_4 ,\icmp_ln188_reg_922_reg[0]_i_1_n_5 ,\icmp_ln188_reg_922_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln188_reg_922[0]_i_3_n_3 ,\icmp_ln188_reg_922[0]_i_4_n_3 ,\icmp_ln188_reg_922[0]_i_5_n_3 ,\icmp_ln188_reg_922[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln188_reg_922_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln188_reg_922[0]_i_7_n_3 ,\icmp_ln188_reg_922[0]_i_8_n_3 ,\icmp_ln188_reg_922[0]_i_9_n_3 ,\icmp_ln188_reg_922[0]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln188_reg_922_reg[0]_i_11 
       (.CI(\icmp_ln188_reg_922_reg[0]_i_21_n_3 ),
        .CO({\icmp_ln188_reg_922_reg[0]_i_11_n_3 ,\icmp_ln188_reg_922_reg[0]_i_11_n_4 ,\icmp_ln188_reg_922_reg[0]_i_11_n_5 ,\icmp_ln188_reg_922_reg[0]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln188_reg_922[0]_i_22_n_3 ,\icmp_ln188_reg_922[0]_i_23_n_3 ,\icmp_ln188_reg_922[0]_i_24_n_3 ,\icmp_ln188_reg_922[0]_i_25_n_3 }),
        .O(\NLW_icmp_ln188_reg_922_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln188_reg_922[0]_i_26_n_3 ,\icmp_ln188_reg_922[0]_i_27_n_3 ,\icmp_ln188_reg_922[0]_i_28_n_3 ,\icmp_ln188_reg_922[0]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln188_reg_922_reg[0]_i_2 
       (.CI(\icmp_ln188_reg_922_reg[0]_i_11_n_3 ),
        .CO({\icmp_ln188_reg_922_reg[0]_i_2_n_3 ,\icmp_ln188_reg_922_reg[0]_i_2_n_4 ,\icmp_ln188_reg_922_reg[0]_i_2_n_5 ,\icmp_ln188_reg_922_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln188_reg_922[0]_i_12_n_3 ,\icmp_ln188_reg_922[0]_i_13_n_3 ,\icmp_ln188_reg_922[0]_i_14_n_3 ,\icmp_ln188_reg_922[0]_i_15_n_3 }),
        .O(\NLW_icmp_ln188_reg_922_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln188_reg_922[0]_i_16_n_3 ,\icmp_ln188_reg_922[0]_i_17_n_3 ,\icmp_ln188_reg_922[0]_i_18_n_3 ,\icmp_ln188_reg_922[0]_i_19_n_3 }));
  MUXF8 \icmp_ln188_reg_922_reg[0]_i_20 
       (.I0(\icmp_ln188_reg_922_reg[0]_i_30_n_3 ),
        .I1(\icmp_ln188_reg_922_reg[0]_i_31_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp__479 ),
        .S(trunc_ln185_reg_811[3]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln188_reg_922_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\icmp_ln188_reg_922_reg[0]_i_21_n_3 ,\icmp_ln188_reg_922_reg[0]_i_21_n_4 ,\icmp_ln188_reg_922_reg[0]_i_21_n_5 ,\icmp_ln188_reg_922_reg[0]_i_21_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln188_reg_922[0]_i_32_n_3 ,\icmp_ln188_reg_922[0]_i_33_n_3 ,\icmp_ln188_reg_922[0]_i_34_n_3 ,\icmp_ln188_reg_922[0]_i_35_n_3 }),
        .O(\NLW_icmp_ln188_reg_922_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\icmp_ln188_reg_922[0]_i_36_n_3 ,\icmp_ln188_reg_922[0]_i_37_n_3 ,\icmp_ln188_reg_922[0]_i_38_n_3 ,\icmp_ln188_reg_922[0]_i_39_n_3 }));
  MUXF7 \icmp_ln188_reg_922_reg[0]_i_30 
       (.I0(\icmp_ln188_reg_922[0]_i_40_n_3 ),
        .I1(\icmp_ln188_reg_922[0]_i_41_n_3 ),
        .O(\icmp_ln188_reg_922_reg[0]_i_30_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \icmp_ln188_reg_922_reg[0]_i_31 
       (.I0(\icmp_ln188_reg_922[0]_i_42_n_3 ),
        .I1(\icmp_ln188_reg_922[0]_i_43_n_3 ),
        .O(\icmp_ln188_reg_922_reg[0]_i_31_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten13_fu_148[0]_i_2 
       (.I0(indvar_flatten13_fu_148_reg[0]),
        .O(\indvar_flatten13_fu_148[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten13_fu_148_reg[0]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten13_fu_148_reg[0]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[0]_i_1_n_10 }),
        .S({indvar_flatten13_fu_148_reg[3:1],\indvar_flatten13_fu_148[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[12]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[12]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[12]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[12]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[16]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[16]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[16]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[16]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[20]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[20]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[20]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[20]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[24]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[24]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[24]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[24]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[28]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[28]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[28]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[28]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[31] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[32] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[32]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[32]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[32]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[32]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[35:32]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[33] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[33]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[34] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[34]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[35] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[35]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[36] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[36]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[36]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[36]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[36]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[36]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[39:36]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[37] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[37]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[38] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[38]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[39] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[39]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[40] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[40]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[40]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[40]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[40]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[40]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[43:40]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[41] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[41]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[42] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[42]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[43] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[43]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[44] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[44]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[44]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[44]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[44]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[44]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[47:44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[45] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[45]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[46] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[46]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[47] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[47]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[48] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[48]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[48]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[48]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[48]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[48]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[51:48]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[49] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[49]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[4]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[4]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[4]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[4]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[50] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[50]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[51] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[51]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[52] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[52]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[52]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[52]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[52]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[52]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[55:52]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[53] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[53]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[54] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[54]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[55] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[55]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[56] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[56]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[56]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[56]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[56]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[56]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[59:56]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[57] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[57]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[58] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[58]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[59] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[59]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[60] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[60]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[60]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten13_fu_148_reg[60]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten13_fu_148_reg[60]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten13_fu_148_reg[60]_i_1_O_UNCONNECTED [3],\indvar_flatten13_fu_148_reg[60]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[60]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[60]_i_1_n_10 }),
        .S({1'b0,indvar_flatten13_fu_148_reg[62:60]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[61] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[61]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[62] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[62]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_148_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_148_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_148_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_148_reg[8]_i_1 
       (.CI(\indvar_flatten13_fu_148_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_148_reg[8]_i_1_n_3 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_4 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_5 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_148_reg[8]_i_1_n_7 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_8 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_9 ,\indvar_flatten13_fu_148_reg[8]_i_1_n_10 }),
        .S(indvar_flatten13_fu_148_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\indvar_flatten13_fu_148_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_148_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \outch_fu_140[0]_i_1 
       (.I0(CO),
        .I1(\outch_fu_140_reg[4]_0 [0]),
        .O(add_ln186_fu_632_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \outch_fu_140[1]_i_1 
       (.I0(\outch_fu_140_reg[4]_0 [0]),
        .I1(CO),
        .I2(\outch_fu_140_reg[4]_0 [1]),
        .O(add_ln186_fu_632_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \outch_fu_140[2]_i_1 
       (.I0(\outch_fu_140_reg[4]_0 [0]),
        .I1(\outch_fu_140_reg[4]_0 [1]),
        .I2(CO),
        .I3(\outch_fu_140_reg[4]_0 [2]),
        .O(add_ln186_fu_632_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \outch_fu_140[3]_i_1 
       (.I0(\outch_fu_140_reg[4]_0 [1]),
        .I1(\outch_fu_140_reg[4]_0 [0]),
        .I2(\outch_fu_140_reg[4]_0 [2]),
        .I3(CO),
        .I4(\outch_fu_140_reg[4]_0 [3]),
        .O(add_ln186_fu_632_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \outch_fu_140[4]_i_1 
       (.I0(\outch_fu_140_reg[4]_0 [2]),
        .I1(\outch_fu_140_reg[4]_0 [0]),
        .I2(\outch_fu_140_reg[4]_0 [1]),
        .I3(\outch_fu_140_reg[4]_0 [3]),
        .I4(CO),
        .I5(\outch_fu_140_reg[4]_0 [4]),
        .O(add_ln186_fu_632_p2[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \outch_fu_140[5]_i_10 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [30]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [31]),
        .O(\outch_fu_140[5]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_11 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [29]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [28]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [27]),
        .O(\outch_fu_140[5]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_12 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [26]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [25]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [24]),
        .O(\outch_fu_140[5]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_14 
       (.I0(indvar_flatten13_fu_148_reg[57]),
        .I1(Q[57]),
        .I2(Q[59]),
        .I3(indvar_flatten13_fu_148_reg[59]),
        .I4(Q[58]),
        .I5(indvar_flatten13_fu_148_reg[58]),
        .O(\outch_fu_140[5]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_15 
       (.I0(indvar_flatten13_fu_148_reg[54]),
        .I1(Q[54]),
        .I2(Q[56]),
        .I3(indvar_flatten13_fu_148_reg[56]),
        .I4(Q[55]),
        .I5(indvar_flatten13_fu_148_reg[55]),
        .O(\outch_fu_140[5]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_16 
       (.I0(indvar_flatten13_fu_148_reg[51]),
        .I1(Q[51]),
        .I2(Q[53]),
        .I3(indvar_flatten13_fu_148_reg[53]),
        .I4(Q[52]),
        .I5(indvar_flatten13_fu_148_reg[52]),
        .O(\outch_fu_140[5]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_17 
       (.I0(indvar_flatten13_fu_148_reg[48]),
        .I1(Q[48]),
        .I2(Q[50]),
        .I3(indvar_flatten13_fu_148_reg[50]),
        .I4(Q[49]),
        .I5(indvar_flatten13_fu_148_reg[49]),
        .O(\outch_fu_140[5]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_19 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [23]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [22]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [21]),
        .O(\outch_fu_140[5]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \outch_fu_140[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm_reg[45] [7]),
        .I3(ack_in),
        .I4(icmp_ln185_fu_531_p233_in),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_20 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [20]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [19]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [18]),
        .O(\outch_fu_140[5]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_21 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [17]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [16]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [15]),
        .O(\outch_fu_140[5]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_22 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [14]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [13]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [12]),
        .O(\outch_fu_140[5]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_24 
       (.I0(indvar_flatten13_fu_148_reg[45]),
        .I1(Q[45]),
        .I2(Q[47]),
        .I3(indvar_flatten13_fu_148_reg[47]),
        .I4(Q[46]),
        .I5(indvar_flatten13_fu_148_reg[46]),
        .O(\outch_fu_140[5]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_25 
       (.I0(indvar_flatten13_fu_148_reg[42]),
        .I1(Q[42]),
        .I2(Q[44]),
        .I3(indvar_flatten13_fu_148_reg[44]),
        .I4(Q[43]),
        .I5(indvar_flatten13_fu_148_reg[43]),
        .O(\outch_fu_140[5]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_26 
       (.I0(indvar_flatten13_fu_148_reg[39]),
        .I1(Q[39]),
        .I2(Q[41]),
        .I3(indvar_flatten13_fu_148_reg[41]),
        .I4(Q[40]),
        .I5(indvar_flatten13_fu_148_reg[40]),
        .O(\outch_fu_140[5]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_27 
       (.I0(indvar_flatten13_fu_148_reg[36]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(indvar_flatten13_fu_148_reg[38]),
        .I4(Q[37]),
        .I5(indvar_flatten13_fu_148_reg[37]),
        .O(\outch_fu_140[5]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_28 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [11]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [10]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [9]),
        .O(\outch_fu_140[5]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_140[5]_i_29 
       (.I0(\outch_fu_140_reg[5]_i_6_0 [8]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [7]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [6]),
        .O(\outch_fu_140[5]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \outch_fu_140[5]_i_3 
       (.I0(\outch_fu_140[5]_i_5_n_3 ),
        .I1(\outch_fu_140_reg[4]_0 [4]),
        .I2(CO),
        .I3(outch_fu_140),
        .O(add_ln186_fu_632_p2[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_30 
       (.I0(\outch_fu_140_reg[4]_0 [3]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [3]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [5]),
        .I3(outch_fu_140),
        .I4(\outch_fu_140_reg[5]_i_6_0 [4]),
        .I5(\outch_fu_140_reg[4]_0 [4]),
        .O(\outch_fu_140[5]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_31 
       (.I0(\outch_fu_140_reg[4]_0 [0]),
        .I1(\outch_fu_140_reg[5]_i_6_0 [0]),
        .I2(\outch_fu_140_reg[5]_i_6_0 [2]),
        .I3(\outch_fu_140_reg[4]_0 [2]),
        .I4(\outch_fu_140_reg[5]_i_6_0 [1]),
        .I5(\outch_fu_140_reg[4]_0 [1]),
        .O(\outch_fu_140[5]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_33 
       (.I0(indvar_flatten13_fu_148_reg[33]),
        .I1(Q[33]),
        .I2(Q[35]),
        .I3(indvar_flatten13_fu_148_reg[35]),
        .I4(Q[34]),
        .I5(indvar_flatten13_fu_148_reg[34]),
        .O(\outch_fu_140[5]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_34 
       (.I0(indvar_flatten13_fu_148_reg[30]),
        .I1(Q[30]),
        .I2(Q[32]),
        .I3(indvar_flatten13_fu_148_reg[32]),
        .I4(Q[31]),
        .I5(indvar_flatten13_fu_148_reg[31]),
        .O(\outch_fu_140[5]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_35 
       (.I0(indvar_flatten13_fu_148_reg[27]),
        .I1(Q[27]),
        .I2(Q[29]),
        .I3(indvar_flatten13_fu_148_reg[29]),
        .I4(Q[28]),
        .I5(indvar_flatten13_fu_148_reg[28]),
        .O(\outch_fu_140[5]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_36 
       (.I0(indvar_flatten13_fu_148_reg[24]),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(indvar_flatten13_fu_148_reg[26]),
        .I4(Q[25]),
        .I5(indvar_flatten13_fu_148_reg[25]),
        .O(\outch_fu_140[5]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_38 
       (.I0(indvar_flatten13_fu_148_reg[21]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(indvar_flatten13_fu_148_reg[23]),
        .I4(Q[22]),
        .I5(indvar_flatten13_fu_148_reg[22]),
        .O(\outch_fu_140[5]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_39 
       (.I0(indvar_flatten13_fu_148_reg[18]),
        .I1(Q[18]),
        .I2(Q[20]),
        .I3(indvar_flatten13_fu_148_reg[20]),
        .I4(Q[19]),
        .I5(indvar_flatten13_fu_148_reg[19]),
        .O(\outch_fu_140[5]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_40 
       (.I0(indvar_flatten13_fu_148_reg[15]),
        .I1(Q[15]),
        .I2(Q[17]),
        .I3(indvar_flatten13_fu_148_reg[17]),
        .I4(Q[16]),
        .I5(indvar_flatten13_fu_148_reg[16]),
        .O(\outch_fu_140[5]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_41 
       (.I0(indvar_flatten13_fu_148_reg[12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(indvar_flatten13_fu_148_reg[14]),
        .I4(Q[13]),
        .I5(indvar_flatten13_fu_148_reg[13]),
        .O(\outch_fu_140[5]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_42 
       (.I0(indvar_flatten13_fu_148_reg[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(indvar_flatten13_fu_148_reg[11]),
        .I4(Q[10]),
        .I5(indvar_flatten13_fu_148_reg[10]),
        .O(\outch_fu_140[5]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_43 
       (.I0(indvar_flatten13_fu_148_reg[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(indvar_flatten13_fu_148_reg[8]),
        .I4(Q[7]),
        .I5(indvar_flatten13_fu_148_reg[7]),
        .O(\outch_fu_140[5]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_44 
       (.I0(indvar_flatten13_fu_148_reg[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(indvar_flatten13_fu_148_reg[5]),
        .I4(Q[4]),
        .I5(indvar_flatten13_fu_148_reg[4]),
        .O(\outch_fu_140[5]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_45 
       (.I0(indvar_flatten13_fu_148_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(indvar_flatten13_fu_148_reg[2]),
        .I4(Q[1]),
        .I5(indvar_flatten13_fu_148_reg[1]),
        .O(\outch_fu_140[5]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \outch_fu_140[5]_i_5 
       (.I0(\outch_fu_140_reg[4]_0 [3]),
        .I1(\outch_fu_140_reg[4]_0 [1]),
        .I2(CO),
        .I3(\outch_fu_140_reg[4]_0 [0]),
        .I4(\outch_fu_140_reg[4]_0 [2]),
        .O(\outch_fu_140[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \outch_fu_140[5]_i_8 
       (.I0(indvar_flatten13_fu_148_reg[60]),
        .I1(Q[60]),
        .I2(Q[62]),
        .I3(indvar_flatten13_fu_148_reg[62]),
        .I4(Q[61]),
        .I5(indvar_flatten13_fu_148_reg[61]),
        .O(\outch_fu_140[5]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[0]),
        .Q(\outch_fu_140_reg[4]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[1]),
        .Q(\outch_fu_140_reg[4]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[2]),
        .Q(\outch_fu_140_reg[4]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[3]),
        .Q(\outch_fu_140_reg[4]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[4]),
        .Q(\outch_fu_140_reg[4]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(add_ln186_fu_632_p2[5]),
        .Q(outch_fu_140),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \outch_fu_140_reg[5]_i_13 
       (.CI(\outch_fu_140_reg[5]_i_23_n_3 ),
        .CO({\outch_fu_140_reg[5]_i_13_n_3 ,\outch_fu_140_reg[5]_i_13_n_4 ,\outch_fu_140_reg[5]_i_13_n_5 ,\outch_fu_140_reg[5]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_13_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_24_n_3 ,\outch_fu_140[5]_i_25_n_3 ,\outch_fu_140[5]_i_26_n_3 ,\outch_fu_140[5]_i_27_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_18 
       (.CI(1'b0),
        .CO({\outch_fu_140_reg[5]_i_18_n_3 ,\outch_fu_140_reg[5]_i_18_n_4 ,\outch_fu_140_reg[5]_i_18_n_5 ,\outch_fu_140_reg[5]_i_18_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_18_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_28_n_3 ,\outch_fu_140[5]_i_29_n_3 ,\outch_fu_140[5]_i_30_n_3 ,\outch_fu_140[5]_i_31_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_23 
       (.CI(\outch_fu_140_reg[5]_i_32_n_3 ),
        .CO({\outch_fu_140_reg[5]_i_23_n_3 ,\outch_fu_140_reg[5]_i_23_n_4 ,\outch_fu_140_reg[5]_i_23_n_5 ,\outch_fu_140_reg[5]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_33_n_3 ,\outch_fu_140[5]_i_34_n_3 ,\outch_fu_140[5]_i_35_n_3 ,\outch_fu_140[5]_i_36_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_32 
       (.CI(\outch_fu_140_reg[5]_i_37_n_3 ),
        .CO({\outch_fu_140_reg[5]_i_32_n_3 ,\outch_fu_140_reg[5]_i_32_n_4 ,\outch_fu_140_reg[5]_i_32_n_5 ,\outch_fu_140_reg[5]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_32_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_38_n_3 ,\outch_fu_140[5]_i_39_n_3 ,\outch_fu_140[5]_i_40_n_3 ,\outch_fu_140[5]_i_41_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_37 
       (.CI(1'b0),
        .CO({\outch_fu_140_reg[5]_i_37_n_3 ,\outch_fu_140_reg[5]_i_37_n_4 ,\outch_fu_140_reg[5]_i_37_n_5 ,\outch_fu_140_reg[5]_i_37_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_37_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_42_n_3 ,\outch_fu_140[5]_i_43_n_3 ,\outch_fu_140[5]_i_44_n_3 ,\outch_fu_140[5]_i_45_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_4 
       (.CI(\outch_fu_140_reg[5]_i_7_n_3 ),
        .CO({\NLW_outch_fu_140_reg[5]_i_4_CO_UNCONNECTED [3:1],icmp_ln185_fu_531_p233_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\outch_fu_140[5]_i_8_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_6 
       (.CI(\outch_fu_140_reg[5]_i_9_n_3 ),
        .CO({\NLW_outch_fu_140_reg[5]_i_6_CO_UNCONNECTED [3],CO,\outch_fu_140_reg[5]_i_6_n_5 ,\outch_fu_140_reg[5]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\outch_fu_140[5]_i_10_n_3 ,\outch_fu_140[5]_i_11_n_3 ,\outch_fu_140[5]_i_12_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_7 
       (.CI(\outch_fu_140_reg[5]_i_13_n_3 ),
        .CO({\outch_fu_140_reg[5]_i_7_n_3 ,\outch_fu_140_reg[5]_i_7_n_4 ,\outch_fu_140_reg[5]_i_7_n_5 ,\outch_fu_140_reg[5]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_14_n_3 ,\outch_fu_140[5]_i_15_n_3 ,\outch_fu_140[5]_i_16_n_3 ,\outch_fu_140[5]_i_17_n_3 }));
  CARRY4 \outch_fu_140_reg[5]_i_9 
       (.CI(\outch_fu_140_reg[5]_i_18_n_3 ),
        .CO({\outch_fu_140_reg[5]_i_9_n_3 ,\outch_fu_140_reg[5]_i_9_n_4 ,\outch_fu_140_reg[5]_i_9_n_5 ,\outch_fu_140_reg[5]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_140_reg[5]_i_9_O_UNCONNECTED [3:0]),
        .S({\outch_fu_140[5]_i_19_n_3 ,\outch_fu_140[5]_i_20_n_3 ,\outch_fu_140[5]_i_21_n_3 ,\outch_fu_140[5]_i_22_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_fu_144[0]_i_2 
       (.I0(CO),
        .I1(outpix_fu_144_reg[0]),
        .O(\outpix_fu_144[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[0]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\outpix_fu_144_reg[0]_i_1_n_3 ,\outpix_fu_144_reg[0]_i_1_n_4 ,\outpix_fu_144_reg[0]_i_1_n_5 ,\outpix_fu_144_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,CO}),
        .O({\outpix_fu_144_reg[0]_i_1_n_7 ,\outpix_fu_144_reg[0]_i_1_n_8 ,\outpix_fu_144_reg[0]_i_1_n_9 ,\outpix_fu_144_reg[0]_i_1_n_10 }),
        .S({outpix_fu_144_reg[3:1],\outpix_fu_144[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[8]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[8]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[12]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[12]_i_1 
       (.CI(\outpix_fu_144_reg[8]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[12]_i_1_n_3 ,\outpix_fu_144_reg[12]_i_1_n_4 ,\outpix_fu_144_reg[12]_i_1_n_5 ,\outpix_fu_144_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[12]_i_1_n_7 ,\outpix_fu_144_reg[12]_i_1_n_8 ,\outpix_fu_144_reg[12]_i_1_n_9 ,\outpix_fu_144_reg[12]_i_1_n_10 }),
        .S(outpix_fu_144_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[12]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[12]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[12]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[16]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[16]_i_1 
       (.CI(\outpix_fu_144_reg[12]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[16]_i_1_n_3 ,\outpix_fu_144_reg[16]_i_1_n_4 ,\outpix_fu_144_reg[16]_i_1_n_5 ,\outpix_fu_144_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[16]_i_1_n_7 ,\outpix_fu_144_reg[16]_i_1_n_8 ,\outpix_fu_144_reg[16]_i_1_n_9 ,\outpix_fu_144_reg[16]_i_1_n_10 }),
        .S(outpix_fu_144_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[16]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[16]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[16]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[0]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[20]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[20]_i_1 
       (.CI(\outpix_fu_144_reg[16]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[20]_i_1_n_3 ,\outpix_fu_144_reg[20]_i_1_n_4 ,\outpix_fu_144_reg[20]_i_1_n_5 ,\outpix_fu_144_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[20]_i_1_n_7 ,\outpix_fu_144_reg[20]_i_1_n_8 ,\outpix_fu_144_reg[20]_i_1_n_9 ,\outpix_fu_144_reg[20]_i_1_n_10 }),
        .S(outpix_fu_144_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[20]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[20]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[20]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[24]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[24]_i_1 
       (.CI(\outpix_fu_144_reg[20]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[24]_i_1_n_3 ,\outpix_fu_144_reg[24]_i_1_n_4 ,\outpix_fu_144_reg[24]_i_1_n_5 ,\outpix_fu_144_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[24]_i_1_n_7 ,\outpix_fu_144_reg[24]_i_1_n_8 ,\outpix_fu_144_reg[24]_i_1_n_9 ,\outpix_fu_144_reg[24]_i_1_n_10 }),
        .S(outpix_fu_144_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[24]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[24]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[24]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[28]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[28]_i_1 
       (.CI(\outpix_fu_144_reg[24]_i_1_n_3 ),
        .CO({\NLW_outpix_fu_144_reg[28]_i_1_CO_UNCONNECTED [3:2],\outpix_fu_144_reg[28]_i_1_n_5 ,\outpix_fu_144_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outpix_fu_144_reg[28]_i_1_O_UNCONNECTED [3],\outpix_fu_144_reg[28]_i_1_n_8 ,\outpix_fu_144_reg[28]_i_1_n_9 ,\outpix_fu_144_reg[28]_i_1_n_10 }),
        .S({1'b0,outpix_fu_144_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[28]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[0]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[28]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[0]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[4]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[4]_i_1 
       (.CI(\outpix_fu_144_reg[0]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[4]_i_1_n_3 ,\outpix_fu_144_reg[4]_i_1_n_4 ,\outpix_fu_144_reg[4]_i_1_n_5 ,\outpix_fu_144_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[4]_i_1_n_7 ,\outpix_fu_144_reg[4]_i_1_n_8 ,\outpix_fu_144_reg[4]_i_1_n_9 ,\outpix_fu_144_reg[4]_i_1_n_10 }),
        .S(outpix_fu_144_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[4]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[4]_i_1_n_8 ),
        .Q(outpix_fu_144_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[4]_i_1_n_7 ),
        .Q(outpix_fu_144_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[8]_i_1_n_10 ),
        .Q(outpix_fu_144_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_144_reg[8]_i_1 
       (.CI(\outpix_fu_144_reg[4]_i_1_n_3 ),
        .CO({\outpix_fu_144_reg[8]_i_1_n_3 ,\outpix_fu_144_reg[8]_i_1_n_4 ,\outpix_fu_144_reg[8]_i_1_n_5 ,\outpix_fu_144_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_144_reg[8]_i_1_n_7 ,\outpix_fu_144_reg[8]_i_1_n_8 ,\outpix_fu_144_reg[8]_i_1_n_9 ,\outpix_fu_144_reg[8]_i_1_n_10 }),
        .S(outpix_fu_144_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .D(\outpix_fu_144_reg[8]_i_1_n_9 ),
        .Q(outpix_fu_144_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT6 #(
    .INIT(64'hFFFF000080888088)) 
    \q0[31]_i_1__0 
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_ap_start_reg),
        .I5(\ap_CS_fsm_reg[45] [6]),
        .O(\ap_CS_fsm_reg[50]_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \q1[31]_i_1 
       (.I0(ram_reg_0_31_0_0_i_9_n_3),
        .I1(\q1_reg[31]_0 ),
        .I2(\ap_CS_fsm_reg[45] [5]),
        .I3(E),
        .I4(\q1_reg[31]_1 ),
        .I5(\q1_reg[31] ),
        .O(\ap_CS_fsm_reg[47] ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF00FF0D)) 
    ram_reg_0_31_0_0_i_15
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[0]),
        .I1(ram_reg_0_31_0_0_i_3_0),
        .I2(ram_reg_0_31_0_0_i_3_1),
        .I3(\ap_CS_fsm_reg[45] [2]),
        .I4(\ap_CS_fsm_reg[45] [1]),
        .I5(\ap_CS_fsm_reg[45] [0]),
        .O(ram_reg_0_31_0_0_i_15_n_3));
  LUT4 #(
    .INIT(16'hFEFC)) 
    ram_reg_0_31_0_0_i_2
       (.I0(ram_reg_0_31_0_0_i_9_n_3),
        .I1(\q1_reg[31] ),
        .I2(\q0_reg[31] ),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_acc_we1),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_0_31_0_0_i_3
       (.I0(\q0_reg[31]_0 ),
        .I1(\q0_reg[31]_1 ),
        .I2(\q0_reg[31]_2 ),
        .I3(ram_reg_0_31_0_0_i_15_n_3),
        .I4(\q0_reg[31]_3 ),
        .I5(\q0_reg[31]_4 ),
        .O(address1));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_43
       (.I0(\outch_fu_140_reg[4]_0 [0]),
        .I1(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_31_0_0_i_54
       (.I0(\outch_fu_140_reg[4]_0 [4]),
        .I1(CO),
        .O(\outch_fu_140_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    ram_reg_0_31_0_0_i_9
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ack_in),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[45] [7]),
        .I4(\ap_CS_fsm_reg[45] [6]),
        .O(ram_reg_0_31_0_0_i_9_n_3));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_0_31_0_5_i_21
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[1]),
        .I3(trunc_ln185_reg_811[3]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    ram_reg_0_31_0_5_i_23
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ack_in),
        .I2(\ap_CS_fsm_reg[45] [7]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    ram_reg_0_31_0_5_i_2__2
       (.I0(ram_reg_0_31_0_5_i_1__8),
        .I1(\ap_CS_fsm_reg[45] [7]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(trunc_ln185_reg_811[0]),
        .I4(ram_reg_0_31_0_5_i_4__0_n_3),
        .I5(\ap_CS_fsm_reg[45] [6]),
        .O(\ap_CS_fsm_reg[50] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_0_31_0_5_i_2__3
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[3]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[1]),
        .O(\ap_CS_fsm_reg[50]_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_0_31_0_5_i_2__4
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[3]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[1]),
        .O(\ap_CS_fsm_reg[50]_3 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_0_31_0_5_i_2__5
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[1]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[3]),
        .O(\ap_CS_fsm_reg[50]_5 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_31_0_5_i_2__6
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[1]),
        .I4(trunc_ln185_reg_811[3]),
        .I5(trunc_ln185_reg_811[2]),
        .O(\ap_CS_fsm_reg[50]_7 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_31_0_5_i_2__7
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[1]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[3]),
        .O(\ap_CS_fsm_reg[50]_9 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_31_0_5_i_2__8
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[1]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[3]),
        .O(\ap_CS_fsm_reg[50]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    ram_reg_0_31_0_5_i_2__9
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[0]),
        .I3(trunc_ln185_reg_811[1]),
        .I4(trunc_ln185_reg_811[3]),
        .I5(trunc_ln185_reg_811[2]),
        .O(\ap_CS_fsm_reg[50]_13 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    ram_reg_0_31_0_5_i_3
       (.I0(ram_reg_0_31_0_5_i_1__8),
        .I1(\ap_CS_fsm_reg[45] [7]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ram_reg_0_31_0_5_i_4__0_n_3),
        .I4(trunc_ln185_reg_811[0]),
        .I5(\ap_CS_fsm_reg[45] [6]),
        .O(\ap_CS_fsm_reg[50]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_0_31_0_5_i_3__0
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[3]),
        .I3(trunc_ln185_reg_811[2]),
        .I4(trunc_ln185_reg_811[1]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_2 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_0_31_0_5_i_3__1
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[3]),
        .I3(trunc_ln185_reg_811[2]),
        .I4(trunc_ln185_reg_811[1]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_4 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ram_reg_0_31_0_5_i_3__2
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[3]),
        .I3(trunc_ln185_reg_811[2]),
        .I4(trunc_ln185_reg_811[1]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_31_0_5_i_3__3
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[1]),
        .I3(trunc_ln185_reg_811[3]),
        .I4(trunc_ln185_reg_811[2]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_0_31_0_5_i_3__4
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[1]),
        .I3(trunc_ln185_reg_811[2]),
        .I4(trunc_ln185_reg_811[3]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_10 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_0_31_0_5_i_3__5
       (.I0(\ap_CS_fsm_reg[45] [7]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(trunc_ln185_reg_811[3]),
        .I3(trunc_ln185_reg_811[2]),
        .I4(trunc_ln185_reg_811[1]),
        .I5(trunc_ln185_reg_811[0]),
        .O(\ap_CS_fsm_reg[50]_12 ));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_31_0_5_i_4__0
       (.I0(trunc_ln185_reg_811[1]),
        .I1(trunc_ln185_reg_811[3]),
        .I2(trunc_ln185_reg_811[2]),
        .O(ram_reg_0_31_0_5_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln185_reg_811[3]_i_2 
       (.I0(outpix_fu_144_reg[0]),
        .I1(CO),
        .O(\trunc_ln185_reg_811[3]_i_2_n_3 ));
  FDRE \trunc_ln185_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_563_p3[0]),
        .Q(trunc_ln185_reg_811[0]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_563_p3[1]),
        .Q(trunc_ln185_reg_811[1]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_563_p3[2]),
        .Q(trunc_ln185_reg_811[2]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_563_p3[3]),
        .Q(trunc_ln185_reg_811[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln185_reg_811_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln185_reg_811_reg[3]_i_1_n_3 ,\trunc_ln185_reg_811_reg[3]_i_1_n_4 ,\trunc_ln185_reg_811_reg[3]_i_1_n_5 ,\trunc_ln185_reg_811_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,outpix_fu_144_reg[0]}),
        .O(select_ln185_1_fu_563_p3),
        .S({outpix_fu_144_reg[3:1],\trunc_ln185_reg_811[3]_i_2_n_3 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[0]_i_4 
       (.I0(O22[0]),
        .I1(O21[0]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[0]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[0]),
        .O(\trunc_ln188_reg_917[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[0]_i_5 
       (.I0(O26[0]),
        .I1(O25[0]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[0]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[0]),
        .O(\trunc_ln188_reg_917[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[0]_i_6 
       (.I0(O30[0]),
        .I1(O29[0]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[0]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[0]),
        .O(\trunc_ln188_reg_917[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[0]_i_7 
       (.I0(O34[0]),
        .I1(O33[0]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[0]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[0]),
        .O(\trunc_ln188_reg_917[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[10]_i_4 
       (.I0(O22[10]),
        .I1(O21[10]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[10]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[10]),
        .O(\trunc_ln188_reg_917[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[10]_i_5 
       (.I0(O26[10]),
        .I1(O25[10]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[10]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[10]),
        .O(\trunc_ln188_reg_917[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[10]_i_6 
       (.I0(O30[10]),
        .I1(O29[10]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[10]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[10]),
        .O(\trunc_ln188_reg_917[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[10]_i_7 
       (.I0(O34[10]),
        .I1(O33[10]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[10]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[10]),
        .O(\trunc_ln188_reg_917[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[11]_i_4 
       (.I0(O22[11]),
        .I1(O21[11]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[11]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[11]),
        .O(\trunc_ln188_reg_917[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[11]_i_5 
       (.I0(O26[11]),
        .I1(O25[11]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[11]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[11]),
        .O(\trunc_ln188_reg_917[11]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[11]_i_6 
       (.I0(O30[11]),
        .I1(O29[11]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[11]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[11]),
        .O(\trunc_ln188_reg_917[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[11]_i_7 
       (.I0(O34[11]),
        .I1(O33[11]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[11]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[11]),
        .O(\trunc_ln188_reg_917[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[12]_i_4 
       (.I0(O22[12]),
        .I1(O21[12]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[12]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[12]),
        .O(\trunc_ln188_reg_917[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[12]_i_5 
       (.I0(O26[12]),
        .I1(O25[12]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[12]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[12]),
        .O(\trunc_ln188_reg_917[12]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[12]_i_6 
       (.I0(O30[12]),
        .I1(O29[12]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[12]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[12]),
        .O(\trunc_ln188_reg_917[12]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[12]_i_7 
       (.I0(O34[12]),
        .I1(O33[12]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[12]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[12]),
        .O(\trunc_ln188_reg_917[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[13]_i_4 
       (.I0(O22[13]),
        .I1(O21[13]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[13]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[13]),
        .O(\trunc_ln188_reg_917[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[13]_i_5 
       (.I0(O26[13]),
        .I1(O25[13]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[13]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[13]),
        .O(\trunc_ln188_reg_917[13]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[13]_i_6 
       (.I0(O30[13]),
        .I1(O29[13]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[13]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[13]),
        .O(\trunc_ln188_reg_917[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[13]_i_7 
       (.I0(O34[13]),
        .I1(O33[13]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[13]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[13]),
        .O(\trunc_ln188_reg_917[13]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[14]_i_4 
       (.I0(O22[14]),
        .I1(O21[14]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[14]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[14]),
        .O(\trunc_ln188_reg_917[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[14]_i_5 
       (.I0(O26[14]),
        .I1(O25[14]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[14]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[14]),
        .O(\trunc_ln188_reg_917[14]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[14]_i_6 
       (.I0(O30[14]),
        .I1(O29[14]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[14]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[14]),
        .O(\trunc_ln188_reg_917[14]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[14]_i_7 
       (.I0(O34[14]),
        .I1(O33[14]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[14]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[14]),
        .O(\trunc_ln188_reg_917[14]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[15]_i_4 
       (.I0(O22[15]),
        .I1(O21[15]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[15]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[15]),
        .O(\trunc_ln188_reg_917[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[15]_i_5 
       (.I0(O26[15]),
        .I1(O25[15]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[15]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[15]),
        .O(\trunc_ln188_reg_917[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[15]_i_6 
       (.I0(O30[15]),
        .I1(O29[15]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[15]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[15]),
        .O(\trunc_ln188_reg_917[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[15]_i_7 
       (.I0(O34[15]),
        .I1(O33[15]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[15]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[15]),
        .O(\trunc_ln188_reg_917[15]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[16]_i_4 
       (.I0(O22[16]),
        .I1(O21[16]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[16]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[16]),
        .O(\trunc_ln188_reg_917[16]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[16]_i_5 
       (.I0(O26[16]),
        .I1(O25[16]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[16]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[16]),
        .O(\trunc_ln188_reg_917[16]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[16]_i_6 
       (.I0(O30[16]),
        .I1(O29[16]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[16]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[16]),
        .O(\trunc_ln188_reg_917[16]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[16]_i_7 
       (.I0(O34[16]),
        .I1(O33[16]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[16]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[16]),
        .O(\trunc_ln188_reg_917[16]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[17]_i_4 
       (.I0(O22[17]),
        .I1(O21[17]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[17]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[17]),
        .O(\trunc_ln188_reg_917[17]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[17]_i_5 
       (.I0(O26[17]),
        .I1(O25[17]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[17]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[17]),
        .O(\trunc_ln188_reg_917[17]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[17]_i_6 
       (.I0(O30[17]),
        .I1(O29[17]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[17]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[17]),
        .O(\trunc_ln188_reg_917[17]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[17]_i_7 
       (.I0(O34[17]),
        .I1(O33[17]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[17]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[17]),
        .O(\trunc_ln188_reg_917[17]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[18]_i_4 
       (.I0(O22[18]),
        .I1(O21[18]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[18]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[18]),
        .O(\trunc_ln188_reg_917[18]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[18]_i_5 
       (.I0(O26[18]),
        .I1(O25[18]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[18]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[18]),
        .O(\trunc_ln188_reg_917[18]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[18]_i_6 
       (.I0(O30[18]),
        .I1(O29[18]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[18]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[18]),
        .O(\trunc_ln188_reg_917[18]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[18]_i_7 
       (.I0(O34[18]),
        .I1(O33[18]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[18]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[18]),
        .O(\trunc_ln188_reg_917[18]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[19]_i_4 
       (.I0(O22[19]),
        .I1(O21[19]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[19]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[19]),
        .O(\trunc_ln188_reg_917[19]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[19]_i_5 
       (.I0(O26[19]),
        .I1(O25[19]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[19]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[19]),
        .O(\trunc_ln188_reg_917[19]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[19]_i_6 
       (.I0(O30[19]),
        .I1(O29[19]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[19]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[19]),
        .O(\trunc_ln188_reg_917[19]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[19]_i_7 
       (.I0(O34[19]),
        .I1(O33[19]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[19]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[19]),
        .O(\trunc_ln188_reg_917[19]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[1]_i_4 
       (.I0(O22[1]),
        .I1(O21[1]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[1]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[1]),
        .O(\trunc_ln188_reg_917[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[1]_i_5 
       (.I0(O26[1]),
        .I1(O25[1]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[1]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[1]),
        .O(\trunc_ln188_reg_917[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[1]_i_6 
       (.I0(O30[1]),
        .I1(O29[1]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[1]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[1]),
        .O(\trunc_ln188_reg_917[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[1]_i_7 
       (.I0(O34[1]),
        .I1(O33[1]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[1]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[1]),
        .O(\trunc_ln188_reg_917[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[20]_i_4 
       (.I0(O22[20]),
        .I1(O21[20]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[20]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[20]),
        .O(\trunc_ln188_reg_917[20]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[20]_i_5 
       (.I0(O26[20]),
        .I1(O25[20]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[20]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[20]),
        .O(\trunc_ln188_reg_917[20]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[20]_i_6 
       (.I0(O30[20]),
        .I1(O29[20]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[20]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[20]),
        .O(\trunc_ln188_reg_917[20]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[20]_i_7 
       (.I0(O34[20]),
        .I1(O33[20]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[20]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[20]),
        .O(\trunc_ln188_reg_917[20]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[21]_i_4 
       (.I0(O22[21]),
        .I1(O21[21]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[21]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[21]),
        .O(\trunc_ln188_reg_917[21]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[21]_i_5 
       (.I0(O26[21]),
        .I1(O25[21]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[21]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[21]),
        .O(\trunc_ln188_reg_917[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[21]_i_6 
       (.I0(O30[21]),
        .I1(O29[21]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[21]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[21]),
        .O(\trunc_ln188_reg_917[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[21]_i_7 
       (.I0(O34[21]),
        .I1(O33[21]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[21]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[21]),
        .O(\trunc_ln188_reg_917[21]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[22]_i_4 
       (.I0(O22[22]),
        .I1(O21[22]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[22]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[22]),
        .O(\trunc_ln188_reg_917[22]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[22]_i_5 
       (.I0(O26[22]),
        .I1(O25[22]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[22]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[22]),
        .O(\trunc_ln188_reg_917[22]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[22]_i_6 
       (.I0(O30[22]),
        .I1(O29[22]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[22]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[22]),
        .O(\trunc_ln188_reg_917[22]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[22]_i_7 
       (.I0(O34[22]),
        .I1(O33[22]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[22]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[22]),
        .O(\trunc_ln188_reg_917[22]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[23]_i_4 
       (.I0(O22[23]),
        .I1(O21[23]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[23]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[23]),
        .O(\trunc_ln188_reg_917[23]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[23]_i_5 
       (.I0(O26[23]),
        .I1(O25[23]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[23]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[23]),
        .O(\trunc_ln188_reg_917[23]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[23]_i_6 
       (.I0(O30[23]),
        .I1(O29[23]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[23]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[23]),
        .O(\trunc_ln188_reg_917[23]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[23]_i_7 
       (.I0(O34[23]),
        .I1(O33[23]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[23]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[23]),
        .O(\trunc_ln188_reg_917[23]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[24]_i_4 
       (.I0(O22[24]),
        .I1(O21[24]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[24]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[24]),
        .O(\trunc_ln188_reg_917[24]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[24]_i_5 
       (.I0(O26[24]),
        .I1(O25[24]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[24]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[24]),
        .O(\trunc_ln188_reg_917[24]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[24]_i_6 
       (.I0(O30[24]),
        .I1(O29[24]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[24]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[24]),
        .O(\trunc_ln188_reg_917[24]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[24]_i_7 
       (.I0(O34[24]),
        .I1(O33[24]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[24]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[24]),
        .O(\trunc_ln188_reg_917[24]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[25]_i_4 
       (.I0(O22[25]),
        .I1(O21[25]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[25]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[25]),
        .O(\trunc_ln188_reg_917[25]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[25]_i_5 
       (.I0(O26[25]),
        .I1(O25[25]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[25]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[25]),
        .O(\trunc_ln188_reg_917[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[25]_i_6 
       (.I0(O30[25]),
        .I1(O29[25]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[25]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[25]),
        .O(\trunc_ln188_reg_917[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[25]_i_7 
       (.I0(O34[25]),
        .I1(O33[25]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[25]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[25]),
        .O(\trunc_ln188_reg_917[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[26]_i_4 
       (.I0(O22[26]),
        .I1(O21[26]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[26]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[26]),
        .O(\trunc_ln188_reg_917[26]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[26]_i_5 
       (.I0(O26[26]),
        .I1(O25[26]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[26]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[26]),
        .O(\trunc_ln188_reg_917[26]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[26]_i_6 
       (.I0(O30[26]),
        .I1(O29[26]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[26]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[26]),
        .O(\trunc_ln188_reg_917[26]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[26]_i_7 
       (.I0(O34[26]),
        .I1(O33[26]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[26]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[26]),
        .O(\trunc_ln188_reg_917[26]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[27]_i_4 
       (.I0(O22[27]),
        .I1(O21[27]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[27]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[27]),
        .O(\trunc_ln188_reg_917[27]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[27]_i_5 
       (.I0(O26[27]),
        .I1(O25[27]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[27]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[27]),
        .O(\trunc_ln188_reg_917[27]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[27]_i_6 
       (.I0(O30[27]),
        .I1(O29[27]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[27]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[27]),
        .O(\trunc_ln188_reg_917[27]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[27]_i_7 
       (.I0(O34[27]),
        .I1(O33[27]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[27]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[27]),
        .O(\trunc_ln188_reg_917[27]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[28]_i_4 
       (.I0(O22[28]),
        .I1(O21[28]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[28]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[28]),
        .O(\trunc_ln188_reg_917[28]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[28]_i_5 
       (.I0(O26[28]),
        .I1(O25[28]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[28]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[28]),
        .O(\trunc_ln188_reg_917[28]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[28]_i_6 
       (.I0(O30[28]),
        .I1(O29[28]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[28]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[28]),
        .O(\trunc_ln188_reg_917[28]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[28]_i_7 
       (.I0(O34[28]),
        .I1(O33[28]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[28]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[28]),
        .O(\trunc_ln188_reg_917[28]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[29]_i_4 
       (.I0(O22[29]),
        .I1(O21[29]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[29]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[29]),
        .O(\trunc_ln188_reg_917[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[29]_i_5 
       (.I0(O26[29]),
        .I1(O25[29]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[29]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[29]),
        .O(\trunc_ln188_reg_917[29]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[29]_i_6 
       (.I0(O30[29]),
        .I1(O29[29]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[29]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[29]),
        .O(\trunc_ln188_reg_917[29]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[29]_i_7 
       (.I0(O34[29]),
        .I1(O33[29]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[29]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[29]),
        .O(\trunc_ln188_reg_917[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[2]_i_4 
       (.I0(O22[2]),
        .I1(O21[2]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[2]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[2]),
        .O(\trunc_ln188_reg_917[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[2]_i_5 
       (.I0(O26[2]),
        .I1(O25[2]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[2]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[2]),
        .O(\trunc_ln188_reg_917[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[2]_i_6 
       (.I0(O30[2]),
        .I1(O29[2]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[2]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[2]),
        .O(\trunc_ln188_reg_917[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[2]_i_7 
       (.I0(O34[2]),
        .I1(O33[2]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[2]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[2]),
        .O(\trunc_ln188_reg_917[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[30]_i_4 
       (.I0(O22[30]),
        .I1(O21[30]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[30]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[30]),
        .O(\trunc_ln188_reg_917[30]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[30]_i_5 
       (.I0(O26[30]),
        .I1(O25[30]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[30]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[30]),
        .O(\trunc_ln188_reg_917[30]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[30]_i_6 
       (.I0(O30[30]),
        .I1(O29[30]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[30]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[30]),
        .O(\trunc_ln188_reg_917[30]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[30]_i_7 
       (.I0(O34[30]),
        .I1(O33[30]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[30]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[30]),
        .O(\trunc_ln188_reg_917[30]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[3]_i_4 
       (.I0(O22[3]),
        .I1(O21[3]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[3]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[3]),
        .O(\trunc_ln188_reg_917[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[3]_i_5 
       (.I0(O26[3]),
        .I1(O25[3]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[3]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[3]),
        .O(\trunc_ln188_reg_917[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[3]_i_6 
       (.I0(O30[3]),
        .I1(O29[3]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[3]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[3]),
        .O(\trunc_ln188_reg_917[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[3]_i_7 
       (.I0(O34[3]),
        .I1(O33[3]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[3]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[3]),
        .O(\trunc_ln188_reg_917[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[4]_i_4 
       (.I0(O22[4]),
        .I1(O21[4]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[4]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[4]),
        .O(\trunc_ln188_reg_917[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[4]_i_5 
       (.I0(O26[4]),
        .I1(O25[4]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[4]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[4]),
        .O(\trunc_ln188_reg_917[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[4]_i_6 
       (.I0(O30[4]),
        .I1(O29[4]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[4]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[4]),
        .O(\trunc_ln188_reg_917[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[4]_i_7 
       (.I0(O34[4]),
        .I1(O33[4]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[4]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[4]),
        .O(\trunc_ln188_reg_917[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[5]_i_4 
       (.I0(O22[5]),
        .I1(O21[5]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[5]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[5]),
        .O(\trunc_ln188_reg_917[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[5]_i_5 
       (.I0(O26[5]),
        .I1(O25[5]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[5]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[5]),
        .O(\trunc_ln188_reg_917[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[5]_i_6 
       (.I0(O30[5]),
        .I1(O29[5]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[5]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[5]),
        .O(\trunc_ln188_reg_917[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[5]_i_7 
       (.I0(O34[5]),
        .I1(O33[5]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[5]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[5]),
        .O(\trunc_ln188_reg_917[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[6]_i_4 
       (.I0(O22[6]),
        .I1(O21[6]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[6]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[6]),
        .O(\trunc_ln188_reg_917[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[6]_i_5 
       (.I0(O26[6]),
        .I1(O25[6]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[6]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[6]),
        .O(\trunc_ln188_reg_917[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[6]_i_6 
       (.I0(O30[6]),
        .I1(O29[6]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[6]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[6]),
        .O(\trunc_ln188_reg_917[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[6]_i_7 
       (.I0(O34[6]),
        .I1(O33[6]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[6]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[6]),
        .O(\trunc_ln188_reg_917[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[7]_i_4 
       (.I0(O22[7]),
        .I1(O21[7]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[7]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[7]),
        .O(\trunc_ln188_reg_917[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[7]_i_5 
       (.I0(O26[7]),
        .I1(O25[7]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[7]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[7]),
        .O(\trunc_ln188_reg_917[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[7]_i_6 
       (.I0(O30[7]),
        .I1(O29[7]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[7]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[7]),
        .O(\trunc_ln188_reg_917[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[7]_i_7 
       (.I0(O34[7]),
        .I1(O33[7]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[7]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[7]),
        .O(\trunc_ln188_reg_917[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[8]_i_4 
       (.I0(O22[8]),
        .I1(O21[8]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[8]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[8]),
        .O(\trunc_ln188_reg_917[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[8]_i_5 
       (.I0(O26[8]),
        .I1(O25[8]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[8]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[8]),
        .O(\trunc_ln188_reg_917[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[8]_i_6 
       (.I0(O30[8]),
        .I1(O29[8]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[8]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[8]),
        .O(\trunc_ln188_reg_917[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[8]_i_7 
       (.I0(O34[8]),
        .I1(O33[8]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[8]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[8]),
        .O(\trunc_ln188_reg_917[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[9]_i_4 
       (.I0(O22[9]),
        .I1(O21[9]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O20[9]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(q0[9]),
        .O(\trunc_ln188_reg_917[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[9]_i_5 
       (.I0(O26[9]),
        .I1(O25[9]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O24[9]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O23[9]),
        .O(\trunc_ln188_reg_917[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[9]_i_6 
       (.I0(O30[9]),
        .I1(O29[9]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O28[9]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O27[9]),
        .O(\trunc_ln188_reg_917[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln188_reg_917[9]_i_7 
       (.I0(O34[9]),
        .I1(O33[9]),
        .I2(trunc_ln185_reg_811[1]),
        .I3(O32[9]),
        .I4(trunc_ln185_reg_811[0]),
        .I5(O31[9]),
        .O(\trunc_ln188_reg_917[9]_i_7_n_3 ));
  FDRE \trunc_ln188_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [0]),
        .Q(trunc_ln188_reg_917[0]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[0]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[0]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[0]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [0]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[0]_i_2 
       (.I0(\trunc_ln188_reg_917[0]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[0]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[0]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[0]_i_3 
       (.I0(\trunc_ln188_reg_917[0]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[0]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[0]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [10]),
        .Q(trunc_ln188_reg_917[10]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[10]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[10]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[10]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [10]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[10]_i_2 
       (.I0(\trunc_ln188_reg_917[10]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[10]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[10]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[10]_i_3 
       (.I0(\trunc_ln188_reg_917[10]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[10]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[10]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [11]),
        .Q(trunc_ln188_reg_917[11]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[11]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[11]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[11]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [11]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[11]_i_2 
       (.I0(\trunc_ln188_reg_917[11]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[11]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[11]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[11]_i_3 
       (.I0(\trunc_ln188_reg_917[11]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[11]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[11]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [12]),
        .Q(trunc_ln188_reg_917[12]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[12]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[12]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[12]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [12]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[12]_i_2 
       (.I0(\trunc_ln188_reg_917[12]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[12]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[12]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[12]_i_3 
       (.I0(\trunc_ln188_reg_917[12]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[12]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[12]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [13]),
        .Q(trunc_ln188_reg_917[13]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[13]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[13]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[13]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [13]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[13]_i_2 
       (.I0(\trunc_ln188_reg_917[13]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[13]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[13]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[13]_i_3 
       (.I0(\trunc_ln188_reg_917[13]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[13]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[13]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [14]),
        .Q(trunc_ln188_reg_917[14]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[14]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[14]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[14]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [14]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[14]_i_2 
       (.I0(\trunc_ln188_reg_917[14]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[14]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[14]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[14]_i_3 
       (.I0(\trunc_ln188_reg_917[14]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[14]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[14]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [15]),
        .Q(trunc_ln188_reg_917[15]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[15]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[15]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[15]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [15]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[15]_i_2 
       (.I0(\trunc_ln188_reg_917[15]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[15]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[15]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[15]_i_3 
       (.I0(\trunc_ln188_reg_917[15]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[15]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[15]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [16]),
        .Q(trunc_ln188_reg_917[16]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[16]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[16]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[16]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [16]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[16]_i_2 
       (.I0(\trunc_ln188_reg_917[16]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[16]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[16]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[16]_i_3 
       (.I0(\trunc_ln188_reg_917[16]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[16]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[16]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [17]),
        .Q(trunc_ln188_reg_917[17]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[17]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[17]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[17]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [17]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[17]_i_2 
       (.I0(\trunc_ln188_reg_917[17]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[17]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[17]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[17]_i_3 
       (.I0(\trunc_ln188_reg_917[17]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[17]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[17]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [18]),
        .Q(trunc_ln188_reg_917[18]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[18]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[18]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[18]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [18]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[18]_i_2 
       (.I0(\trunc_ln188_reg_917[18]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[18]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[18]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[18]_i_3 
       (.I0(\trunc_ln188_reg_917[18]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[18]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[18]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [19]),
        .Q(trunc_ln188_reg_917[19]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[19]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[19]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[19]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [19]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[19]_i_2 
       (.I0(\trunc_ln188_reg_917[19]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[19]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[19]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[19]_i_3 
       (.I0(\trunc_ln188_reg_917[19]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[19]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[19]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [1]),
        .Q(trunc_ln188_reg_917[1]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[1]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[1]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[1]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [1]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[1]_i_2 
       (.I0(\trunc_ln188_reg_917[1]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[1]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[1]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[1]_i_3 
       (.I0(\trunc_ln188_reg_917[1]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[1]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[1]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [20]),
        .Q(trunc_ln188_reg_917[20]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[20]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[20]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[20]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [20]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[20]_i_2 
       (.I0(\trunc_ln188_reg_917[20]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[20]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[20]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[20]_i_3 
       (.I0(\trunc_ln188_reg_917[20]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[20]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[20]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [21]),
        .Q(trunc_ln188_reg_917[21]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[21]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[21]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[21]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [21]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[21]_i_2 
       (.I0(\trunc_ln188_reg_917[21]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[21]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[21]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[21]_i_3 
       (.I0(\trunc_ln188_reg_917[21]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[21]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[21]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [22]),
        .Q(trunc_ln188_reg_917[22]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[22]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[22]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[22]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [22]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[22]_i_2 
       (.I0(\trunc_ln188_reg_917[22]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[22]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[22]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[22]_i_3 
       (.I0(\trunc_ln188_reg_917[22]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[22]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[22]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [23]),
        .Q(trunc_ln188_reg_917[23]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[23]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[23]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[23]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [23]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[23]_i_2 
       (.I0(\trunc_ln188_reg_917[23]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[23]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[23]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[23]_i_3 
       (.I0(\trunc_ln188_reg_917[23]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[23]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[23]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [24]),
        .Q(trunc_ln188_reg_917[24]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[24]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[24]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[24]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [24]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[24]_i_2 
       (.I0(\trunc_ln188_reg_917[24]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[24]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[24]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[24]_i_3 
       (.I0(\trunc_ln188_reg_917[24]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[24]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[24]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [25]),
        .Q(trunc_ln188_reg_917[25]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[25]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[25]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[25]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [25]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[25]_i_2 
       (.I0(\trunc_ln188_reg_917[25]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[25]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[25]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[25]_i_3 
       (.I0(\trunc_ln188_reg_917[25]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[25]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[25]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [26]),
        .Q(trunc_ln188_reg_917[26]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[26]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[26]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[26]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [26]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[26]_i_2 
       (.I0(\trunc_ln188_reg_917[26]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[26]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[26]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[26]_i_3 
       (.I0(\trunc_ln188_reg_917[26]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[26]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[26]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [27]),
        .Q(trunc_ln188_reg_917[27]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[27]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[27]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[27]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [27]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[27]_i_2 
       (.I0(\trunc_ln188_reg_917[27]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[27]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[27]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[27]_i_3 
       (.I0(\trunc_ln188_reg_917[27]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[27]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[27]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [28]),
        .Q(trunc_ln188_reg_917[28]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[28]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[28]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[28]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [28]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[28]_i_2 
       (.I0(\trunc_ln188_reg_917[28]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[28]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[28]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[28]_i_3 
       (.I0(\trunc_ln188_reg_917[28]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[28]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[28]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [29]),
        .Q(trunc_ln188_reg_917[29]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[29]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[29]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[29]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [29]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[29]_i_2 
       (.I0(\trunc_ln188_reg_917[29]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[29]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[29]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[29]_i_3 
       (.I0(\trunc_ln188_reg_917[29]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[29]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[29]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [2]),
        .Q(trunc_ln188_reg_917[2]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[2]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[2]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[2]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [2]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[2]_i_2 
       (.I0(\trunc_ln188_reg_917[2]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[2]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[2]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[2]_i_3 
       (.I0(\trunc_ln188_reg_917[2]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[2]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[2]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [30]),
        .Q(trunc_ln188_reg_917[30]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[30]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[30]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[30]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [30]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[30]_i_2 
       (.I0(\trunc_ln188_reg_917[30]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[30]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[30]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[30]_i_3 
       (.I0(\trunc_ln188_reg_917[30]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[30]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[30]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [3]),
        .Q(trunc_ln188_reg_917[3]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[3]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[3]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[3]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [3]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[3]_i_2 
       (.I0(\trunc_ln188_reg_917[3]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[3]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[3]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[3]_i_3 
       (.I0(\trunc_ln188_reg_917[3]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[3]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[3]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [4]),
        .Q(trunc_ln188_reg_917[4]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[4]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[4]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[4]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [4]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[4]_i_2 
       (.I0(\trunc_ln188_reg_917[4]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[4]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[4]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[4]_i_3 
       (.I0(\trunc_ln188_reg_917[4]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[4]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[4]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [5]),
        .Q(trunc_ln188_reg_917[5]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[5]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[5]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[5]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [5]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[5]_i_2 
       (.I0(\trunc_ln188_reg_917[5]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[5]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[5]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[5]_i_3 
       (.I0(\trunc_ln188_reg_917[5]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[5]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[5]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [6]),
        .Q(trunc_ln188_reg_917[6]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[6]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[6]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[6]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [6]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[6]_i_2 
       (.I0(\trunc_ln188_reg_917[6]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[6]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[6]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[6]_i_3 
       (.I0(\trunc_ln188_reg_917[6]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[6]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[6]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [7]),
        .Q(trunc_ln188_reg_917[7]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[7]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[7]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[7]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [7]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[7]_i_2 
       (.I0(\trunc_ln188_reg_917[7]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[7]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[7]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[7]_i_3 
       (.I0(\trunc_ln188_reg_917[7]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[7]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[7]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [8]),
        .Q(trunc_ln188_reg_917[8]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[8]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[8]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[8]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [8]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[8]_i_2 
       (.I0(\trunc_ln188_reg_917[8]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[8]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[8]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[8]_i_3 
       (.I0(\trunc_ln188_reg_917[8]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[8]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[8]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  FDRE \trunc_ln188_reg_917_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sparsemux_33_4_32_1_1_U44/dout_tmp [9]),
        .Q(trunc_ln188_reg_917[9]),
        .R(1'b0));
  MUXF8 \trunc_ln188_reg_917_reg[9]_i_1 
       (.I0(\trunc_ln188_reg_917_reg[9]_i_2_n_3 ),
        .I1(\trunc_ln188_reg_917_reg[9]_i_3_n_3 ),
        .O(\sparsemux_33_4_32_1_1_U44/dout_tmp [9]),
        .S(trunc_ln185_reg_811[3]));
  MUXF7 \trunc_ln188_reg_917_reg[9]_i_2 
       (.I0(\trunc_ln188_reg_917[9]_i_4_n_3 ),
        .I1(\trunc_ln188_reg_917[9]_i_5_n_3 ),
        .O(\trunc_ln188_reg_917_reg[9]_i_2_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  MUXF7 \trunc_ln188_reg_917_reg[9]_i_3 
       (.I0(\trunc_ln188_reg_917[9]_i_6_n_3 ),
        .I1(\trunc_ln188_reg_917[9]_i_7_n_3 ),
        .O(\trunc_ln188_reg_917_reg[9]_i_3_n_3 ),
        .S(trunc_ln185_reg_811[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    \valOut_last_reg_912[0]_i_1 
       (.I0(icmp_ln190_fu_621_p2),
        .I1(select_ln155_1_reg_1055),
        .I2(cmp157_not_reg_1088),
        .I3(cmp160_not_fu_579_p2),
        .O(valOut_last_fu_626_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_10 
       (.I0(select_ln185_1_fu_563_p3__0[27]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [27]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [29]),
        .I3(select_ln185_1_fu_563_p3__0[29]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [28]),
        .I5(select_ln185_1_fu_563_p3__0[28]),
        .O(\valOut_last_reg_912[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_11 
       (.I0(select_ln185_1_fu_563_p3__0[24]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [24]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [26]),
        .I3(select_ln185_1_fu_563_p3__0[26]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [25]),
        .I5(select_ln185_1_fu_563_p3__0[25]),
        .O(\valOut_last_reg_912[0]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_13 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [23]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [22]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [21]),
        .O(\valOut_last_reg_912[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_14 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [20]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [19]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [18]),
        .O(\valOut_last_reg_912[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_15 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [17]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [16]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [15]),
        .O(\valOut_last_reg_912[0]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_16 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [14]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [13]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [12]),
        .O(\valOut_last_reg_912[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_18 
       (.I0(select_ln185_1_fu_563_p3__0[21]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [21]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [23]),
        .I3(select_ln185_1_fu_563_p3__0[23]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [22]),
        .I5(select_ln185_1_fu_563_p3__0[22]),
        .O(\valOut_last_reg_912[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_19 
       (.I0(select_ln185_1_fu_563_p3__0[18]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [18]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [20]),
        .I3(select_ln185_1_fu_563_p3__0[20]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [19]),
        .I5(select_ln185_1_fu_563_p3__0[19]),
        .O(\valOut_last_reg_912[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_20 
       (.I0(select_ln185_1_fu_563_p3__0[15]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [15]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [17]),
        .I3(select_ln185_1_fu_563_p3__0[17]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [16]),
        .I5(select_ln185_1_fu_563_p3__0[16]),
        .O(\valOut_last_reg_912[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_21 
       (.I0(select_ln185_1_fu_563_p3__0[12]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [12]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [14]),
        .I3(select_ln185_1_fu_563_p3__0[14]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [13]),
        .I5(select_ln185_1_fu_563_p3__0[13]),
        .O(\valOut_last_reg_912[0]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_24 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [11]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [10]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [9]),
        .O(\valOut_last_reg_912[0]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_25 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [8]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [7]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [6]),
        .O(\valOut_last_reg_912[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_26 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[3]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [3]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [5]),
        .I3(select_ln185_fu_545_p3),
        .I4(\valOut_last_reg_912_reg[0]_i_2_0 [4]),
        .I5(\outch_fu_140_reg[4]_1 ),
        .O(\valOut_last_reg_912[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_27 
       (.I0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[0]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [0]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [2]),
        .I3(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[2]),
        .I4(\valOut_last_reg_912_reg[0]_i_2_0 [1]),
        .I5(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[1]),
        .O(\valOut_last_reg_912[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_28 
       (.I0(select_ln185_1_fu_563_p3__0[9]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [9]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [11]),
        .I3(select_ln185_1_fu_563_p3__0[11]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [10]),
        .I5(select_ln185_1_fu_563_p3__0[10]),
        .O(\valOut_last_reg_912[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_29 
       (.I0(select_ln185_1_fu_563_p3__0[6]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [6]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [8]),
        .I3(select_ln185_1_fu_563_p3__0[8]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [7]),
        .I5(select_ln185_1_fu_563_p3__0[7]),
        .O(\valOut_last_reg_912[0]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_30 
       (.I0(select_ln185_1_fu_563_p3[3]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [3]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [5]),
        .I3(select_ln185_1_fu_563_p3__0[5]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [4]),
        .I5(select_ln185_1_fu_563_p3__0[4]),
        .O(\valOut_last_reg_912[0]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \valOut_last_reg_912[0]_i_31 
       (.I0(select_ln185_1_fu_563_p3[0]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [0]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [2]),
        .I3(select_ln185_1_fu_563_p3[2]),
        .I4(\valOut_last_reg_912_reg[0]_i_3_0 [1]),
        .I5(select_ln185_1_fu_563_p3[1]),
        .O(\valOut_last_reg_912[0]_i_31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \valOut_last_reg_912[0]_i_35 
       (.I0(\outch_fu_140_reg[4]_0 [3]),
        .I1(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \valOut_last_reg_912[0]_i_36 
       (.I0(outch_fu_140),
        .I1(CO),
        .O(select_ln185_fu_545_p3));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \valOut_last_reg_912[0]_i_37 
       (.I0(\outch_fu_140_reg[4]_0 [2]),
        .I1(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \valOut_last_reg_912[0]_i_38 
       (.I0(\outch_fu_140_reg[4]_0 [1]),
        .I1(CO),
        .O(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_buf_r_address0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \valOut_last_reg_912[0]_i_5 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [30]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [31]),
        .O(\valOut_last_reg_912[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_6 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [29]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [28]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [27]),
        .O(\valOut_last_reg_912[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_912[0]_i_7 
       (.I0(\valOut_last_reg_912_reg[0]_i_2_0 [26]),
        .I1(\valOut_last_reg_912_reg[0]_i_2_0 [25]),
        .I2(\valOut_last_reg_912_reg[0]_i_2_0 [24]),
        .O(\valOut_last_reg_912[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \valOut_last_reg_912[0]_i_9 
       (.I0(select_ln185_1_fu_563_p3__0[30]),
        .I1(\valOut_last_reg_912_reg[0]_i_3_0 [30]),
        .I2(\valOut_last_reg_912_reg[0]_i_3_0 [31]),
        .O(\valOut_last_reg_912[0]_i_9_n_3 ));
  FDRE \valOut_last_reg_912_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valOut_last_reg_912),
        .Q(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_574_out_r_TDATA),
        .R(1'b0));
  FDRE \valOut_last_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valOut_last_fu_626_p2),
        .Q(valOut_last_reg_912),
        .R(1'b0));
  CARRY4 \valOut_last_reg_912_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\valOut_last_reg_912_reg[0]_i_12_n_3 ,\valOut_last_reg_912_reg[0]_i_12_n_4 ,\valOut_last_reg_912_reg[0]_i_12_n_5 ,\valOut_last_reg_912_reg[0]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_912[0]_i_24_n_3 ,\valOut_last_reg_912[0]_i_25_n_3 ,\valOut_last_reg_912[0]_i_26_n_3 ,\valOut_last_reg_912[0]_i_27_n_3 }));
  CARRY4 \valOut_last_reg_912_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\valOut_last_reg_912_reg[0]_i_17_n_3 ,\valOut_last_reg_912_reg[0]_i_17_n_4 ,\valOut_last_reg_912_reg[0]_i_17_n_5 ,\valOut_last_reg_912_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_912[0]_i_28_n_3 ,\valOut_last_reg_912[0]_i_29_n_3 ,\valOut_last_reg_912[0]_i_30_n_3 ,\valOut_last_reg_912[0]_i_31_n_3 }));
  CARRY4 \valOut_last_reg_912_reg[0]_i_2 
       (.CI(\valOut_last_reg_912_reg[0]_i_4_n_3 ),
        .CO({\NLW_valOut_last_reg_912_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln190_fu_621_p2,\valOut_last_reg_912_reg[0]_i_2_n_5 ,\valOut_last_reg_912_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_912[0]_i_5_n_3 ,\valOut_last_reg_912[0]_i_6_n_3 ,\valOut_last_reg_912[0]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_22 
       (.CI(\valOut_last_reg_912_reg[0]_i_23_n_3 ),
        .CO({\NLW_valOut_last_reg_912_reg[0]_i_22_CO_UNCONNECTED [3:2],\valOut_last_reg_912_reg[0]_i_22_n_5 ,\valOut_last_reg_912_reg[0]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_valOut_last_reg_912_reg[0]_i_22_O_UNCONNECTED [3],select_ln185_1_fu_563_p3__0[30:28]}),
        .S({1'b0,outpix_fu_144_reg[30:28]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_23 
       (.CI(\valOut_last_reg_912_reg[0]_i_32_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_23_n_3 ,\valOut_last_reg_912_reg[0]_i_23_n_4 ,\valOut_last_reg_912_reg[0]_i_23_n_5 ,\valOut_last_reg_912_reg[0]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[27:24]),
        .S(outpix_fu_144_reg[27:24]));
  CARRY4 \valOut_last_reg_912_reg[0]_i_3 
       (.CI(\valOut_last_reg_912_reg[0]_i_8_n_3 ),
        .CO({\NLW_valOut_last_reg_912_reg[0]_i_3_CO_UNCONNECTED [3],cmp160_not_fu_579_p2,\valOut_last_reg_912_reg[0]_i_3_n_5 ,\valOut_last_reg_912_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_912[0]_i_9_n_3 ,\valOut_last_reg_912[0]_i_10_n_3 ,\valOut_last_reg_912[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_32 
       (.CI(\valOut_last_reg_912_reg[0]_i_33_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_32_n_3 ,\valOut_last_reg_912_reg[0]_i_32_n_4 ,\valOut_last_reg_912_reg[0]_i_32_n_5 ,\valOut_last_reg_912_reg[0]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[23:20]),
        .S(outpix_fu_144_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_33 
       (.CI(\valOut_last_reg_912_reg[0]_i_34_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_33_n_3 ,\valOut_last_reg_912_reg[0]_i_33_n_4 ,\valOut_last_reg_912_reg[0]_i_33_n_5 ,\valOut_last_reg_912_reg[0]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[19:16]),
        .S(outpix_fu_144_reg[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_34 
       (.CI(\valOut_last_reg_912_reg[0]_i_39_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_34_n_3 ,\valOut_last_reg_912_reg[0]_i_34_n_4 ,\valOut_last_reg_912_reg[0]_i_34_n_5 ,\valOut_last_reg_912_reg[0]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[15:12]),
        .S(outpix_fu_144_reg[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_39 
       (.CI(\valOut_last_reg_912_reg[0]_i_40_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_39_n_3 ,\valOut_last_reg_912_reg[0]_i_39_n_4 ,\valOut_last_reg_912_reg[0]_i_39_n_5 ,\valOut_last_reg_912_reg[0]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[11:8]),
        .S(outpix_fu_144_reg[11:8]));
  CARRY4 \valOut_last_reg_912_reg[0]_i_4 
       (.CI(\valOut_last_reg_912_reg[0]_i_12_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_4_n_3 ,\valOut_last_reg_912_reg[0]_i_4_n_4 ,\valOut_last_reg_912_reg[0]_i_4_n_5 ,\valOut_last_reg_912_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_912[0]_i_13_n_3 ,\valOut_last_reg_912[0]_i_14_n_3 ,\valOut_last_reg_912[0]_i_15_n_3 ,\valOut_last_reg_912[0]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_912_reg[0]_i_40 
       (.CI(\trunc_ln185_reg_811_reg[3]_i_1_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_40_n_3 ,\valOut_last_reg_912_reg[0]_i_40_n_4 ,\valOut_last_reg_912_reg[0]_i_40_n_5 ,\valOut_last_reg_912_reg[0]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_563_p3__0[7:4]),
        .S(outpix_fu_144_reg[7:4]));
  CARRY4 \valOut_last_reg_912_reg[0]_i_8 
       (.CI(\valOut_last_reg_912_reg[0]_i_17_n_3 ),
        .CO({\valOut_last_reg_912_reg[0]_i_8_n_3 ,\valOut_last_reg_912_reg[0]_i_8_n_4 ,\valOut_last_reg_912_reg[0]_i_8_n_5 ,\valOut_last_reg_912_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_912_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_912[0]_i_18_n_3 ,\valOut_last_reg_912[0]_i_19_n_3 ,\valOut_last_reg_912[0]_i_20_n_3 ,\valOut_last_reg_912[0]_i_21_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13
   (ap_enable_reg_pp0_iter1,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0,
    \in_r_read_reg_90_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \ap_CS_fsm_reg[43] ,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31]_i_4 ,
    regslice_both_out_r_U_apdone_blk,
    \ap_CS_fsm_reg[51] ,
    \in_r_read_reg_90_reg[63]_1 );
  output ap_enable_reg_pp0_iter1;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg;
  output [1:0]D;
  output ap_enable_reg_pp0_iter1_reg_0;
  output grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0;
  output [63:0]\in_r_read_reg_90_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \ap_CS_fsm_reg[43] ;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [3:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31]_i_4 ;
  input regslice_both_out_r_U_apdone_blk;
  input [0:0]\ap_CS_fsm_reg[51] ;
  input [63:0]\in_r_read_reg_90_reg[63]_1 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[43] ;
  wire [0:0]\ap_CS_fsm_reg[51] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0;
  wire [31:0]i_2_fu_69_p2;
  wire i_fu_32;
  wire [31:0]\i_fu_32_reg[31]_i_4 ;
  wire \i_fu_32_reg_n_3_[0] ;
  wire \i_fu_32_reg_n_3_[10] ;
  wire \i_fu_32_reg_n_3_[11] ;
  wire \i_fu_32_reg_n_3_[12] ;
  wire \i_fu_32_reg_n_3_[13] ;
  wire \i_fu_32_reg_n_3_[14] ;
  wire \i_fu_32_reg_n_3_[15] ;
  wire \i_fu_32_reg_n_3_[16] ;
  wire \i_fu_32_reg_n_3_[17] ;
  wire \i_fu_32_reg_n_3_[18] ;
  wire \i_fu_32_reg_n_3_[19] ;
  wire \i_fu_32_reg_n_3_[1] ;
  wire \i_fu_32_reg_n_3_[20] ;
  wire \i_fu_32_reg_n_3_[21] ;
  wire \i_fu_32_reg_n_3_[22] ;
  wire \i_fu_32_reg_n_3_[23] ;
  wire \i_fu_32_reg_n_3_[24] ;
  wire \i_fu_32_reg_n_3_[25] ;
  wire \i_fu_32_reg_n_3_[26] ;
  wire \i_fu_32_reg_n_3_[27] ;
  wire \i_fu_32_reg_n_3_[28] ;
  wire \i_fu_32_reg_n_3_[29] ;
  wire \i_fu_32_reg_n_3_[2] ;
  wire \i_fu_32_reg_n_3_[30] ;
  wire \i_fu_32_reg_n_3_[31] ;
  wire \i_fu_32_reg_n_3_[3] ;
  wire \i_fu_32_reg_n_3_[4] ;
  wire \i_fu_32_reg_n_3_[5] ;
  wire \i_fu_32_reg_n_3_[6] ;
  wire \i_fu_32_reg_n_3_[7] ;
  wire \i_fu_32_reg_n_3_[8] ;
  wire \i_fu_32_reg_n_3_[9] ;
  wire in_r_TVALID_int_regslice;
  wire [63:0]\in_r_read_reg_90_reg[63]_0 ;
  wire [63:0]\in_r_read_reg_90_reg[63]_1 ;
  wire regslice_both_out_r_U_apdone_blk;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (ap_block_pp0_stage0_subdone),
        .D(i_2_fu_69_p2),
        .E(i_fu_32),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[43] (D),
        .\ap_CS_fsm_reg[43]_0 (\ap_CS_fsm_reg[43] ),
        .\ap_CS_fsm_reg[51] (\ap_CS_fsm_reg[51] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_0),
        .grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13_fu_556_ap_start_reg_reg_1(ap_enable_reg_pp0_iter1),
        .\i_fu_32_reg[31] ({\i_fu_32_reg_n_3_[31] ,\i_fu_32_reg_n_3_[30] ,\i_fu_32_reg_n_3_[29] ,\i_fu_32_reg_n_3_[28] ,\i_fu_32_reg_n_3_[27] ,\i_fu_32_reg_n_3_[26] ,\i_fu_32_reg_n_3_[25] ,\i_fu_32_reg_n_3_[24] ,\i_fu_32_reg_n_3_[23] ,\i_fu_32_reg_n_3_[22] ,\i_fu_32_reg_n_3_[21] ,\i_fu_32_reg_n_3_[20] ,\i_fu_32_reg_n_3_[19] ,\i_fu_32_reg_n_3_[18] ,\i_fu_32_reg_n_3_[17] ,\i_fu_32_reg_n_3_[16] ,\i_fu_32_reg_n_3_[15] ,\i_fu_32_reg_n_3_[14] ,\i_fu_32_reg_n_3_[13] ,\i_fu_32_reg_n_3_[12] ,\i_fu_32_reg_n_3_[11] ,\i_fu_32_reg_n_3_[10] ,\i_fu_32_reg_n_3_[9] ,\i_fu_32_reg_n_3_[8] ,\i_fu_32_reg_n_3_[7] ,\i_fu_32_reg_n_3_[6] ,\i_fu_32_reg_n_3_[5] ,\i_fu_32_reg_n_3_[4] ,\i_fu_32_reg_n_3_[3] ,\i_fu_32_reg_n_3_[2] ,\i_fu_32_reg_n_3_[1] ,\i_fu_32_reg_n_3_[0] }),
        .\i_fu_32_reg[31]_i_4_0 (\i_fu_32_reg[31]_i_4 ),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .regslice_both_out_r_U_apdone_blk(regslice_both_out_r_U_apdone_blk));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[0]),
        .Q(\i_fu_32_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[10]),
        .Q(\i_fu_32_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[11]),
        .Q(\i_fu_32_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[12]),
        .Q(\i_fu_32_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[13]),
        .Q(\i_fu_32_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[14]),
        .Q(\i_fu_32_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[15]),
        .Q(\i_fu_32_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[16]),
        .Q(\i_fu_32_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[17]),
        .Q(\i_fu_32_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[18]),
        .Q(\i_fu_32_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[19]),
        .Q(\i_fu_32_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[1]),
        .Q(\i_fu_32_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[20]),
        .Q(\i_fu_32_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[21]),
        .Q(\i_fu_32_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[22]),
        .Q(\i_fu_32_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[23]),
        .Q(\i_fu_32_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[24]),
        .Q(\i_fu_32_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[25]),
        .Q(\i_fu_32_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[26]),
        .Q(\i_fu_32_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[27]),
        .Q(\i_fu_32_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[28]),
        .Q(\i_fu_32_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[29]),
        .Q(\i_fu_32_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[2]),
        .Q(\i_fu_32_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[30]),
        .Q(\i_fu_32_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[31]),
        .Q(\i_fu_32_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[3]),
        .Q(\i_fu_32_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[4]),
        .Q(\i_fu_32_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[5]),
        .Q(\i_fu_32_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[6]),
        .Q(\i_fu_32_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[7]),
        .Q(\i_fu_32_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[8]),
        .Q(\i_fu_32_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[9]),
        .Q(\i_fu_32_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \in_r_read_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [0]),
        .Q(\in_r_read_reg_90_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [10]),
        .Q(\in_r_read_reg_90_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [11]),
        .Q(\in_r_read_reg_90_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [12]),
        .Q(\in_r_read_reg_90_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [13]),
        .Q(\in_r_read_reg_90_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [14]),
        .Q(\in_r_read_reg_90_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [15]),
        .Q(\in_r_read_reg_90_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [16]),
        .Q(\in_r_read_reg_90_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [17]),
        .Q(\in_r_read_reg_90_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [18]),
        .Q(\in_r_read_reg_90_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [19]),
        .Q(\in_r_read_reg_90_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [1]),
        .Q(\in_r_read_reg_90_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [20]),
        .Q(\in_r_read_reg_90_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [21]),
        .Q(\in_r_read_reg_90_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [22]),
        .Q(\in_r_read_reg_90_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [23]),
        .Q(\in_r_read_reg_90_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [24]),
        .Q(\in_r_read_reg_90_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [25]),
        .Q(\in_r_read_reg_90_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [26]),
        .Q(\in_r_read_reg_90_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [27]),
        .Q(\in_r_read_reg_90_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [28]),
        .Q(\in_r_read_reg_90_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [29]),
        .Q(\in_r_read_reg_90_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [2]),
        .Q(\in_r_read_reg_90_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [30]),
        .Q(\in_r_read_reg_90_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [31]),
        .Q(\in_r_read_reg_90_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [32]),
        .Q(\in_r_read_reg_90_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [33]),
        .Q(\in_r_read_reg_90_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [34]),
        .Q(\in_r_read_reg_90_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [35]),
        .Q(\in_r_read_reg_90_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [36]),
        .Q(\in_r_read_reg_90_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [37]),
        .Q(\in_r_read_reg_90_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [38]),
        .Q(\in_r_read_reg_90_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [39]),
        .Q(\in_r_read_reg_90_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [3]),
        .Q(\in_r_read_reg_90_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [40]),
        .Q(\in_r_read_reg_90_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [41]),
        .Q(\in_r_read_reg_90_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [42]),
        .Q(\in_r_read_reg_90_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [43]),
        .Q(\in_r_read_reg_90_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [44]),
        .Q(\in_r_read_reg_90_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [45]),
        .Q(\in_r_read_reg_90_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [46]),
        .Q(\in_r_read_reg_90_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [47]),
        .Q(\in_r_read_reg_90_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [48]),
        .Q(\in_r_read_reg_90_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [49]),
        .Q(\in_r_read_reg_90_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [4]),
        .Q(\in_r_read_reg_90_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [50]),
        .Q(\in_r_read_reg_90_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [51]),
        .Q(\in_r_read_reg_90_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [52]),
        .Q(\in_r_read_reg_90_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [53]),
        .Q(\in_r_read_reg_90_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [54]),
        .Q(\in_r_read_reg_90_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [55]),
        .Q(\in_r_read_reg_90_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [56]),
        .Q(\in_r_read_reg_90_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [57]),
        .Q(\in_r_read_reg_90_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [58]),
        .Q(\in_r_read_reg_90_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [59]),
        .Q(\in_r_read_reg_90_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [5]),
        .Q(\in_r_read_reg_90_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [60]),
        .Q(\in_r_read_reg_90_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [61]),
        .Q(\in_r_read_reg_90_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [62]),
        .Q(\in_r_read_reg_90_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [63]),
        .Q(\in_r_read_reg_90_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [6]),
        .Q(\in_r_read_reg_90_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [7]),
        .Q(\in_r_read_reg_90_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [8]),
        .Q(\in_r_read_reg_90_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [9]),
        .Q(\in_r_read_reg_90_reg[63]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_31ns_32ns_63_2_1
   (\valIn_data_reg_901_reg[23] ,
    \valIn_data_reg_901_reg[15] ,
    D,
    Q,
    IFMCH_curr0,
    ap_clk,
    tmp_product_0,
    \IFMCH_curr[31]_i_5_0 );
  output \valIn_data_reg_901_reg[23] ;
  output \valIn_data_reg_901_reg[15] ;
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [29:0]\IFMCH_curr[31]_i_5_0 ;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire \IFMCH_curr[31]_i_4_n_3 ;
  wire [29:0]\IFMCH_curr[31]_i_5_0 ;
  wire \IFMCH_curr[31]_i_5_n_3 ;
  wire \IFMCH_curr[31]_i_6_n_3 ;
  wire \IFMCH_curr[31]_i_7_n_3 ;
  wire \IFMCH_curr[31]_i_8_n_3 ;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_reg_1032[19]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[19]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[19]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[23]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[23]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[23]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[23]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[27]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[27]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[27]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[27]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[31]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[31]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[31]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[31]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[35]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[35]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[35]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[35]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[39]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[39]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[39]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[39]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[43]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[43]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[43]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[43]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[47]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[47]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[47]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[47]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[51]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[51]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[51]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[51]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[55]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[55]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[55]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[55]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[59]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[59]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[59]_i_4_n_3 ;
  wire \mul_ln154_reg_1032[59]_i_5_n_3 ;
  wire \mul_ln154_reg_1032[62]_i_2_n_3 ;
  wire \mul_ln154_reg_1032[62]_i_3_n_3 ;
  wire \mul_ln154_reg_1032[62]_i_4_n_3 ;
  wire \mul_ln154_reg_1032_reg[19]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[19]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[19]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[19]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[23]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[23]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[23]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[23]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[27]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[27]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[27]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[27]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[31]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[31]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[31]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[31]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[35]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[35]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[35]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[35]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[39]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[39]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[39]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[39]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[43]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[43]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[43]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[43]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[47]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[47]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[47]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[47]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[51]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[51]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[51]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[51]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[55]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[55]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[55]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[55]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[59]_i_1_n_3 ;
  wire \mul_ln154_reg_1032_reg[59]_i_1_n_4 ;
  wire \mul_ln154_reg_1032_reg[59]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[59]_i_1_n_6 ;
  wire \mul_ln154_reg_1032_reg[62]_i_1_n_5 ;
  wire \mul_ln154_reg_1032_reg[62]_i_1_n_6 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \valIn_data_reg_901_reg[15] ;
  wire \valIn_data_reg_901_reg[23] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_reg_1032_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_reg_1032_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IFMCH_curr[31]_i_2 
       (.I0(\IFMCH_curr[31]_i_4_n_3 ),
        .I1(\IFMCH_curr[31]_i_5_n_3 ),
        .I2(\IFMCH_curr[31]_i_5_0 [13]),
        .I3(\IFMCH_curr[31]_i_5_0 [8]),
        .I4(\IFMCH_curr[31]_i_5_0 [11]),
        .I5(\IFMCH_curr[31]_i_5_0 [12]),
        .O(\valIn_data_reg_901_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IFMCH_curr[31]_i_3 
       (.I0(\IFMCH_curr[31]_i_5_0 [21]),
        .I1(\IFMCH_curr[31]_i_5_0 [24]),
        .I2(\IFMCH_curr[31]_i_5_0 [2]),
        .I3(\IFMCH_curr[31]_i_5_0 [22]),
        .I4(\IFMCH_curr[31]_i_6_n_3 ),
        .I5(\IFMCH_curr[31]_i_7_n_3 ),
        .O(\valIn_data_reg_901_reg[23] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IFMCH_curr[31]_i_4 
       (.I0(\IFMCH_curr[31]_i_5_0 [28]),
        .I1(\IFMCH_curr[31]_i_5_0 [15]),
        .I2(\IFMCH_curr[31]_i_5_0 [27]),
        .I3(\IFMCH_curr[31]_i_5_0 [26]),
        .I4(\IFMCH_curr[31]_i_5_0 [17]),
        .I5(\IFMCH_curr[31]_i_5_0 [16]),
        .O(\IFMCH_curr[31]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IFMCH_curr[31]_i_5 
       (.I0(\IFMCH_curr[31]_i_5_0 [9]),
        .I1(\IFMCH_curr[31]_i_5_0 [10]),
        .I2(\IFMCH_curr[31]_i_5_0 [0]),
        .I3(\IFMCH_curr[31]_i_5_0 [7]),
        .I4(\IFMCH_curr[31]_i_8_n_3 ),
        .O(\IFMCH_curr[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_6 
       (.I0(\IFMCH_curr[31]_i_5_0 [20]),
        .I1(\IFMCH_curr[31]_i_5_0 [1]),
        .I2(\IFMCH_curr[31]_i_5_0 [19]),
        .I3(\IFMCH_curr[31]_i_5_0 [5]),
        .O(\IFMCH_curr[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_7 
       (.I0(\IFMCH_curr[31]_i_5_0 [4]),
        .I1(\IFMCH_curr[31]_i_5_0 [3]),
        .I2(\IFMCH_curr[31]_i_5_0 [23]),
        .I3(\IFMCH_curr[31]_i_5_0 [6]),
        .O(\IFMCH_curr[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_8 
       (.I0(\IFMCH_curr[31]_i_5_0 [18]),
        .I1(\IFMCH_curr[31]_i_5_0 [14]),
        .I2(\IFMCH_curr[31]_i_5_0 [29]),
        .I3(\IFMCH_curr[31]_i_5_0 [25]),
        .O(\IFMCH_curr[31]_i_8_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_reg_1032[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_reg_1032[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_reg_1032[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_reg_1032[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_reg_1032[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_reg_1032[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_reg_1032[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_reg_1032[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_reg_1032[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_reg_1032[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_reg_1032[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_reg_1032[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_reg_1032[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_reg_1032[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_reg_1032[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_reg_1032[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_reg_1032[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_reg_1032[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_reg_1032[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_reg_1032[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_reg_1032[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_reg_1032[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_reg_1032[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_reg_1032[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_reg_1032[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_reg_1032[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_reg_1032[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_reg_1032[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_reg_1032[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_reg_1032[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_reg_1032[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_reg_1032[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_reg_1032[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_reg_1032[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_reg_1032[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_reg_1032[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_reg_1032[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_reg_1032[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_reg_1032[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_reg_1032[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_reg_1032[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_reg_1032[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_reg_1032[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_reg_1032[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_reg_1032[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1032[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_reg_1032[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_reg_1032_reg[19]_i_1_n_3 ,\mul_ln154_reg_1032_reg[19]_i_1_n_4 ,\mul_ln154_reg_1032_reg[19]_i_1_n_5 ,\mul_ln154_reg_1032_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_reg_1032[19]_i_2_n_3 ,\mul_ln154_reg_1032[19]_i_3_n_3 ,\mul_ln154_reg_1032[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[23]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[23]_i_1_n_3 ,\mul_ln154_reg_1032_reg[23]_i_1_n_4 ,\mul_ln154_reg_1032_reg[23]_i_1_n_5 ,\mul_ln154_reg_1032_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_reg_1032[23]_i_2_n_3 ,\mul_ln154_reg_1032[23]_i_3_n_3 ,\mul_ln154_reg_1032[23]_i_4_n_3 ,\mul_ln154_reg_1032[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[27]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[27]_i_1_n_3 ,\mul_ln154_reg_1032_reg[27]_i_1_n_4 ,\mul_ln154_reg_1032_reg[27]_i_1_n_5 ,\mul_ln154_reg_1032_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_reg_1032[27]_i_2_n_3 ,\mul_ln154_reg_1032[27]_i_3_n_3 ,\mul_ln154_reg_1032[27]_i_4_n_3 ,\mul_ln154_reg_1032[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[31]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[31]_i_1_n_3 ,\mul_ln154_reg_1032_reg[31]_i_1_n_4 ,\mul_ln154_reg_1032_reg[31]_i_1_n_5 ,\mul_ln154_reg_1032_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_reg_1032[31]_i_2_n_3 ,\mul_ln154_reg_1032[31]_i_3_n_3 ,\mul_ln154_reg_1032[31]_i_4_n_3 ,\mul_ln154_reg_1032[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[35]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[35]_i_1_n_3 ,\mul_ln154_reg_1032_reg[35]_i_1_n_4 ,\mul_ln154_reg_1032_reg[35]_i_1_n_5 ,\mul_ln154_reg_1032_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_reg_1032[35]_i_2_n_3 ,\mul_ln154_reg_1032[35]_i_3_n_3 ,\mul_ln154_reg_1032[35]_i_4_n_3 ,\mul_ln154_reg_1032[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[39]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[39]_i_1_n_3 ,\mul_ln154_reg_1032_reg[39]_i_1_n_4 ,\mul_ln154_reg_1032_reg[39]_i_1_n_5 ,\mul_ln154_reg_1032_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_reg_1032[39]_i_2_n_3 ,\mul_ln154_reg_1032[39]_i_3_n_3 ,\mul_ln154_reg_1032[39]_i_4_n_3 ,\mul_ln154_reg_1032[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[43]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[43]_i_1_n_3 ,\mul_ln154_reg_1032_reg[43]_i_1_n_4 ,\mul_ln154_reg_1032_reg[43]_i_1_n_5 ,\mul_ln154_reg_1032_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_reg_1032[43]_i_2_n_3 ,\mul_ln154_reg_1032[43]_i_3_n_3 ,\mul_ln154_reg_1032[43]_i_4_n_3 ,\mul_ln154_reg_1032[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[47]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[47]_i_1_n_3 ,\mul_ln154_reg_1032_reg[47]_i_1_n_4 ,\mul_ln154_reg_1032_reg[47]_i_1_n_5 ,\mul_ln154_reg_1032_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_reg_1032[47]_i_2_n_3 ,\mul_ln154_reg_1032[47]_i_3_n_3 ,\mul_ln154_reg_1032[47]_i_4_n_3 ,\mul_ln154_reg_1032[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[51]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[51]_i_1_n_3 ,\mul_ln154_reg_1032_reg[51]_i_1_n_4 ,\mul_ln154_reg_1032_reg[51]_i_1_n_5 ,\mul_ln154_reg_1032_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_reg_1032[51]_i_2_n_3 ,\mul_ln154_reg_1032[51]_i_3_n_3 ,\mul_ln154_reg_1032[51]_i_4_n_3 ,\mul_ln154_reg_1032[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[55]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[55]_i_1_n_3 ,\mul_ln154_reg_1032_reg[55]_i_1_n_4 ,\mul_ln154_reg_1032_reg[55]_i_1_n_5 ,\mul_ln154_reg_1032_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_reg_1032[55]_i_2_n_3 ,\mul_ln154_reg_1032[55]_i_3_n_3 ,\mul_ln154_reg_1032[55]_i_4_n_3 ,\mul_ln154_reg_1032[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[59]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1032_reg[59]_i_1_n_3 ,\mul_ln154_reg_1032_reg[59]_i_1_n_4 ,\mul_ln154_reg_1032_reg[59]_i_1_n_5 ,\mul_ln154_reg_1032_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_reg_1032[59]_i_2_n_3 ,\mul_ln154_reg_1032[59]_i_3_n_3 ,\mul_ln154_reg_1032[59]_i_4_n_3 ,\mul_ln154_reg_1032[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1032_reg[62]_i_1 
       (.CI(\mul_ln154_reg_1032_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_reg_1032_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_reg_1032_reg[62]_i_1_n_5 ,\mul_ln154_reg_1032_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_reg_1032_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_reg_1032[62]_i_2_n_3 ,\mul_ln154_reg_1032[62]_i_3_n_3 ,\mul_ln154_reg_1032[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32ns_31ns_63_2_1
   (D,
    Q,
    IFMCH_curr0,
    ap_clk,
    buff0_reg_0);
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]buff0_reg_0;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_1_reg_1037[19]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[19]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[19]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[23]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[23]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[23]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[23]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[27]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[27]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[27]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[27]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[31]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[31]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[31]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[31]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[35]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[35]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[35]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[35]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[39]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[39]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[39]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[39]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[43]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[43]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[43]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[43]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[47]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[47]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[47]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[47]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[51]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[51]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[51]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[51]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[55]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[55]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[55]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[55]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[59]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[59]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[59]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037[59]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1037[62]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1037[62]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1037[62]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[19]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[19]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[19]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[19]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[23]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[23]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[23]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[23]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[27]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[27]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[27]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[27]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[31]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[31]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[31]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[31]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[35]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[35]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[35]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[35]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[39]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[39]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[39]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[39]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[43]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[43]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[43]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[43]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[47]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[47]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[47]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[47]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[51]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[51]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[51]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[51]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[55]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[55]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[55]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[55]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[59]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1037_reg[59]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1037_reg[59]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[59]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1037_reg[62]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1037_reg[62]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_1_reg_1037_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_1_reg_1037_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_1_reg_1037[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_1_reg_1037[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_1_reg_1037[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_1_reg_1037[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_1_reg_1037[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_1_reg_1037[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_1_reg_1037[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_1_reg_1037[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_1_reg_1037[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_1_reg_1037[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_1_reg_1037[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_1_reg_1037[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_1_reg_1037[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_1_reg_1037[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_1_reg_1037[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_1_reg_1037[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_1_reg_1037[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_1_reg_1037[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_1_reg_1037[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_1_reg_1037[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_1_reg_1037[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_1_reg_1037[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_1_reg_1037[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_1_reg_1037[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_1_reg_1037[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_1_reg_1037[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_1_reg_1037[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_1_reg_1037[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_1_reg_1037[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_1_reg_1037[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_1_reg_1037[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_1_reg_1037[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_1_reg_1037[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_1_reg_1037[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_1_reg_1037[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_1_reg_1037[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_1_reg_1037[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_1_reg_1037[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_1_reg_1037[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_1_reg_1037[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_1_reg_1037[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_1_reg_1037[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_1_reg_1037[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_1_reg_1037[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_1_reg_1037[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1037[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_1_reg_1037[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_1_reg_1037_reg[19]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[19]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[19]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_1_reg_1037[19]_i_2_n_3 ,\mul_ln154_1_reg_1037[19]_i_3_n_3 ,\mul_ln154_1_reg_1037[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[23]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[23]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[23]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[23]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_1_reg_1037[23]_i_2_n_3 ,\mul_ln154_1_reg_1037[23]_i_3_n_3 ,\mul_ln154_1_reg_1037[23]_i_4_n_3 ,\mul_ln154_1_reg_1037[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[27]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[27]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[27]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[27]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_1_reg_1037[27]_i_2_n_3 ,\mul_ln154_1_reg_1037[27]_i_3_n_3 ,\mul_ln154_1_reg_1037[27]_i_4_n_3 ,\mul_ln154_1_reg_1037[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[31]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[31]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[31]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[31]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_1_reg_1037[31]_i_2_n_3 ,\mul_ln154_1_reg_1037[31]_i_3_n_3 ,\mul_ln154_1_reg_1037[31]_i_4_n_3 ,\mul_ln154_1_reg_1037[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[35]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[35]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[35]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[35]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_1_reg_1037[35]_i_2_n_3 ,\mul_ln154_1_reg_1037[35]_i_3_n_3 ,\mul_ln154_1_reg_1037[35]_i_4_n_3 ,\mul_ln154_1_reg_1037[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[39]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[39]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[39]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[39]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_1_reg_1037[39]_i_2_n_3 ,\mul_ln154_1_reg_1037[39]_i_3_n_3 ,\mul_ln154_1_reg_1037[39]_i_4_n_3 ,\mul_ln154_1_reg_1037[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[43]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[43]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[43]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[43]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_1_reg_1037[43]_i_2_n_3 ,\mul_ln154_1_reg_1037[43]_i_3_n_3 ,\mul_ln154_1_reg_1037[43]_i_4_n_3 ,\mul_ln154_1_reg_1037[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[47]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[47]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[47]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[47]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_1_reg_1037[47]_i_2_n_3 ,\mul_ln154_1_reg_1037[47]_i_3_n_3 ,\mul_ln154_1_reg_1037[47]_i_4_n_3 ,\mul_ln154_1_reg_1037[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[51]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[51]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[51]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[51]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_1_reg_1037[51]_i_2_n_3 ,\mul_ln154_1_reg_1037[51]_i_3_n_3 ,\mul_ln154_1_reg_1037[51]_i_4_n_3 ,\mul_ln154_1_reg_1037[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[55]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[55]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[55]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[55]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_1_reg_1037[55]_i_2_n_3 ,\mul_ln154_1_reg_1037[55]_i_3_n_3 ,\mul_ln154_1_reg_1037[55]_i_4_n_3 ,\mul_ln154_1_reg_1037[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[59]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1037_reg[59]_i_1_n_3 ,\mul_ln154_1_reg_1037_reg[59]_i_1_n_4 ,\mul_ln154_1_reg_1037_reg[59]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_1_reg_1037[59]_i_2_n_3 ,\mul_ln154_1_reg_1037[59]_i_3_n_3 ,\mul_ln154_1_reg_1037[59]_i_4_n_3 ,\mul_ln154_1_reg_1037[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1037_reg[62]_i_1 
       (.CI(\mul_ln154_1_reg_1037_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_1_reg_1037_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_1_reg_1037_reg[62]_i_1_n_5 ,\mul_ln154_1_reg_1037_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_1_reg_1037_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_1_reg_1037[62]_i_2_n_3 ,\mul_ln154_1_reg_1037[62]_i_3_n_3 ,\mul_ln154_1_reg_1037[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[17:1]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1
   (D,
    Q,
    \KER_size_0_reg_942[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_0_reg_942[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_0_reg_942[13]_i_11_n_3 ;
  wire \KER_size_0_reg_942[13]_i_12_n_3 ;
  wire \KER_size_0_reg_942[13]_i_13_n_3 ;
  wire \KER_size_0_reg_942[13]_i_14_n_3 ;
  wire \KER_size_0_reg_942[13]_i_15_n_3 ;
  wire \KER_size_0_reg_942[13]_i_16_n_3 ;
  wire \KER_size_0_reg_942[13]_i_17_n_3 ;
  wire \KER_size_0_reg_942[13]_i_2_n_3 ;
  wire \KER_size_0_reg_942[13]_i_3_n_3 ;
  wire \KER_size_0_reg_942[13]_i_4_n_3 ;
  wire \KER_size_0_reg_942[13]_i_5_n_3 ;
  wire \KER_size_0_reg_942[13]_i_6_n_3 ;
  wire \KER_size_0_reg_942[13]_i_7_n_3 ;
  wire \KER_size_0_reg_942[13]_i_8_n_3 ;
  wire \KER_size_0_reg_942[13]_i_9_n_3 ;
  wire \KER_size_0_reg_942[17]_i_12_n_3 ;
  wire \KER_size_0_reg_942[17]_i_13_n_3 ;
  wire \KER_size_0_reg_942[17]_i_14_n_3 ;
  wire \KER_size_0_reg_942[17]_i_15_n_3 ;
  wire \KER_size_0_reg_942[17]_i_16_n_3 ;
  wire \KER_size_0_reg_942[17]_i_17_n_3 ;
  wire \KER_size_0_reg_942[17]_i_18_n_3 ;
  wire \KER_size_0_reg_942[17]_i_19_n_3 ;
  wire \KER_size_0_reg_942[17]_i_20_n_3 ;
  wire \KER_size_0_reg_942[17]_i_21_n_3 ;
  wire \KER_size_0_reg_942[17]_i_22_n_3 ;
  wire \KER_size_0_reg_942[17]_i_23_n_3 ;
  wire \KER_size_0_reg_942[17]_i_24_n_3 ;
  wire \KER_size_0_reg_942[17]_i_25_n_3 ;
  wire \KER_size_0_reg_942[17]_i_26_n_3 ;
  wire \KER_size_0_reg_942[17]_i_27_n_3 ;
  wire \KER_size_0_reg_942[17]_i_2_n_3 ;
  wire \KER_size_0_reg_942[17]_i_3_n_3 ;
  wire \KER_size_0_reg_942[17]_i_4_n_3 ;
  wire \KER_size_0_reg_942[17]_i_5_n_3 ;
  wire \KER_size_0_reg_942[17]_i_6_n_3 ;
  wire \KER_size_0_reg_942[17]_i_7_n_3 ;
  wire \KER_size_0_reg_942[17]_i_8_n_3 ;
  wire \KER_size_0_reg_942[17]_i_9_n_3 ;
  wire \KER_size_0_reg_942[21]_i_100_n_3 ;
  wire \KER_size_0_reg_942[21]_i_12_n_3 ;
  wire \KER_size_0_reg_942[21]_i_13_n_3 ;
  wire \KER_size_0_reg_942[21]_i_14_n_3 ;
  wire \KER_size_0_reg_942[21]_i_15_n_3 ;
  wire \KER_size_0_reg_942[21]_i_16_n_3 ;
  wire \KER_size_0_reg_942[21]_i_17_n_3 ;
  wire \KER_size_0_reg_942[21]_i_18_n_3 ;
  wire \KER_size_0_reg_942[21]_i_19_n_3 ;
  wire \KER_size_0_reg_942[21]_i_20_n_3 ;
  wire \KER_size_0_reg_942[21]_i_21_n_3 ;
  wire \KER_size_0_reg_942[21]_i_22_n_3 ;
  wire \KER_size_0_reg_942[21]_i_23_n_3 ;
  wire \KER_size_0_reg_942[21]_i_24_n_3 ;
  wire \KER_size_0_reg_942[21]_i_25_n_3 ;
  wire \KER_size_0_reg_942[21]_i_26_n_3 ;
  wire \KER_size_0_reg_942[21]_i_27_n_3 ;
  wire \KER_size_0_reg_942[21]_i_2_n_3 ;
  wire \KER_size_0_reg_942[21]_i_34_n_3 ;
  wire \KER_size_0_reg_942[21]_i_35_n_3 ;
  wire \KER_size_0_reg_942[21]_i_36_n_3 ;
  wire \KER_size_0_reg_942[21]_i_37_n_3 ;
  wire \KER_size_0_reg_942[21]_i_38_n_3 ;
  wire \KER_size_0_reg_942[21]_i_39_n_3 ;
  wire \KER_size_0_reg_942[21]_i_3_n_3 ;
  wire \KER_size_0_reg_942[21]_i_40_n_3 ;
  wire \KER_size_0_reg_942[21]_i_41_n_3 ;
  wire \KER_size_0_reg_942[21]_i_42_n_3 ;
  wire \KER_size_0_reg_942[21]_i_43_n_3 ;
  wire \KER_size_0_reg_942[21]_i_44_n_3 ;
  wire \KER_size_0_reg_942[21]_i_45_n_3 ;
  wire \KER_size_0_reg_942[21]_i_46_n_3 ;
  wire \KER_size_0_reg_942[21]_i_47_n_3 ;
  wire \KER_size_0_reg_942[21]_i_48_n_3 ;
  wire \KER_size_0_reg_942[21]_i_49_n_3 ;
  wire \KER_size_0_reg_942[21]_i_4_n_3 ;
  wire \KER_size_0_reg_942[21]_i_50_n_3 ;
  wire \KER_size_0_reg_942[21]_i_51_n_3 ;
  wire \KER_size_0_reg_942[21]_i_52_n_3 ;
  wire \KER_size_0_reg_942[21]_i_53_n_3 ;
  wire \KER_size_0_reg_942[21]_i_54_n_3 ;
  wire \KER_size_0_reg_942[21]_i_55_n_3 ;
  wire \KER_size_0_reg_942[21]_i_56_n_3 ;
  wire \KER_size_0_reg_942[21]_i_57_n_3 ;
  wire \KER_size_0_reg_942[21]_i_58_n_3 ;
  wire \KER_size_0_reg_942[21]_i_59_n_3 ;
  wire \KER_size_0_reg_942[21]_i_5_n_3 ;
  wire \KER_size_0_reg_942[21]_i_60_n_3 ;
  wire \KER_size_0_reg_942[21]_i_61_n_3 ;
  wire \KER_size_0_reg_942[21]_i_62_n_3 ;
  wire \KER_size_0_reg_942[21]_i_63_n_3 ;
  wire \KER_size_0_reg_942[21]_i_64_n_3 ;
  wire \KER_size_0_reg_942[21]_i_65_n_3 ;
  wire \KER_size_0_reg_942[21]_i_66_n_3 ;
  wire \KER_size_0_reg_942[21]_i_67_n_3 ;
  wire \KER_size_0_reg_942[21]_i_68_n_3 ;
  wire \KER_size_0_reg_942[21]_i_69_n_3 ;
  wire \KER_size_0_reg_942[21]_i_6_n_3 ;
  wire \KER_size_0_reg_942[21]_i_70_n_3 ;
  wire \KER_size_0_reg_942[21]_i_71_n_3 ;
  wire \KER_size_0_reg_942[21]_i_72_n_3 ;
  wire \KER_size_0_reg_942[21]_i_73_n_3 ;
  wire \KER_size_0_reg_942[21]_i_74_n_3 ;
  wire \KER_size_0_reg_942[21]_i_75_n_3 ;
  wire \KER_size_0_reg_942[21]_i_76_n_3 ;
  wire \KER_size_0_reg_942[21]_i_77_n_3 ;
  wire \KER_size_0_reg_942[21]_i_78_n_3 ;
  wire \KER_size_0_reg_942[21]_i_79_n_3 ;
  wire \KER_size_0_reg_942[21]_i_7_n_3 ;
  wire \KER_size_0_reg_942[21]_i_80_n_3 ;
  wire \KER_size_0_reg_942[21]_i_81_n_3 ;
  wire \KER_size_0_reg_942[21]_i_82_n_3 ;
  wire \KER_size_0_reg_942[21]_i_83_n_3 ;
  wire \KER_size_0_reg_942[21]_i_84_n_3 ;
  wire \KER_size_0_reg_942[21]_i_85_n_3 ;
  wire \KER_size_0_reg_942[21]_i_86_n_3 ;
  wire \KER_size_0_reg_942[21]_i_87_n_3 ;
  wire \KER_size_0_reg_942[21]_i_88_n_3 ;
  wire \KER_size_0_reg_942[21]_i_89_n_3 ;
  wire \KER_size_0_reg_942[21]_i_8_n_3 ;
  wire \KER_size_0_reg_942[21]_i_90_n_3 ;
  wire \KER_size_0_reg_942[21]_i_91_n_3 ;
  wire \KER_size_0_reg_942[21]_i_92_n_3 ;
  wire \KER_size_0_reg_942[21]_i_93_n_3 ;
  wire \KER_size_0_reg_942[21]_i_94_n_3 ;
  wire \KER_size_0_reg_942[21]_i_95_n_3 ;
  wire \KER_size_0_reg_942[21]_i_96_n_3 ;
  wire \KER_size_0_reg_942[21]_i_97_n_3 ;
  wire \KER_size_0_reg_942[21]_i_98_n_3 ;
  wire \KER_size_0_reg_942[21]_i_99_n_3 ;
  wire \KER_size_0_reg_942[21]_i_9_n_3 ;
  wire \KER_size_0_reg_942[25]_i_100_n_3 ;
  wire \KER_size_0_reg_942[25]_i_101_n_3 ;
  wire \KER_size_0_reg_942[25]_i_102_n_3 ;
  wire \KER_size_0_reg_942[25]_i_103_n_3 ;
  wire \KER_size_0_reg_942[25]_i_104_n_3 ;
  wire \KER_size_0_reg_942[25]_i_105_n_3 ;
  wire \KER_size_0_reg_942[25]_i_106_n_3 ;
  wire \KER_size_0_reg_942[25]_i_107_n_3 ;
  wire \KER_size_0_reg_942[25]_i_108_n_3 ;
  wire \KER_size_0_reg_942[25]_i_109_n_3 ;
  wire \KER_size_0_reg_942[25]_i_110_n_3 ;
  wire \KER_size_0_reg_942[25]_i_111_n_3 ;
  wire \KER_size_0_reg_942[25]_i_112_n_3 ;
  wire \KER_size_0_reg_942[25]_i_113_n_3 ;
  wire \KER_size_0_reg_942[25]_i_114_n_3 ;
  wire \KER_size_0_reg_942[25]_i_115_n_3 ;
  wire \KER_size_0_reg_942[25]_i_116_n_3 ;
  wire \KER_size_0_reg_942[25]_i_117_n_3 ;
  wire \KER_size_0_reg_942[25]_i_118_n_3 ;
  wire \KER_size_0_reg_942[25]_i_119_n_3 ;
  wire \KER_size_0_reg_942[25]_i_120_n_3 ;
  wire \KER_size_0_reg_942[25]_i_121_n_3 ;
  wire \KER_size_0_reg_942[25]_i_122_n_3 ;
  wire \KER_size_0_reg_942[25]_i_14_n_3 ;
  wire \KER_size_0_reg_942[25]_i_15_n_3 ;
  wire \KER_size_0_reg_942[25]_i_16_n_3 ;
  wire \KER_size_0_reg_942[25]_i_17_n_3 ;
  wire \KER_size_0_reg_942[25]_i_18_n_3 ;
  wire \KER_size_0_reg_942[25]_i_19_n_3 ;
  wire \KER_size_0_reg_942[25]_i_20_n_3 ;
  wire \KER_size_0_reg_942[25]_i_21_n_3 ;
  wire \KER_size_0_reg_942[25]_i_22_n_3 ;
  wire \KER_size_0_reg_942[25]_i_23_n_3 ;
  wire \KER_size_0_reg_942[25]_i_24_n_3 ;
  wire \KER_size_0_reg_942[25]_i_25_n_3 ;
  wire \KER_size_0_reg_942[25]_i_26_n_3 ;
  wire \KER_size_0_reg_942[25]_i_27_n_3 ;
  wire \KER_size_0_reg_942[25]_i_28_n_3 ;
  wire \KER_size_0_reg_942[25]_i_29_n_3 ;
  wire \KER_size_0_reg_942[25]_i_2_n_3 ;
  wire \KER_size_0_reg_942[25]_i_30_n_3 ;
  wire \KER_size_0_reg_942[25]_i_31_n_3 ;
  wire \KER_size_0_reg_942[25]_i_32_n_3 ;
  wire \KER_size_0_reg_942[25]_i_33_n_3 ;
  wire \KER_size_0_reg_942[25]_i_34_n_3 ;
  wire \KER_size_0_reg_942[25]_i_35_n_3 ;
  wire \KER_size_0_reg_942[25]_i_36_n_3 ;
  wire \KER_size_0_reg_942[25]_i_37_n_3 ;
  wire \KER_size_0_reg_942[25]_i_38_n_3 ;
  wire \KER_size_0_reg_942[25]_i_39_n_3 ;
  wire \KER_size_0_reg_942[25]_i_3_n_3 ;
  wire \KER_size_0_reg_942[25]_i_40_n_3 ;
  wire \KER_size_0_reg_942[25]_i_41_n_3 ;
  wire \KER_size_0_reg_942[25]_i_42_n_3 ;
  wire \KER_size_0_reg_942[25]_i_43_n_3 ;
  wire \KER_size_0_reg_942[25]_i_44_n_3 ;
  wire \KER_size_0_reg_942[25]_i_4_n_3 ;
  wire \KER_size_0_reg_942[25]_i_51_n_3 ;
  wire \KER_size_0_reg_942[25]_i_52_n_3 ;
  wire \KER_size_0_reg_942[25]_i_53_n_3 ;
  wire \KER_size_0_reg_942[25]_i_54_n_3 ;
  wire \KER_size_0_reg_942[25]_i_55_n_3 ;
  wire \KER_size_0_reg_942[25]_i_56_n_3 ;
  wire \KER_size_0_reg_942[25]_i_57_n_3 ;
  wire \KER_size_0_reg_942[25]_i_58_n_3 ;
  wire \KER_size_0_reg_942[25]_i_59_n_3 ;
  wire \KER_size_0_reg_942[25]_i_5_n_3 ;
  wire \KER_size_0_reg_942[25]_i_60_n_3 ;
  wire \KER_size_0_reg_942[25]_i_61_n_3 ;
  wire \KER_size_0_reg_942[25]_i_62_n_3 ;
  wire \KER_size_0_reg_942[25]_i_63_n_3 ;
  wire \KER_size_0_reg_942[25]_i_64_n_3 ;
  wire \KER_size_0_reg_942[25]_i_65_n_3 ;
  wire \KER_size_0_reg_942[25]_i_66_n_3 ;
  wire \KER_size_0_reg_942[25]_i_67_n_3 ;
  wire \KER_size_0_reg_942[25]_i_68_n_3 ;
  wire \KER_size_0_reg_942[25]_i_69_n_3 ;
  wire \KER_size_0_reg_942[25]_i_6_n_3 ;
  wire \KER_size_0_reg_942[25]_i_70_n_3 ;
  wire \KER_size_0_reg_942[25]_i_71_n_3 ;
  wire \KER_size_0_reg_942[25]_i_72_n_3 ;
  wire \KER_size_0_reg_942[25]_i_73_n_3 ;
  wire \KER_size_0_reg_942[25]_i_74_n_3 ;
  wire \KER_size_0_reg_942[25]_i_75_n_3 ;
  wire \KER_size_0_reg_942[25]_i_76_n_3 ;
  wire \KER_size_0_reg_942[25]_i_77_n_3 ;
  wire \KER_size_0_reg_942[25]_i_78_n_3 ;
  wire \KER_size_0_reg_942[25]_i_79_n_3 ;
  wire \KER_size_0_reg_942[25]_i_7_n_3 ;
  wire \KER_size_0_reg_942[25]_i_80_n_3 ;
  wire \KER_size_0_reg_942[25]_i_81_n_3 ;
  wire \KER_size_0_reg_942[25]_i_82_n_3 ;
  wire \KER_size_0_reg_942[25]_i_83_n_3 ;
  wire \KER_size_0_reg_942[25]_i_84_n_3 ;
  wire \KER_size_0_reg_942[25]_i_85_n_3 ;
  wire \KER_size_0_reg_942[25]_i_86_n_3 ;
  wire \KER_size_0_reg_942[25]_i_87_n_3 ;
  wire \KER_size_0_reg_942[25]_i_88_n_3 ;
  wire \KER_size_0_reg_942[25]_i_89_n_3 ;
  wire \KER_size_0_reg_942[25]_i_8_n_3 ;
  wire \KER_size_0_reg_942[25]_i_90_n_3 ;
  wire \KER_size_0_reg_942[25]_i_91_n_3 ;
  wire \KER_size_0_reg_942[25]_i_92_n_3 ;
  wire \KER_size_0_reg_942[25]_i_93_n_3 ;
  wire \KER_size_0_reg_942[25]_i_94_n_3 ;
  wire \KER_size_0_reg_942[25]_i_95_n_3 ;
  wire \KER_size_0_reg_942[25]_i_96_n_3 ;
  wire \KER_size_0_reg_942[25]_i_97_n_3 ;
  wire \KER_size_0_reg_942[25]_i_98_n_3 ;
  wire \KER_size_0_reg_942[25]_i_99_n_3 ;
  wire \KER_size_0_reg_942[25]_i_9_n_3 ;
  wire \KER_size_0_reg_942[29]_i_100_n_3 ;
  wire \KER_size_0_reg_942[29]_i_101_n_3 ;
  wire \KER_size_0_reg_942[29]_i_102_n_3 ;
  wire \KER_size_0_reg_942[29]_i_103_n_3 ;
  wire \KER_size_0_reg_942[29]_i_104_n_3 ;
  wire \KER_size_0_reg_942[29]_i_105_n_3 ;
  wire \KER_size_0_reg_942[29]_i_106_n_3 ;
  wire \KER_size_0_reg_942[29]_i_107_n_3 ;
  wire \KER_size_0_reg_942[29]_i_108_n_3 ;
  wire \KER_size_0_reg_942[29]_i_109_n_3 ;
  wire \KER_size_0_reg_942[29]_i_110_n_3 ;
  wire \KER_size_0_reg_942[29]_i_111_n_3 ;
  wire \KER_size_0_reg_942[29]_i_112_n_3 ;
  wire \KER_size_0_reg_942[29]_i_113_n_3 ;
  wire \KER_size_0_reg_942[29]_i_114_n_3 ;
  wire \KER_size_0_reg_942[29]_i_115_n_3 ;
  wire \KER_size_0_reg_942[29]_i_116_n_3 ;
  wire \KER_size_0_reg_942[29]_i_117_n_3 ;
  wire \KER_size_0_reg_942[29]_i_118_n_3 ;
  wire \KER_size_0_reg_942[29]_i_119_n_3 ;
  wire \KER_size_0_reg_942[29]_i_120_n_3 ;
  wire \KER_size_0_reg_942[29]_i_121_n_3 ;
  wire \KER_size_0_reg_942[29]_i_122_n_3 ;
  wire \KER_size_0_reg_942[29]_i_123_n_3 ;
  wire \KER_size_0_reg_942[29]_i_124_n_3 ;
  wire \KER_size_0_reg_942[29]_i_125_n_3 ;
  wire \KER_size_0_reg_942[29]_i_126_n_3 ;
  wire \KER_size_0_reg_942[29]_i_127_n_3 ;
  wire \KER_size_0_reg_942[29]_i_128_n_3 ;
  wire \KER_size_0_reg_942[29]_i_129_n_3 ;
  wire \KER_size_0_reg_942[29]_i_130_n_3 ;
  wire \KER_size_0_reg_942[29]_i_131_n_3 ;
  wire \KER_size_0_reg_942[29]_i_132_n_3 ;
  wire \KER_size_0_reg_942[29]_i_133_n_3 ;
  wire \KER_size_0_reg_942[29]_i_134_n_3 ;
  wire \KER_size_0_reg_942[29]_i_135_n_3 ;
  wire \KER_size_0_reg_942[29]_i_136_n_3 ;
  wire \KER_size_0_reg_942[29]_i_137_n_3 ;
  wire \KER_size_0_reg_942[29]_i_138_n_3 ;
  wire \KER_size_0_reg_942[29]_i_139_n_3 ;
  wire \KER_size_0_reg_942[29]_i_13_n_3 ;
  wire \KER_size_0_reg_942[29]_i_140_n_3 ;
  wire \KER_size_0_reg_942[29]_i_141_n_3 ;
  wire \KER_size_0_reg_942[29]_i_142_n_3 ;
  wire \KER_size_0_reg_942[29]_i_143_n_3 ;
  wire \KER_size_0_reg_942[29]_i_144_n_3 ;
  wire \KER_size_0_reg_942[29]_i_145_n_3 ;
  wire \KER_size_0_reg_942[29]_i_146_n_3 ;
  wire \KER_size_0_reg_942[29]_i_147_n_3 ;
  wire \KER_size_0_reg_942[29]_i_148_n_3 ;
  wire \KER_size_0_reg_942[29]_i_149_n_3 ;
  wire \KER_size_0_reg_942[29]_i_14_n_3 ;
  wire \KER_size_0_reg_942[29]_i_150_n_3 ;
  wire \KER_size_0_reg_942[29]_i_151_n_3 ;
  wire \KER_size_0_reg_942[29]_i_152_n_3 ;
  wire \KER_size_0_reg_942[29]_i_153_n_3 ;
  wire \KER_size_0_reg_942[29]_i_15_n_3 ;
  wire \KER_size_0_reg_942[29]_i_16_n_3 ;
  wire \KER_size_0_reg_942[29]_i_17_n_3 ;
  wire \KER_size_0_reg_942[29]_i_18_n_3 ;
  wire \KER_size_0_reg_942[29]_i_19_n_3 ;
  wire \KER_size_0_reg_942[29]_i_20_n_3 ;
  wire \KER_size_0_reg_942[29]_i_21_n_3 ;
  wire \KER_size_0_reg_942[29]_i_22_n_3 ;
  wire \KER_size_0_reg_942[29]_i_23_n_3 ;
  wire \KER_size_0_reg_942[29]_i_24_n_3 ;
  wire \KER_size_0_reg_942[29]_i_25_n_3 ;
  wire \KER_size_0_reg_942[29]_i_26_n_3 ;
  wire \KER_size_0_reg_942[29]_i_27_n_3 ;
  wire \KER_size_0_reg_942[29]_i_28_n_3 ;
  wire \KER_size_0_reg_942[29]_i_29_n_3 ;
  wire \KER_size_0_reg_942[29]_i_2_n_3 ;
  wire \KER_size_0_reg_942[29]_i_30_n_3 ;
  wire \KER_size_0_reg_942[29]_i_31_n_3 ;
  wire \KER_size_0_reg_942[29]_i_32_n_3 ;
  wire \KER_size_0_reg_942[29]_i_33_n_3 ;
  wire \KER_size_0_reg_942[29]_i_34_n_3 ;
  wire \KER_size_0_reg_942[29]_i_35_n_3 ;
  wire \KER_size_0_reg_942[29]_i_36_n_3 ;
  wire \KER_size_0_reg_942[29]_i_3_n_3 ;
  wire \KER_size_0_reg_942[29]_i_46_n_3 ;
  wire \KER_size_0_reg_942[29]_i_47_n_3 ;
  wire \KER_size_0_reg_942[29]_i_48_n_3 ;
  wire \KER_size_0_reg_942[29]_i_49_n_3 ;
  wire \KER_size_0_reg_942[29]_i_4_n_3 ;
  wire \KER_size_0_reg_942[29]_i_50_n_3 ;
  wire \KER_size_0_reg_942[29]_i_51_n_3 ;
  wire \KER_size_0_reg_942[29]_i_52_n_3 ;
  wire \KER_size_0_reg_942[29]_i_53_n_3 ;
  wire \KER_size_0_reg_942[29]_i_54_n_3 ;
  wire \KER_size_0_reg_942[29]_i_55_n_3 ;
  wire \KER_size_0_reg_942[29]_i_56_n_3 ;
  wire \KER_size_0_reg_942[29]_i_57_n_3 ;
  wire \KER_size_0_reg_942[29]_i_58_n_3 ;
  wire \KER_size_0_reg_942[29]_i_59_n_3 ;
  wire \KER_size_0_reg_942[29]_i_5_n_3 ;
  wire \KER_size_0_reg_942[29]_i_60_n_3 ;
  wire \KER_size_0_reg_942[29]_i_61_n_3 ;
  wire \KER_size_0_reg_942[29]_i_62_n_3 ;
  wire \KER_size_0_reg_942[29]_i_63_n_3 ;
  wire \KER_size_0_reg_942[29]_i_64_n_3 ;
  wire \KER_size_0_reg_942[29]_i_65_n_3 ;
  wire \KER_size_0_reg_942[29]_i_66_n_3 ;
  wire \KER_size_0_reg_942[29]_i_67_n_3 ;
  wire \KER_size_0_reg_942[29]_i_68_n_3 ;
  wire \KER_size_0_reg_942[29]_i_69_n_3 ;
  wire \KER_size_0_reg_942[29]_i_6_n_3 ;
  wire \KER_size_0_reg_942[29]_i_70_n_3 ;
  wire \KER_size_0_reg_942[29]_i_71_n_3 ;
  wire \KER_size_0_reg_942[29]_i_72_n_3 ;
  wire \KER_size_0_reg_942[29]_i_73_n_3 ;
  wire \KER_size_0_reg_942[29]_i_74_n_3 ;
  wire \KER_size_0_reg_942[29]_i_75_n_3 ;
  wire \KER_size_0_reg_942[29]_i_76_n_3 ;
  wire \KER_size_0_reg_942[29]_i_77_n_3 ;
  wire \KER_size_0_reg_942[29]_i_78_n_3 ;
  wire \KER_size_0_reg_942[29]_i_79_n_3 ;
  wire \KER_size_0_reg_942[29]_i_7_n_3 ;
  wire \KER_size_0_reg_942[29]_i_80_n_3 ;
  wire \KER_size_0_reg_942[29]_i_81_n_3 ;
  wire \KER_size_0_reg_942[29]_i_82_n_3 ;
  wire \KER_size_0_reg_942[29]_i_83_n_3 ;
  wire \KER_size_0_reg_942[29]_i_84_n_3 ;
  wire \KER_size_0_reg_942[29]_i_85_n_3 ;
  wire \KER_size_0_reg_942[29]_i_86_n_3 ;
  wire \KER_size_0_reg_942[29]_i_87_n_3 ;
  wire \KER_size_0_reg_942[29]_i_88_n_3 ;
  wire \KER_size_0_reg_942[29]_i_89_n_3 ;
  wire \KER_size_0_reg_942[29]_i_8_n_3 ;
  wire \KER_size_0_reg_942[29]_i_90_n_3 ;
  wire \KER_size_0_reg_942[29]_i_91_n_3 ;
  wire \KER_size_0_reg_942[29]_i_92_n_3 ;
  wire \KER_size_0_reg_942[29]_i_93_n_3 ;
  wire \KER_size_0_reg_942[29]_i_94_n_3 ;
  wire \KER_size_0_reg_942[29]_i_95_n_3 ;
  wire \KER_size_0_reg_942[29]_i_96_n_3 ;
  wire \KER_size_0_reg_942[29]_i_97_n_3 ;
  wire \KER_size_0_reg_942[29]_i_98_n_3 ;
  wire \KER_size_0_reg_942[29]_i_99_n_3 ;
  wire \KER_size_0_reg_942[29]_i_9_n_3 ;
  wire \KER_size_0_reg_942[2]_i_2_n_3 ;
  wire \KER_size_0_reg_942[2]_i_3_n_3 ;
  wire \KER_size_0_reg_942[2]_i_4_n_3 ;
  wire \KER_size_0_reg_942[2]_i_5_n_3 ;
  wire \KER_size_0_reg_942[2]_i_6_n_3 ;
  wire \KER_size_0_reg_942[2]_i_7_n_3 ;
  wire \KER_size_0_reg_942[2]_i_8_n_3 ;
  wire \KER_size_0_reg_942[31]_i_100_n_3 ;
  wire \KER_size_0_reg_942[31]_i_101_n_3 ;
  wire \KER_size_0_reg_942[31]_i_102_n_3 ;
  wire \KER_size_0_reg_942[31]_i_103_n_3 ;
  wire \KER_size_0_reg_942[31]_i_104_n_3 ;
  wire \KER_size_0_reg_942[31]_i_105_n_3 ;
  wire \KER_size_0_reg_942[31]_i_106_n_3 ;
  wire \KER_size_0_reg_942[31]_i_107_n_3 ;
  wire \KER_size_0_reg_942[31]_i_108_n_3 ;
  wire \KER_size_0_reg_942[31]_i_109_n_3 ;
  wire \KER_size_0_reg_942[31]_i_10_n_3 ;
  wire \KER_size_0_reg_942[31]_i_110_n_3 ;
  wire \KER_size_0_reg_942[31]_i_111_n_3 ;
  wire \KER_size_0_reg_942[31]_i_112_n_3 ;
  wire \KER_size_0_reg_942[31]_i_113_n_3 ;
  wire \KER_size_0_reg_942[31]_i_114_n_3 ;
  wire \KER_size_0_reg_942[31]_i_115_n_3 ;
  wire \KER_size_0_reg_942[31]_i_116_n_3 ;
  wire \KER_size_0_reg_942[31]_i_117_n_3 ;
  wire \KER_size_0_reg_942[31]_i_118_n_3 ;
  wire \KER_size_0_reg_942[31]_i_119_n_3 ;
  wire \KER_size_0_reg_942[31]_i_11_n_3 ;
  wire \KER_size_0_reg_942[31]_i_120_n_3 ;
  wire \KER_size_0_reg_942[31]_i_121_n_3 ;
  wire \KER_size_0_reg_942[31]_i_122_n_3 ;
  wire \KER_size_0_reg_942[31]_i_123_n_3 ;
  wire \KER_size_0_reg_942[31]_i_124_n_3 ;
  wire \KER_size_0_reg_942[31]_i_125_n_3 ;
  wire \KER_size_0_reg_942[31]_i_126_n_3 ;
  wire \KER_size_0_reg_942[31]_i_127_n_3 ;
  wire \KER_size_0_reg_942[31]_i_128_n_3 ;
  wire \KER_size_0_reg_942[31]_i_129_n_3 ;
  wire \KER_size_0_reg_942[31]_i_12_n_3 ;
  wire \KER_size_0_reg_942[31]_i_130_n_3 ;
  wire \KER_size_0_reg_942[31]_i_131_n_3 ;
  wire \KER_size_0_reg_942[31]_i_132_n_3 ;
  wire \KER_size_0_reg_942[31]_i_133_n_3 ;
  wire \KER_size_0_reg_942[31]_i_134_n_3 ;
  wire \KER_size_0_reg_942[31]_i_135_n_3 ;
  wire \KER_size_0_reg_942[31]_i_136_n_3 ;
  wire \KER_size_0_reg_942[31]_i_137_n_3 ;
  wire \KER_size_0_reg_942[31]_i_138_n_3 ;
  wire \KER_size_0_reg_942[31]_i_139_n_3 ;
  wire \KER_size_0_reg_942[31]_i_13_n_3 ;
  wire \KER_size_0_reg_942[31]_i_140_n_3 ;
  wire \KER_size_0_reg_942[31]_i_141_n_3 ;
  wire \KER_size_0_reg_942[31]_i_142_n_3 ;
  wire \KER_size_0_reg_942[31]_i_143_n_3 ;
  wire \KER_size_0_reg_942[31]_i_144_n_3 ;
  wire \KER_size_0_reg_942[31]_i_145_n_3 ;
  wire \KER_size_0_reg_942[31]_i_146_n_3 ;
  wire \KER_size_0_reg_942[31]_i_147_n_3 ;
  wire \KER_size_0_reg_942[31]_i_148_n_3 ;
  wire \KER_size_0_reg_942[31]_i_149_n_3 ;
  wire \KER_size_0_reg_942[31]_i_14_n_3 ;
  wire \KER_size_0_reg_942[31]_i_150_n_3 ;
  wire \KER_size_0_reg_942[31]_i_151_n_3 ;
  wire \KER_size_0_reg_942[31]_i_152_n_3 ;
  wire \KER_size_0_reg_942[31]_i_153_n_3 ;
  wire \KER_size_0_reg_942[31]_i_154_n_3 ;
  wire \KER_size_0_reg_942[31]_i_155_n_3 ;
  wire \KER_size_0_reg_942[31]_i_156_n_3 ;
  wire \KER_size_0_reg_942[31]_i_157_n_3 ;
  wire \KER_size_0_reg_942[31]_i_158_n_3 ;
  wire \KER_size_0_reg_942[31]_i_159_n_3 ;
  wire \KER_size_0_reg_942[31]_i_160_n_3 ;
  wire \KER_size_0_reg_942[31]_i_161_n_3 ;
  wire \KER_size_0_reg_942[31]_i_162_n_3 ;
  wire \KER_size_0_reg_942[31]_i_163_n_3 ;
  wire \KER_size_0_reg_942[31]_i_164_n_3 ;
  wire \KER_size_0_reg_942[31]_i_165_n_3 ;
  wire \KER_size_0_reg_942[31]_i_166_n_3 ;
  wire \KER_size_0_reg_942[31]_i_167_n_3 ;
  wire \KER_size_0_reg_942[31]_i_168_n_3 ;
  wire \KER_size_0_reg_942[31]_i_169_n_3 ;
  wire \KER_size_0_reg_942[31]_i_16_n_3 ;
  wire \KER_size_0_reg_942[31]_i_170_n_3 ;
  wire \KER_size_0_reg_942[31]_i_171_n_3 ;
  wire \KER_size_0_reg_942[31]_i_172_n_3 ;
  wire \KER_size_0_reg_942[31]_i_173_n_3 ;
  wire \KER_size_0_reg_942[31]_i_174_n_3 ;
  wire \KER_size_0_reg_942[31]_i_175_n_3 ;
  wire \KER_size_0_reg_942[31]_i_176_n_3 ;
  wire \KER_size_0_reg_942[31]_i_177_n_3 ;
  wire \KER_size_0_reg_942[31]_i_178_n_3 ;
  wire \KER_size_0_reg_942[31]_i_179_n_3 ;
  wire \KER_size_0_reg_942[31]_i_17_n_3 ;
  wire \KER_size_0_reg_942[31]_i_180_n_3 ;
  wire \KER_size_0_reg_942[31]_i_181_n_3 ;
  wire \KER_size_0_reg_942[31]_i_182_n_3 ;
  wire \KER_size_0_reg_942[31]_i_183_n_3 ;
  wire \KER_size_0_reg_942[31]_i_184_n_3 ;
  wire \KER_size_0_reg_942[31]_i_185_n_3 ;
  wire \KER_size_0_reg_942[31]_i_186_n_3 ;
  wire \KER_size_0_reg_942[31]_i_187_n_3 ;
  wire \KER_size_0_reg_942[31]_i_188_n_3 ;
  wire \KER_size_0_reg_942[31]_i_189_n_3 ;
  wire \KER_size_0_reg_942[31]_i_18_n_3 ;
  wire \KER_size_0_reg_942[31]_i_190_n_3 ;
  wire \KER_size_0_reg_942[31]_i_191_n_3 ;
  wire \KER_size_0_reg_942[31]_i_192_n_3 ;
  wire \KER_size_0_reg_942[31]_i_193_n_3 ;
  wire \KER_size_0_reg_942[31]_i_19_n_3 ;
  wire \KER_size_0_reg_942[31]_i_20_n_3 ;
  wire \KER_size_0_reg_942[31]_i_21_n_3 ;
  wire \KER_size_0_reg_942[31]_i_22_n_3 ;
  wire \KER_size_0_reg_942[31]_i_23_n_3 ;
  wire \KER_size_0_reg_942[31]_i_24_n_3 ;
  wire \KER_size_0_reg_942[31]_i_25_n_3 ;
  wire \KER_size_0_reg_942[31]_i_26_n_3 ;
  wire \KER_size_0_reg_942[31]_i_27_n_3 ;
  wire \KER_size_0_reg_942[31]_i_28_n_3 ;
  wire \KER_size_0_reg_942[31]_i_29_n_3 ;
  wire \KER_size_0_reg_942[31]_i_2_n_3 ;
  wire \KER_size_0_reg_942[31]_i_30_n_3 ;
  wire [31:0]\KER_size_0_reg_942[31]_i_31_0 ;
  wire \KER_size_0_reg_942[31]_i_31_n_3 ;
  wire \KER_size_0_reg_942[31]_i_32_n_3 ;
  wire \KER_size_0_reg_942[31]_i_38_n_3 ;
  wire \KER_size_0_reg_942[31]_i_39_n_3 ;
  wire \KER_size_0_reg_942[31]_i_3_n_3 ;
  wire \KER_size_0_reg_942[31]_i_40_n_3 ;
  wire \KER_size_0_reg_942[31]_i_41_n_3 ;
  wire \KER_size_0_reg_942[31]_i_42_n_3 ;
  wire \KER_size_0_reg_942[31]_i_43_n_3 ;
  wire \KER_size_0_reg_942[31]_i_44_n_3 ;
  wire \KER_size_0_reg_942[31]_i_45_n_3 ;
  wire \KER_size_0_reg_942[31]_i_46_n_3 ;
  wire \KER_size_0_reg_942[31]_i_4_n_3 ;
  wire \KER_size_0_reg_942[31]_i_54_n_3 ;
  wire \KER_size_0_reg_942[31]_i_55_n_3 ;
  wire \KER_size_0_reg_942[31]_i_56_n_3 ;
  wire \KER_size_0_reg_942[31]_i_57_n_3 ;
  wire \KER_size_0_reg_942[31]_i_58_n_3 ;
  wire \KER_size_0_reg_942[31]_i_59_n_3 ;
  wire \KER_size_0_reg_942[31]_i_60_n_3 ;
  wire \KER_size_0_reg_942[31]_i_61_n_3 ;
  wire \KER_size_0_reg_942[31]_i_62_n_3 ;
  wire \KER_size_0_reg_942[31]_i_63_n_3 ;
  wire \KER_size_0_reg_942[31]_i_64_n_3 ;
  wire \KER_size_0_reg_942[31]_i_65_n_3 ;
  wire \KER_size_0_reg_942[31]_i_66_n_3 ;
  wire \KER_size_0_reg_942[31]_i_67_n_3 ;
  wire \KER_size_0_reg_942[31]_i_68_n_3 ;
  wire \KER_size_0_reg_942[31]_i_69_n_3 ;
  wire \KER_size_0_reg_942[31]_i_70_n_3 ;
  wire \KER_size_0_reg_942[31]_i_71_n_3 ;
  wire \KER_size_0_reg_942[31]_i_72_n_3 ;
  wire \KER_size_0_reg_942[31]_i_73_n_3 ;
  wire \KER_size_0_reg_942[31]_i_74_n_3 ;
  wire \KER_size_0_reg_942[31]_i_75_n_3 ;
  wire \KER_size_0_reg_942[31]_i_76_n_3 ;
  wire \KER_size_0_reg_942[31]_i_77_n_3 ;
  wire \KER_size_0_reg_942[31]_i_78_n_3 ;
  wire \KER_size_0_reg_942[31]_i_79_n_3 ;
  wire \KER_size_0_reg_942[31]_i_80_n_3 ;
  wire \KER_size_0_reg_942[31]_i_81_n_3 ;
  wire \KER_size_0_reg_942[31]_i_82_n_3 ;
  wire \KER_size_0_reg_942[31]_i_83_n_3 ;
  wire \KER_size_0_reg_942[31]_i_84_n_3 ;
  wire \KER_size_0_reg_942[31]_i_85_n_3 ;
  wire \KER_size_0_reg_942[31]_i_86_n_3 ;
  wire \KER_size_0_reg_942[31]_i_87_n_3 ;
  wire \KER_size_0_reg_942[31]_i_91_n_3 ;
  wire \KER_size_0_reg_942[31]_i_92_n_3 ;
  wire \KER_size_0_reg_942[31]_i_93_n_3 ;
  wire \KER_size_0_reg_942[31]_i_94_n_3 ;
  wire \KER_size_0_reg_942[31]_i_95_n_3 ;
  wire \KER_size_0_reg_942[31]_i_96_n_3 ;
  wire \KER_size_0_reg_942[31]_i_97_n_3 ;
  wire \KER_size_0_reg_942[31]_i_98_n_3 ;
  wire \KER_size_0_reg_942[31]_i_99_n_3 ;
  wire \KER_size_0_reg_942[3]_i_3_n_3 ;
  wire \KER_size_0_reg_942[3]_i_4_n_3 ;
  wire \KER_size_0_reg_942[3]_i_5_n_3 ;
  wire \KER_size_0_reg_942[3]_i_6_n_3 ;
  wire \KER_size_0_reg_942[3]_i_7_n_3 ;
  wire \KER_size_0_reg_942[3]_i_8_n_3 ;
  wire \KER_size_0_reg_942[3]_i_9_n_3 ;
  wire \KER_size_0_reg_942[7]_i_2_n_3 ;
  wire \KER_size_0_reg_942[7]_i_3_n_3 ;
  wire \KER_size_0_reg_942[7]_i_4_n_3 ;
  wire \KER_size_0_reg_942[7]_i_5_n_3 ;
  wire \KER_size_0_reg_942[7]_i_6_n_3 ;
  wire \KER_size_0_reg_942[7]_i_7_n_3 ;
  wire \KER_size_0_reg_942[7]_i_8_n_3 ;
  wire \KER_size_0_reg_942[7]_i_9_n_3 ;
  wire \KER_size_0_reg_942[8]_i_16_n_3 ;
  wire \KER_size_0_reg_942[8]_i_17_n_3 ;
  wire \KER_size_0_reg_942[8]_i_18_n_3 ;
  wire \KER_size_0_reg_942[8]_i_19_n_3 ;
  wire \KER_size_0_reg_942[8]_i_20_n_3 ;
  wire \KER_size_0_reg_942[8]_i_21_n_3 ;
  wire \KER_size_0_reg_942[8]_i_22_n_3 ;
  wire \KER_size_0_reg_942[8]_i_23_n_3 ;
  wire \KER_size_0_reg_942[8]_i_24_n_3 ;
  wire \KER_size_0_reg_942[8]_i_25_n_3 ;
  wire \KER_size_0_reg_942[8]_i_26_n_3 ;
  wire \KER_size_0_reg_942[8]_i_27_n_3 ;
  wire \KER_size_0_reg_942[8]_i_28_n_3 ;
  wire \KER_size_0_reg_942[8]_i_29_n_3 ;
  wire \KER_size_0_reg_942[8]_i_2_n_3 ;
  wire \KER_size_0_reg_942[8]_i_30_n_3 ;
  wire \KER_size_0_reg_942[8]_i_31_n_3 ;
  wire \KER_size_0_reg_942[8]_i_32_n_3 ;
  wire \KER_size_0_reg_942[8]_i_33_n_3 ;
  wire \KER_size_0_reg_942[8]_i_34_n_3 ;
  wire \KER_size_0_reg_942[8]_i_35_n_3 ;
  wire \KER_size_0_reg_942[8]_i_36_n_3 ;
  wire \KER_size_0_reg_942[8]_i_37_n_3 ;
  wire \KER_size_0_reg_942[8]_i_38_n_3 ;
  wire \KER_size_0_reg_942[8]_i_39_n_3 ;
  wire \KER_size_0_reg_942[8]_i_3_n_3 ;
  wire \KER_size_0_reg_942[8]_i_40_n_3 ;
  wire \KER_size_0_reg_942[8]_i_41_n_3 ;
  wire \KER_size_0_reg_942[8]_i_42_n_3 ;
  wire \KER_size_0_reg_942[8]_i_43_n_3 ;
  wire \KER_size_0_reg_942[8]_i_44_n_3 ;
  wire \KER_size_0_reg_942[8]_i_45_n_3 ;
  wire \KER_size_0_reg_942[8]_i_46_n_3 ;
  wire \KER_size_0_reg_942[8]_i_47_n_3 ;
  wire \KER_size_0_reg_942[8]_i_48_n_3 ;
  wire \KER_size_0_reg_942[8]_i_49_n_3 ;
  wire \KER_size_0_reg_942[8]_i_4_n_3 ;
  wire \KER_size_0_reg_942[8]_i_50_n_3 ;
  wire \KER_size_0_reg_942[8]_i_51_n_3 ;
  wire \KER_size_0_reg_942[8]_i_52_n_3 ;
  wire \KER_size_0_reg_942[8]_i_53_n_3 ;
  wire \KER_size_0_reg_942[8]_i_54_n_3 ;
  wire \KER_size_0_reg_942[8]_i_55_n_3 ;
  wire \KER_size_0_reg_942[8]_i_56_n_3 ;
  wire \KER_size_0_reg_942[8]_i_57_n_3 ;
  wire \KER_size_0_reg_942[8]_i_58_n_3 ;
  wire \KER_size_0_reg_942[8]_i_59_n_3 ;
  wire \KER_size_0_reg_942[8]_i_5_n_3 ;
  wire \KER_size_0_reg_942[8]_i_60_n_3 ;
  wire \KER_size_0_reg_942[8]_i_61_n_3 ;
  wire \KER_size_0_reg_942[8]_i_62_n_3 ;
  wire \KER_size_0_reg_942[8]_i_63_n_3 ;
  wire \KER_size_0_reg_942[8]_i_64_n_3 ;
  wire \KER_size_0_reg_942[8]_i_65_n_3 ;
  wire \KER_size_0_reg_942[8]_i_66_n_3 ;
  wire \KER_size_0_reg_942[8]_i_67_n_3 ;
  wire \KER_size_0_reg_942[8]_i_68_n_3 ;
  wire \KER_size_0_reg_942[8]_i_69_n_3 ;
  wire \KER_size_0_reg_942[8]_i_6_n_3 ;
  wire \KER_size_0_reg_942[8]_i_70_n_3 ;
  wire \KER_size_0_reg_942[8]_i_71_n_3 ;
  wire \KER_size_0_reg_942[8]_i_72_n_3 ;
  wire \KER_size_0_reg_942[8]_i_73_n_3 ;
  wire \KER_size_0_reg_942[8]_i_74_n_3 ;
  wire \KER_size_0_reg_942[8]_i_75_n_3 ;
  wire \KER_size_0_reg_942[8]_i_76_n_3 ;
  wire \KER_size_0_reg_942[8]_i_77_n_3 ;
  wire \KER_size_0_reg_942[8]_i_78_n_3 ;
  wire \KER_size_0_reg_942[8]_i_79_n_3 ;
  wire \KER_size_0_reg_942[8]_i_7_n_3 ;
  wire \KER_size_0_reg_942[8]_i_80_n_3 ;
  wire \KER_size_0_reg_942[8]_i_81_n_3 ;
  wire \KER_size_0_reg_942[8]_i_82_n_3 ;
  wire \KER_size_0_reg_942[8]_i_8_n_3 ;
  wire \KER_size_0_reg_942[8]_i_9_n_3 ;
  wire \KER_size_0_reg_942[9]_i_3_n_3 ;
  wire \KER_size_0_reg_942[9]_i_4_n_3 ;
  wire \KER_size_0_reg_942[9]_i_5_n_3 ;
  wire \KER_size_0_reg_942[9]_i_6_n_3 ;
  wire \KER_size_0_reg_942[9]_i_7_n_3 ;
  wire \KER_size_0_reg_942[9]_i_8_n_3 ;
  wire \KER_size_0_reg_942[9]_i_9_n_3 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[13]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[13]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[13]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[13]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[13]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[17]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_10 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_3 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_4 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_5 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_6 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_7 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_8 ;
  wire \KER_size_0_reg_942_reg[17]_i_11_n_9 ;
  wire \KER_size_0_reg_942_reg[17]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[17]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[17]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[17]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_11_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_28_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_29_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_30_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_31_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_32_n_9 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_10 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_3 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_4 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_5 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_6 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_7 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_8 ;
  wire \KER_size_0_reg_942_reg[21]_i_33_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_11_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_12_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_13_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_45_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_46_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_47_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_48_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_49_n_9 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_10 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_3 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_4 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_5 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_6 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_7 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_8 ;
  wire \KER_size_0_reg_942_reg[25]_i_50_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_11_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_12_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_37_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_38_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_39_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_40_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_41_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_42_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_43_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_44_n_9 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_10 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_3 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_4 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_5 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_6 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_7 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_8 ;
  wire \KER_size_0_reg_942_reg[29]_i_45_n_9 ;
  wire \KER_size_0_reg_942_reg[2]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[2]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[2]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[2]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[2]_i_1_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_15_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_33_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_33_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_33_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_33_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_33_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_34_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_35_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_36_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_37_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_47_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_48_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_49_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_50_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_51_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_52_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_52_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_52_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_52_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_52_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_53_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_53_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_53_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_5_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_5_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_5_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_5_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_5_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_6_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_3 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_7_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_4 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_5 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_7 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_8 ;
  wire \KER_size_0_reg_942_reg[31]_i_88_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_89_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_89_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_89_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_8_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_8_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_8_n_9 ;
  wire \KER_size_0_reg_942_reg[31]_i_90_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_9_n_10 ;
  wire \KER_size_0_reg_942_reg[31]_i_9_n_6 ;
  wire \KER_size_0_reg_942_reg[31]_i_9_n_9 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_10 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_3 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_4 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_5 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_6 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_7 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_8 ;
  wire \KER_size_0_reg_942_reg[3]_i_2_n_9 ;
  wire \KER_size_0_reg_942_reg[7]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[7]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[7]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[7]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_10_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_11_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_12_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_13_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_14_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_10 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_15_n_9 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_3 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_4 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_5 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_6 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_7 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_8 ;
  wire \KER_size_0_reg_942_reg[8]_i_1_n_9 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_10 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_3 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_4 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_5 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_6 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_7 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_8 ;
  wire \KER_size_0_reg_942_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_942_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_942_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_942_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_942_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_942_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[13]_i_12 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_942[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[13]_i_14 
       (.I0(\KER_size_0_reg_942[13]_i_11_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[13]_i_16 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_942[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_0_reg_942[13]_i_2 
       (.I0(\KER_size_0_reg_942_reg[17]_i_11_n_10 ),
        .I1(\KER_size_0_reg_942_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_942_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_942[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[13]_i_3 
       (.I0(\KER_size_0_reg_942_reg[8]_i_1_n_7 ),
        .I1(\KER_size_0_reg_942_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_942[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[13]_i_4 
       (.I0(\KER_size_0_reg_942_reg[8]_i_1_n_8 ),
        .I1(\KER_size_0_reg_942_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_942[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[13]_i_5 
       (.I0(\KER_size_0_reg_942_reg[8]_i_1_n_9 ),
        .I1(\KER_size_0_reg_942_reg[9]_i_2_n_10 ),
        .O(\KER_size_0_reg_942[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_0_reg_942[13]_i_6 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_942_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_942_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_942_reg[17]_i_11_n_9 ),
        .I4(\KER_size_0_reg_942_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_942[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_942[13]_i_7 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_1_n_7 ),
        .I2(\KER_size_0_reg_942_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_942_reg[9]_i_2_n_7 ),
        .I4(\KER_size_0_reg_942_reg[13]_i_10_n_10 ),
        .O(\KER_size_0_reg_942[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[13]_i_8 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_1_n_8 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_1_n_7 ),
        .I3(\KER_size_0_reg_942_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_942[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[13]_i_9 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_1_n_9 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_1_n_8 ),
        .I3(\KER_size_0_reg_942_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_942[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[17]_i_12 
       (.I0(\KER_size_0_reg_942_reg[21]_i_30_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_942_reg[13]_i_10_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_13 
       (.I0(\KER_size_0_reg_942_reg[13]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_14 
       (.I0(\KER_size_0_reg_942_reg[13]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_15 
       (.I0(\KER_size_0_reg_942_reg[13]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[17]_i_16 
       (.I0(\KER_size_0_reg_942_reg[13]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_30_n_7 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_28_n_10 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_29_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_942[17]_i_17 
       (.I0(\KER_size_0_reg_942_reg[21]_i_30_n_9 ),
        .I1(\KER_size_0_reg_942_reg[13]_i_10_n_8 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_942_reg[13]_i_10_n_7 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_29_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_18 
       (.I0(\KER_size_0_reg_942_reg[21]_i_30_n_10 ),
        .I1(\KER_size_0_reg_942_reg[13]_i_10_n_9 ),
        .I2(\KER_size_0_reg_942_reg[13]_i_10_n_8 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_19 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_942_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_942_reg[13]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_2 
       (.I0(\KER_size_0_reg_942_reg[21]_i_11_n_10 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[17]_i_20 
       (.I0(\KER_size_0_reg_942_reg[21]_i_33_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_15_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[17]_i_21 
       (.I0(\KER_size_0_reg_942_reg[21]_i_33_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_15_n_8 ),
        .O(\KER_size_0_reg_942[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[17]_i_22 
       (.I0(\KER_size_0_reg_942_reg[21]_i_33_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_15_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[17]_i_23 
       (.I0(\KER_size_0_reg_942_reg[8]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_15_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[17]_i_24 
       (.I0(\KER_size_0_reg_942_reg[8]_i_15_n_7 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_33_n_8 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_33_n_7 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_31_n_10 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_32_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[17]_i_25 
       (.I0(\KER_size_0_reg_942_reg[8]_i_15_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_33_n_9 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_33_n_8 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_15_n_7 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_32_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[17]_i_26 
       (.I0(\KER_size_0_reg_942_reg[8]_i_15_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_33_n_10 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_33_n_9 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_15_n_8 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_11_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[17]_i_27 
       (.I0(\KER_size_0_reg_942_reg[8]_i_15_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_10_n_7 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_33_n_10 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_15_n_9 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_11_n_8 ),
        .O(\KER_size_0_reg_942[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_3 
       (.I0(\KER_size_0_reg_942_reg[17]_i_11_n_7 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_942[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_4 
       (.I0(\KER_size_0_reg_942_reg[17]_i_11_n_8 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[17]_i_5 
       (.I0(\KER_size_0_reg_942_reg[17]_i_11_n_9 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_6 
       (.I0(\KER_size_0_reg_942_reg[17]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_11_n_9 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_942[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_7 
       (.I0(\KER_size_0_reg_942_reg[17]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_11_n_10 ),
        .I3(\KER_size_0_reg_942_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_942[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_8 
       (.I0(\KER_size_0_reg_942_reg[17]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[17]_i_11_n_7 ),
        .I3(\KER_size_0_reg_942_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_942[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[17]_i_9 
       (.I0(\KER_size_0_reg_942_reg[17]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[17]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[17]_i_11_n_8 ),
        .I3(\KER_size_0_reg_942_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_942[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_100 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_12 
       (.I0(\KER_size_0_reg_942_reg[25]_i_47_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_28_n_7 ),
        .O(\KER_size_0_reg_942[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_13 
       (.I0(\KER_size_0_reg_942_reg[25]_i_47_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_28_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_14 
       (.I0(\KER_size_0_reg_942_reg[25]_i_47_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_28_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_15 
       (.I0(\KER_size_0_reg_942_reg[21]_i_30_n_7 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_28_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_16 
       (.I0(\KER_size_0_reg_942_reg[21]_i_28_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_47_n_8 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_47_n_7 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_45_n_10 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_46_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_17 
       (.I0(\KER_size_0_reg_942_reg[21]_i_28_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_47_n_9 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_47_n_8 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_28_n_7 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_46_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_18 
       (.I0(\KER_size_0_reg_942_reg[21]_i_28_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_47_n_10 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_47_n_9 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_28_n_8 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_29_n_7 ),
        .O(\KER_size_0_reg_942[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_19 
       (.I0(\KER_size_0_reg_942_reg[21]_i_28_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_30_n_7 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_47_n_10 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_28_n_9 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_29_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_2 
       (.I0(\KER_size_0_reg_942_reg[21]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_12_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_20 
       (.I0(\KER_size_0_reg_942_reg[25]_i_50_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_31_n_7 ),
        .O(\KER_size_0_reg_942[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_21 
       (.I0(\KER_size_0_reg_942_reg[25]_i_50_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_31_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_22 
       (.I0(\KER_size_0_reg_942_reg[25]_i_50_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_31_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_23 
       (.I0(\KER_size_0_reg_942_reg[21]_i_33_n_7 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_31_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_24 
       (.I0(\KER_size_0_reg_942_reg[21]_i_31_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_50_n_8 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_50_n_7 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_48_n_10 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_49_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_25 
       (.I0(\KER_size_0_reg_942_reg[21]_i_31_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_50_n_9 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_50_n_8 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_31_n_7 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_49_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_26 
       (.I0(\KER_size_0_reg_942_reg[21]_i_31_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_50_n_10 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_50_n_9 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_31_n_8 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_32_n_7 ),
        .O(\KER_size_0_reg_942[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_27 
       (.I0(\KER_size_0_reg_942_reg[21]_i_31_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_33_n_7 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_50_n_10 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_31_n_9 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_32_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_3 
       (.I0(\KER_size_0_reg_942_reg[21]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_12_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_34 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_35 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_36 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_37 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_38 
       (.I0(\KER_size_0_reg_942[21]_i_34_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_81_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_39 
       (.I0(\KER_size_0_reg_942[21]_i_35_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_82_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[21]_i_4 
       (.I0(\KER_size_0_reg_942_reg[21]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_12_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_40 
       (.I0(\KER_size_0_reg_942[21]_i_36_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_83_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_41 
       (.I0(\KER_size_0_reg_942[21]_i_37_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_84_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[21]_i_43 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_942[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[21]_i_45 
       (.I0(\KER_size_0_reg_942[21]_i_42_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[21]_i_47 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_942[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[21]_i_5 
       (.I0(\KER_size_0_reg_942_reg[21]_i_11_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_52 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_53 
       (.I0(\KER_size_0_reg_942[21]_i_49_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_85_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_54 
       (.I0(\KER_size_0_reg_942[21]_i_50_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_86_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_55 
       (.I0(\KER_size_0_reg_942[21]_i_51_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_87_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_56 
       (.I0(\KER_size_0_reg_942[21]_i_52_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_88_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_6 
       (.I0(\KER_size_0_reg_942_reg[25]_i_12_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_10_n_7 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_10_n_10 ),
        .I4(\KER_size_0_reg_942[25]_i_14_n_3 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_11_n_9 ),
        .O(\KER_size_0_reg_942[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_61 
       (.I0(\KER_size_0_reg_942[21]_i_57_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_89_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_62 
       (.I0(\KER_size_0_reg_942[21]_i_58_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_90_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_63 
       (.I0(\KER_size_0_reg_942[21]_i_59_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_91_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_64 
       (.I0(\KER_size_0_reg_942[21]_i_60_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_92_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_69 
       (.I0(\KER_size_0_reg_942[21]_i_65_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_93_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_7 
       (.I0(\KER_size_0_reg_942_reg[25]_i_12_n_9 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_10_n_8 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_10_n_7 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_12_n_8 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_11_n_10 ),
        .O(\KER_size_0_reg_942[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_70 
       (.I0(\KER_size_0_reg_942[21]_i_66_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_94_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_71 
       (.I0(\KER_size_0_reg_942[21]_i_67_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_95_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_72 
       (.I0(\KER_size_0_reg_942[21]_i_68_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_96_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_77 
       (.I0(\KER_size_0_reg_942[21]_i_73_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_97_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_78 
       (.I0(\KER_size_0_reg_942[21]_i_74_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_98_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_79 
       (.I0(\KER_size_0_reg_942[21]_i_75_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_99_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[21]_i_8 
       (.I0(\KER_size_0_reg_942_reg[25]_i_12_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[21]_i_10_n_8 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_12_n_9 ),
        .I5(\KER_size_0_reg_942_reg[21]_i_11_n_7 ),
        .O(\KER_size_0_reg_942[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[21]_i_80 
       (.I0(\KER_size_0_reg_942[21]_i_76_n_3 ),
        .I1(\KER_size_0_reg_942[21]_i_100_n_3 ),
        .O(\KER_size_0_reg_942[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_942[21]_i_9 
       (.I0(\KER_size_0_reg_942_reg[21]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[21]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_12_n_10 ),
        .I4(\KER_size_0_reg_942_reg[21]_i_11_n_8 ),
        .O(\KER_size_0_reg_942[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_97 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_98 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[21]_i_99 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_119 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_120 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_121 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_122 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_14 
       (.I0(\KER_size_0_reg_942_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_15 
       (.I0(\KER_size_0_reg_942_reg[29]_i_39_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_45_n_7 ),
        .O(\KER_size_0_reg_942[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_16 
       (.I0(\KER_size_0_reg_942_reg[29]_i_39_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_45_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_17 
       (.I0(\KER_size_0_reg_942_reg[29]_i_39_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_45_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_18 
       (.I0(\KER_size_0_reg_942_reg[25]_i_47_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_45_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_19 
       (.I0(\KER_size_0_reg_942_reg[25]_i_45_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_39_n_8 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_39_n_7 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_37_n_10 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_38_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_2 
       (.I0(\KER_size_0_reg_942_reg[25]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_12_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_20 
       (.I0(\KER_size_0_reg_942_reg[25]_i_45_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_39_n_9 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_39_n_8 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_45_n_7 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_38_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_21 
       (.I0(\KER_size_0_reg_942_reg[25]_i_45_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_39_n_10 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_39_n_9 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_45_n_8 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_46_n_7 ),
        .O(\KER_size_0_reg_942[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_22 
       (.I0(\KER_size_0_reg_942_reg[25]_i_45_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_47_n_7 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_39_n_10 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_45_n_9 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_46_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_23 
       (.I0(\KER_size_0_reg_942_reg[29]_i_44_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_48_n_7 ),
        .O(\KER_size_0_reg_942[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_24 
       (.I0(\KER_size_0_reg_942_reg[29]_i_44_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_48_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_25 
       (.I0(\KER_size_0_reg_942_reg[29]_i_44_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_48_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_26 
       (.I0(\KER_size_0_reg_942_reg[25]_i_50_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_48_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_27 
       (.I0(\KER_size_0_reg_942_reg[25]_i_48_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_44_n_8 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_44_n_7 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_42_n_10 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_43_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_28 
       (.I0(\KER_size_0_reg_942_reg[25]_i_48_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_44_n_9 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_44_n_8 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_48_n_7 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_43_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_29 
       (.I0(\KER_size_0_reg_942_reg[25]_i_48_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_44_n_10 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_44_n_9 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_48_n_8 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_49_n_7 ),
        .O(\KER_size_0_reg_942[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_3 
       (.I0(\KER_size_0_reg_942_reg[25]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_12_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_30 
       (.I0(\KER_size_0_reg_942_reg[25]_i_48_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_50_n_7 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_44_n_10 ),
        .I4(\KER_size_0_reg_942_reg[25]_i_48_n_9 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_49_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[25]_i_32 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_942[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[25]_i_34 
       (.I0(\KER_size_0_reg_942[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[25]_i_36 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_942[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[25]_i_39 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[25]_i_4 
       (.I0(\KER_size_0_reg_942_reg[25]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_12_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_942[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[25]_i_41 
       (.I0(\KER_size_0_reg_942[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[25]_i_43 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_942[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_0_reg_942[25]_i_5 
       (.I0(\KER_size_0_reg_942_reg[25]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_12_n_7 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_53 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_54 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_55 
       (.I0(\KER_size_0_reg_942[25]_i_51_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_99_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_56 
       (.I0(\KER_size_0_reg_942[25]_i_52_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_100_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_57 
       (.I0(\KER_size_0_reg_942[25]_i_53_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_101_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_58 
       (.I0(\KER_size_0_reg_942[25]_i_54_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_102_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_59 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_6 
       (.I0(\KER_size_0_reg_942_reg[29]_i_12_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_10_n_7 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_10_n_10 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_12_n_7 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_11_n_9 ),
        .O(\KER_size_0_reg_942[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_60 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_61 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_62 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_63 
       (.I0(\KER_size_0_reg_942[25]_i_59_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_103_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_64 
       (.I0(\KER_size_0_reg_942[25]_i_60_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_104_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_65 
       (.I0(\KER_size_0_reg_942[25]_i_61_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_105_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_66 
       (.I0(\KER_size_0_reg_942[25]_i_62_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_106_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_7 
       (.I0(\KER_size_0_reg_942_reg[29]_i_12_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_10_n_8 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_10_n_7 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_12_n_8 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_11_n_10 ),
        .O(\KER_size_0_reg_942[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_71 
       (.I0(\KER_size_0_reg_942[25]_i_67_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_107_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_72 
       (.I0(\KER_size_0_reg_942[25]_i_68_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_108_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_73 
       (.I0(\KER_size_0_reg_942[25]_i_69_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_109_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_74 
       (.I0(\KER_size_0_reg_942[25]_i_70_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_110_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_942[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_942[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_942[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_942[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_79 
       (.I0(\KER_size_0_reg_942[25]_i_75_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_111_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_8 
       (.I0(\KER_size_0_reg_942_reg[29]_i_12_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_10_n_8 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_12_n_9 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_11_n_7 ),
        .O(\KER_size_0_reg_942[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_80 
       (.I0(\KER_size_0_reg_942[25]_i_76_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_112_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_81 
       (.I0(\KER_size_0_reg_942[25]_i_77_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_113_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_82 
       (.I0(\KER_size_0_reg_942[25]_i_78_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_114_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_87 
       (.I0(\KER_size_0_reg_942[25]_i_83_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_115_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_88 
       (.I0(\KER_size_0_reg_942[25]_i_84_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_116_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_89 
       (.I0(\KER_size_0_reg_942[25]_i_85_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_117_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[25]_i_9 
       (.I0(\KER_size_0_reg_942[25]_i_14_n_3 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_10_n_10 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_10_n_9 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_12_n_10 ),
        .I5(\KER_size_0_reg_942_reg[25]_i_11_n_8 ),
        .O(\KER_size_0_reg_942[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_90 
       (.I0(\KER_size_0_reg_942[25]_i_86_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_118_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_942[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_942[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_942[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_942[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_95 
       (.I0(\KER_size_0_reg_942[25]_i_91_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_119_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_96 
       (.I0(\KER_size_0_reg_942[25]_i_92_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_120_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_97 
       (.I0(\KER_size_0_reg_942[25]_i_93_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_121_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[25]_i_98 
       (.I0(\KER_size_0_reg_942[25]_i_94_n_3 ),
        .I1(\KER_size_0_reg_942[25]_i_122_n_3 ),
        .O(\KER_size_0_reg_942[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_100 
       (.I0(\KER_size_0_reg_942[29]_i_96_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_144_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_101 
       (.I0(\KER_size_0_reg_942[29]_i_97_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_145_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_942[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_942[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_942[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_942[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_106 
       (.I0(\KER_size_0_reg_942[29]_i_102_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_146_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_107 
       (.I0(\KER_size_0_reg_942[29]_i_103_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_147_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_108 
       (.I0(\KER_size_0_reg_942[29]_i_104_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_148_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_109 
       (.I0(\KER_size_0_reg_942[29]_i_105_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_149_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_942[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_942[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_942[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_942[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_114 
       (.I0(\KER_size_0_reg_942[29]_i_110_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_150_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_115 
       (.I0(\KER_size_0_reg_942[29]_i_111_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_151_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_116 
       (.I0(\KER_size_0_reg_942[29]_i_112_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_152_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_117 
       (.I0(\KER_size_0_reg_942[29]_i_113_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_153_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_13 
       (.I0(\KER_size_0_reg_942_reg[31]_i_36_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_37_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_130 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_131 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_132 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_133 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_14 
       (.I0(\KER_size_0_reg_942_reg[31]_i_36_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_37_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_146 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_147 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_148 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_149 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_15 
       (.I0(\KER_size_0_reg_942_reg[31]_i_36_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_37_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_16 
       (.I0(\KER_size_0_reg_942_reg[29]_i_39_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_37_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_17 
       (.I0(\KER_size_0_reg_942_reg[29]_i_37_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_36_n_8 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_36_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_35_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_34_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_18 
       (.I0(\KER_size_0_reg_942_reg[29]_i_37_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_36_n_9 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_36_n_8 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_37_n_7 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_34_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_19 
       (.I0(\KER_size_0_reg_942_reg[29]_i_37_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_36_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_36_n_9 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_37_n_8 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_38_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_2 
       (.I0(\KER_size_0_reg_942_reg[29]_i_10_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_7_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_20 
       (.I0(\KER_size_0_reg_942_reg[29]_i_37_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_39_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_36_n_10 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_37_n_9 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_38_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_21 
       (.I0(\KER_size_0_reg_942_reg[29]_i_40_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_42_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_22 
       (.I0(\KER_size_0_reg_942_reg[29]_i_40_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_42_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_23 
       (.I0(\KER_size_0_reg_942_reg[29]_i_40_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_42_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_24 
       (.I0(\KER_size_0_reg_942_reg[29]_i_44_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_42_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_25 
       (.I0(\KER_size_0_reg_942_reg[29]_i_42_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_40_n_8 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_40_n_7 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_45_n_10 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_41_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_26 
       (.I0(\KER_size_0_reg_942_reg[29]_i_42_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_40_n_9 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_40_n_8 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_42_n_7 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_41_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_27 
       (.I0(\KER_size_0_reg_942_reg[29]_i_42_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_40_n_10 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_40_n_9 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_42_n_8 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_43_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_28 
       (.I0(\KER_size_0_reg_942_reg[29]_i_42_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_44_n_7 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_40_n_10 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_42_n_9 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_43_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_29 
       (.I0(\KER_size_0_reg_942_reg[31]_i_51_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_13_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_3 
       (.I0(\KER_size_0_reg_942_reg[29]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_7_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[29]_i_30 
       (.I0(\KER_size_0_reg_942_reg[25]_i_13_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[29]_i_31 
       (.I0(\KER_size_0_reg_942_reg[25]_i_13_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[29]_i_32 
       (.I0(\KER_size_0_reg_942_reg[25]_i_13_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_12_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_33 
       (.I0(\KER_size_0_reg_942_reg[25]_i_13_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_51_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_49_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_50_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_942[29]_i_34 
       (.I0(\KER_size_0_reg_942_reg[31]_i_51_n_9 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_13_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_942_reg[25]_i_13_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_50_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[29]_i_35 
       (.I0(\KER_size_0_reg_942_reg[31]_i_51_n_10 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_13_n_9 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_13_n_8 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[29]_i_36 
       (.I0(\KER_size_0_reg_942_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_942_reg[25]_i_13_n_10 ),
        .I2(\KER_size_0_reg_942_reg[25]_i_13_n_9 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_4 
       (.I0(\KER_size_0_reg_942_reg[29]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_7_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[29]_i_5 
       (.I0(\KER_size_0_reg_942_reg[29]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_12_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_50 
       (.I0(\KER_size_0_reg_942[29]_i_46_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_118_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_51 
       (.I0(\KER_size_0_reg_942[29]_i_47_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_119_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_52 
       (.I0(\KER_size_0_reg_942[29]_i_48_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_120_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_53 
       (.I0(\KER_size_0_reg_942[29]_i_49_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_121_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_54 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_55 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_56 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_57 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_58 
       (.I0(\KER_size_0_reg_942[29]_i_54_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_122_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_59 
       (.I0(\KER_size_0_reg_942[29]_i_55_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_123_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_6 
       (.I0(\KER_size_0_reg_942_reg[31]_i_7_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_10_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_5_n_10 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_7_n_7 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_6_n_7 ),
        .O(\KER_size_0_reg_942[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_60 
       (.I0(\KER_size_0_reg_942[29]_i_56_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_124_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_61 
       (.I0(\KER_size_0_reg_942[29]_i_57_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_125_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_66 
       (.I0(\KER_size_0_reg_942[29]_i_62_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_126_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_67 
       (.I0(\KER_size_0_reg_942[29]_i_63_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_127_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_68 
       (.I0(\KER_size_0_reg_942[29]_i_64_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_128_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_69 
       (.I0(\KER_size_0_reg_942[29]_i_65_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_129_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_7 
       (.I0(\KER_size_0_reg_942_reg[31]_i_7_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_10_n_8 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_10_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_7_n_8 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_6_n_8 ),
        .O(\KER_size_0_reg_942[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_942[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_942[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_942[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_942[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_74 
       (.I0(\KER_size_0_reg_942[29]_i_70_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_130_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_75 
       (.I0(\KER_size_0_reg_942[29]_i_71_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_131_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_76 
       (.I0(\KER_size_0_reg_942[29]_i_72_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_132_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_77 
       (.I0(\KER_size_0_reg_942[29]_i_73_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_133_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_942[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_942[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_8 
       (.I0(\KER_size_0_reg_942_reg[31]_i_7_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_10_n_8 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_7_n_9 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_6_n_9 ),
        .O(\KER_size_0_reg_942[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_942[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_942[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_82 
       (.I0(\KER_size_0_reg_942[29]_i_78_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_134_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_83 
       (.I0(\KER_size_0_reg_942[29]_i_79_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_135_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_84 
       (.I0(\KER_size_0_reg_942[29]_i_80_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_136_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_85 
       (.I0(\KER_size_0_reg_942[29]_i_81_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_137_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_942[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_942[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_942[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_942[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[29]_i_9 
       (.I0(\KER_size_0_reg_942_reg[29]_i_12_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_10_n_10 ),
        .I3(\KER_size_0_reg_942_reg[29]_i_10_n_9 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_7_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_6_n_10 ),
        .O(\KER_size_0_reg_942[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_90 
       (.I0(\KER_size_0_reg_942[29]_i_86_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_138_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_91 
       (.I0(\KER_size_0_reg_942[29]_i_87_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_139_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_92 
       (.I0(\KER_size_0_reg_942[29]_i_88_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_140_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_93 
       (.I0(\KER_size_0_reg_942[29]_i_89_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_141_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_942[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_942[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_942[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_942[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_98 
       (.I0(\KER_size_0_reg_942[29]_i_94_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_142_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[29]_i_99 
       (.I0(\KER_size_0_reg_942[29]_i_95_n_3 ),
        .I1(\KER_size_0_reg_942[29]_i_143_n_3 ),
        .O(\KER_size_0_reg_942[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[2]_i_2 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[2]_i_3 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_942[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[2]_i_5 
       (.I0(\KER_size_0_reg_942[2]_i_2_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[2]_i_7 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_942[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_10 
       (.I0(\KER_size_0_reg_942_reg[31]_i_33_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_35_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_100 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_942[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_101 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_942[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I2(\KER_size_0_reg_942[31]_i_170_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_103 
       (.I0(\KER_size_0_reg_942[31]_i_99_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_171_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_104 
       (.I0(\KER_size_0_reg_942[31]_i_100_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_172_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_105 
       (.I0(\KER_size_0_reg_942[31]_i_101_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_173_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_106 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_107 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_108 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_109 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_11 
       (.I0(\KER_size_0_reg_942_reg[31]_i_36_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_35_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_110 
       (.I0(\KER_size_0_reg_942[31]_i_106_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_174_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_111 
       (.I0(\KER_size_0_reg_942[31]_i_107_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_175_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_112 
       (.I0(\KER_size_0_reg_942[31]_i_108_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_176_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_113 
       (.I0(\KER_size_0_reg_942[31]_i_109_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_177_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[31]_i_115 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_942[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[31]_i_117 
       (.I0(\KER_size_0_reg_942[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[31]_i_119 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_12 
       (.I0(\KER_size_0_reg_942_reg[31]_i_33_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_35_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_34_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_33_n_8 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_35_n_7 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_37_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_942[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_121 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_122 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_123 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_124 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_125 
       (.I0(\KER_size_0_reg_942[31]_i_121_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_178_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_126 
       (.I0(\KER_size_0_reg_942[31]_i_122_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_179_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_127 
       (.I0(\KER_size_0_reg_942[31]_i_123_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_180_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_128 
       (.I0(\KER_size_0_reg_942[31]_i_124_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_181_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_129 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_13 
       (.I0(\KER_size_0_reg_942_reg[31]_i_35_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_33_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_33_n_9 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_35_n_8 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_34_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_130 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_942[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(\KER_size_0_reg_942[31]_i_182_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_132 
       (.I0(\KER_size_0_reg_942[31]_i_129_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_183_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_133 
       (.I0(\KER_size_0_reg_942[31]_i_130_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_184_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_134 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(\KER_size_0_reg_942[31]_i_185_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_136 
       (.I0(\KER_size_0_reg_942[31]_i_134_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_186_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[31]_i_137 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_138 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .O(\KER_size_0_reg_942[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_14 
       (.I0(\KER_size_0_reg_942_reg[31]_i_35_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_36_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_33_n_10 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_35_n_9 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_34_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_942[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_942[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_0_reg_942[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_0_reg_942[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_942[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_942[31]_i_158 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_0_reg_942[31]_i_187_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_159 
       (.I0(\KER_size_0_reg_942[31]_i_155_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_188_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_0_reg_942[31]_i_16 
       (.I0(\KER_size_0_reg_942[31]_i_45_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I3(\KER_size_0_reg_942[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_0_reg_942_reg[31]_i_15_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_160 
       (.I0(\KER_size_0_reg_942[31]_i_156_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_189_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_161 
       (.I0(\KER_size_0_reg_942[31]_i_157_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_190_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_942[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_942[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(\KER_size_0_reg_942[31]_i_191_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_164 
       (.I0(\KER_size_0_reg_942[31]_i_162_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_192_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(\KER_size_0_reg_942[31]_i_193_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_0_reg_942[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I4(\KER_size_0_reg_942_reg[31]_i_15_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_170 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_942[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_942[31]_i_18 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_0_reg_942_reg[29]_i_11_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_182 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_942[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_942[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_188 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_189 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_19 
       (.I0(\KER_size_0_reg_942_reg[31]_i_47_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_49_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_190 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_942[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_2 
       (.I0(\KER_size_0_reg_942_reg[31]_i_5_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_7_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_20 
       (.I0(\KER_size_0_reg_942_reg[31]_i_47_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_49_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_21 
       (.I0(\KER_size_0_reg_942_reg[31]_i_47_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_49_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_22 
       (.I0(\KER_size_0_reg_942_reg[31]_i_51_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_49_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_23 
       (.I0(\KER_size_0_reg_942_reg[31]_i_49_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_47_n_8 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_47_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_52_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_48_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_24 
       (.I0(\KER_size_0_reg_942_reg[31]_i_49_n_8 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_47_n_9 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_47_n_8 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_49_n_7 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_48_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_25 
       (.I0(\KER_size_0_reg_942_reg[31]_i_49_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_47_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_47_n_9 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_49_n_8 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_50_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_26 
       (.I0(\KER_size_0_reg_942_reg[31]_i_49_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_51_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_47_n_10 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_49_n_9 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_50_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_27 
       (.I0(\KER_size_0_reg_942_reg[31]_i_47_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_52_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_28 
       (.I0(\KER_size_0_reg_942_reg[31]_i_53_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_52_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_48_n_8 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_53_n_9 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_52_n_8 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_48_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_29 
       (.I0(\KER_size_0_reg_942_reg[31]_i_52_n_10 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_47_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_53_n_10 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_52_n_9 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_48_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_3 
       (.I0(\KER_size_0_reg_942_reg[31]_i_5_n_9 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_8_n_10 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_9_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_5_n_8 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_8_n_9 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_9_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_942[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [30]),
        .I2(\KER_size_0_reg_942_reg[31]_i_15_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_0_reg_942[31]_i_31 
       (.I0(\KER_size_0_reg_942_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_942[31]_i_54_n_3 ),
        .I4(\KER_size_0_reg_942[31]_i_55_n_3 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_15_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_0_reg_942[31]_i_32 
       (.I0(\KER_size_0_reg_942_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_942[31]_i_56_n_3 ),
        .I4(\KER_size_0_reg_942[31]_i_57_n_3 ),
        .I5(\KER_size_0_reg_942[31]_i_58_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_38 
       (.I0(\KER_size_0_reg_942_reg[31]_i_88_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_45_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_39 
       (.I0(\KER_size_0_reg_942_reg[31]_i_88_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_45_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_4 
       (.I0(\KER_size_0_reg_942_reg[31]_i_7_n_7 ),
        .I1(\KER_size_0_reg_942_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_5_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_5_n_9 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_8_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_9_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[31]_i_40 
       (.I0(\KER_size_0_reg_942_reg[29]_i_40_n_7 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_45_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_41 
       (.I0(\KER_size_0_reg_942_reg[31]_i_88_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_45_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_89_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_88_n_7 ),
        .I4(\KER_size_0_reg_942_reg[31]_i_90_n_10 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_89_n_9 ),
        .O(\KER_size_0_reg_942[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_42 
       (.I0(\KER_size_0_reg_942_reg[29]_i_45_n_8 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_88_n_9 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_88_n_8 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_45_n_7 ),
        .I5(\KER_size_0_reg_942_reg[31]_i_89_n_10 ),
        .O(\KER_size_0_reg_942[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_43 
       (.I0(\KER_size_0_reg_942_reg[29]_i_45_n_9 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_942_reg[31]_i_88_n_10 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_88_n_9 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_45_n_8 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_41_n_7 ),
        .O(\KER_size_0_reg_942[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[31]_i_44 
       (.I0(\KER_size_0_reg_942_reg[29]_i_45_n_10 ),
        .I1(\KER_size_0_reg_942_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_942_reg[29]_i_40_n_7 ),
        .I3(\KER_size_0_reg_942_reg[31]_i_88_n_10 ),
        .I4(\KER_size_0_reg_942_reg[29]_i_45_n_9 ),
        .I5(\KER_size_0_reg_942_reg[29]_i_41_n_8 ),
        .O(\KER_size_0_reg_942[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_0_reg_942[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_942[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_0_reg_942[31]_i_54 
       (.I0(\KER_size_0_reg_942[31]_i_137_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_138_n_3 ),
        .I2(\KER_size_0_reg_942[31]_i_57_n_3 ),
        .I3(\KER_size_0_reg_942[31]_i_58_n_3 ),
        .I4(\KER_size_0_reg_942[31]_i_56_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_0_reg_942[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [31]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [30]),
        .O(\KER_size_0_reg_942[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_0_reg_942[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_942[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[31]_i_57 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_0_reg_942[31]_i_58 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [29]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_942[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_942[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(\KER_size_0_reg_942[31]_i_139_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_62 
       (.I0(\KER_size_0_reg_942[31]_i_59_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_140_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_63 
       (.I0(\KER_size_0_reg_942[31]_i_60_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_141_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_942[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_942[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_66 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_942[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_67 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_942[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_68 
       (.I0(\KER_size_0_reg_942[31]_i_64_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_142_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_69 
       (.I0(\KER_size_0_reg_942[31]_i_65_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_143_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_70 
       (.I0(\KER_size_0_reg_942[31]_i_66_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_144_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_71 
       (.I0(\KER_size_0_reg_942[31]_i_67_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_145_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_942[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_942[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_942[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [12]),
        .I2(\KER_size_0_reg_942[31]_i_146_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_76 
       (.I0(\KER_size_0_reg_942[31]_i_72_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_147_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_77 
       (.I0(\KER_size_0_reg_942[31]_i_73_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_148_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_78 
       (.I0(\KER_size_0_reg_942[31]_i_74_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_149_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_942[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_942[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_942[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_942[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_83 
       (.I0(\KER_size_0_reg_942[31]_i_79_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_150_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_84 
       (.I0(\KER_size_0_reg_942[31]_i_80_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_151_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_85 
       (.I0(\KER_size_0_reg_942[31]_i_81_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_152_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_86 
       (.I0(\KER_size_0_reg_942[31]_i_82_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_153_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_942[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [15]),
        .I2(\KER_size_0_reg_942[31]_i_154_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_91 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_92 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_93 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_94 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_95 
       (.I0(\KER_size_0_reg_942[31]_i_91_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_166_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_96 
       (.I0(\KER_size_0_reg_942[31]_i_92_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_167_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_97 
       (.I0(\KER_size_0_reg_942[31]_i_93_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_168_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[31]_i_98 
       (.I0(\KER_size_0_reg_942[31]_i_94_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_169_n_3 ),
        .O(\KER_size_0_reg_942[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[31]_i_99 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_942[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[3]_i_1 
       (.I0(\KER_size_0_reg_942_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_942_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[3]_i_4 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_942[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[3]_i_6 
       (.I0(\KER_size_0_reg_942[3]_i_3_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[3]_i_8 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_942[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[7]_i_2 
       (.I0(\KER_size_0_reg_942_reg[8]_i_14_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_942_reg[3]_i_2_n_7 ),
        .O(\KER_size_0_reg_942[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[7]_i_3 
       (.I0(\KER_size_0_reg_942_reg[3]_i_2_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_942[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[7]_i_4 
       (.I0(\KER_size_0_reg_942_reg[3]_i_2_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_942[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[7]_i_5 
       (.I0(\KER_size_0_reg_942_reg[3]_i_2_n_10 ),
        .I1(\KER_size_0_reg_942_reg[2]_i_1_n_7 ),
        .O(\KER_size_0_reg_942[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[7]_i_6 
       (.I0(\KER_size_0_reg_942_reg[3]_i_2_n_7 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_14_n_7 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_12_n_10 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_13_n_9 ),
        .O(\KER_size_0_reg_942[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_942[7]_i_7 
       (.I0(\KER_size_0_reg_942_reg[8]_i_14_n_9 ),
        .I1(\KER_size_0_reg_942_reg[3]_i_2_n_8 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_942_reg[3]_i_2_n_7 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_13_n_10 ),
        .O(\KER_size_0_reg_942[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[7]_i_8 
       (.I0(\KER_size_0_reg_942_reg[8]_i_14_n_10 ),
        .I1(\KER_size_0_reg_942_reg[3]_i_2_n_9 ),
        .I2(\KER_size_0_reg_942_reg[3]_i_2_n_8 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_942[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_942[7]_i_9 
       (.I0(\KER_size_0_reg_942_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_942_reg[3]_i_2_n_10 ),
        .I2(\KER_size_0_reg_942_reg[3]_i_2_n_9 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_942[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[8]_i_2 
       (.I0(\KER_size_0_reg_942_reg[8]_i_10_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_12_n_7 ),
        .O(\KER_size_0_reg_942[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_20 
       (.I0(\KER_size_0_reg_942[8]_i_16_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_63_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_21 
       (.I0(\KER_size_0_reg_942[8]_i_17_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_64_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_22 
       (.I0(\KER_size_0_reg_942[8]_i_18_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_65_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_23 
       (.I0(\KER_size_0_reg_942[8]_i_19_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_66_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_28 
       (.I0(\KER_size_0_reg_942[8]_i_24_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_67_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_29 
       (.I0(\KER_size_0_reg_942[8]_i_25_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_68_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[8]_i_3 
       (.I0(\KER_size_0_reg_942_reg[8]_i_10_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_12_n_8 ),
        .O(\KER_size_0_reg_942[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_30 
       (.I0(\KER_size_0_reg_942[8]_i_26_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_69_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_31 
       (.I0(\KER_size_0_reg_942[8]_i_27_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_70_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_36 
       (.I0(\KER_size_0_reg_942[8]_i_32_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_71_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_37 
       (.I0(\KER_size_0_reg_942[8]_i_33_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_72_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_38 
       (.I0(\KER_size_0_reg_942[8]_i_34_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_73_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_39 
       (.I0(\KER_size_0_reg_942[8]_i_35_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_74_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[8]_i_4 
       (.I0(\KER_size_0_reg_942_reg[8]_i_10_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_12_n_9 ),
        .O(\KER_size_0_reg_942[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[8]_i_41 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_942[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[8]_i_43 
       (.I0(\KER_size_0_reg_942[8]_i_40_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[8]_i_45 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_942[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_942[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_942[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_942[8]_i_5 
       (.I0(\KER_size_0_reg_942_reg[8]_i_14_n_7 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_12_n_10 ),
        .O(\KER_size_0_reg_942[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_942[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_51 
       (.I0(\KER_size_0_reg_942[8]_i_47_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_75_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_52 
       (.I0(\KER_size_0_reg_942[8]_i_48_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_76_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_53 
       (.I0(\KER_size_0_reg_942[8]_i_49_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_77_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_54 
       (.I0(\KER_size_0_reg_942[8]_i_50_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_78_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_942[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_942[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_942[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_942[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_942[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_59 
       (.I0(\KER_size_0_reg_942[8]_i_55_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_79_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[8]_i_6 
       (.I0(\KER_size_0_reg_942_reg[8]_i_12_n_7 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_10_n_8 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_10_n_7 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_15_n_10 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_11_n_9 ),
        .O(\KER_size_0_reg_942[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_60 
       (.I0(\KER_size_0_reg_942[8]_i_56_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_80_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_61 
       (.I0(\KER_size_0_reg_942[8]_i_57_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_81_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[8]_i_62 
       (.I0(\KER_size_0_reg_942[8]_i_58_n_3 ),
        .I1(\KER_size_0_reg_942[8]_i_82_n_3 ),
        .O(\KER_size_0_reg_942[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_63 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_64 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_65 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_66 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[8]_i_7 
       (.I0(\KER_size_0_reg_942_reg[8]_i_12_n_8 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_10_n_9 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_10_n_8 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_12_n_7 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_11_n_10 ),
        .O(\KER_size_0_reg_942[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_942[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_75 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_76 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_77 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_78 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_942[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[8]_i_8 
       (.I0(\KER_size_0_reg_942_reg[8]_i_12_n_9 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_10_n_10 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_10_n_9 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_12_n_8 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_13_n_7 ),
        .O(\KER_size_0_reg_942[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_942[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_942[8]_i_9 
       (.I0(\KER_size_0_reg_942_reg[8]_i_12_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_942_reg[8]_i_14_n_7 ),
        .I3(\KER_size_0_reg_942_reg[8]_i_10_n_10 ),
        .I4(\KER_size_0_reg_942_reg[8]_i_12_n_9 ),
        .I5(\KER_size_0_reg_942_reg[8]_i_13_n_8 ),
        .O(\KER_size_0_reg_942[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_942[9]_i_1 
       (.I0(\KER_size_0_reg_942_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_942_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_942[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_942[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[9]_i_4 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_942[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_942[9]_i_6 
       (.I0(\KER_size_0_reg_942[9]_i_3_n_3 ),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_942[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_942[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I4(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_942[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_942[9]_i_8 
       (.I0(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_942[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_942[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_942[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_942[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_942[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[13]_i_1_n_3 ,\KER_size_0_reg_942_reg[13]_i_1_n_4 ,\KER_size_0_reg_942_reg[13]_i_1_n_5 ,\KER_size_0_reg_942_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[13]_i_2_n_3 ,\KER_size_0_reg_942[13]_i_3_n_3 ,\KER_size_0_reg_942[13]_i_4_n_3 ,\KER_size_0_reg_942[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_0_reg_942[13]_i_6_n_3 ,\KER_size_0_reg_942[13]_i_7_n_3 ,\KER_size_0_reg_942[13]_i_8_n_3 ,\KER_size_0_reg_942[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[13]_i_10_n_3 ,\KER_size_0_reg_942_reg[13]_i_10_n_4 ,\KER_size_0_reg_942_reg[13]_i_10_n_5 ,\KER_size_0_reg_942_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[13]_i_11_n_3 ,\KER_size_0_reg_942[13]_i_12_n_3 ,\KER_size_0_reg_942[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[13]_i_10_n_7 ,\KER_size_0_reg_942_reg[13]_i_10_n_8 ,\KER_size_0_reg_942_reg[13]_i_10_n_9 ,\KER_size_0_reg_942_reg[13]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[13]_i_14_n_3 ,\KER_size_0_reg_942[13]_i_15_n_3 ,\KER_size_0_reg_942[13]_i_16_n_3 ,\KER_size_0_reg_942[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[17]_i_1 
       (.CI(\KER_size_0_reg_942_reg[13]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[17]_i_1_n_3 ,\KER_size_0_reg_942_reg[17]_i_1_n_4 ,\KER_size_0_reg_942_reg[17]_i_1_n_5 ,\KER_size_0_reg_942_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[17]_i_2_n_3 ,\KER_size_0_reg_942[17]_i_3_n_3 ,\KER_size_0_reg_942[17]_i_4_n_3 ,\KER_size_0_reg_942[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_0_reg_942[17]_i_6_n_3 ,\KER_size_0_reg_942[17]_i_7_n_3 ,\KER_size_0_reg_942[17]_i_8_n_3 ,\KER_size_0_reg_942[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[17]_i_10_n_3 ,\KER_size_0_reg_942_reg[17]_i_10_n_4 ,\KER_size_0_reg_942_reg[17]_i_10_n_5 ,\KER_size_0_reg_942_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[17]_i_12_n_3 ,\KER_size_0_reg_942[17]_i_13_n_3 ,\KER_size_0_reg_942[17]_i_14_n_3 ,\KER_size_0_reg_942[17]_i_15_n_3 }),
        .O({\KER_size_0_reg_942_reg[17]_i_10_n_7 ,\KER_size_0_reg_942_reg[17]_i_10_n_8 ,\KER_size_0_reg_942_reg[17]_i_10_n_9 ,\KER_size_0_reg_942_reg[17]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[17]_i_16_n_3 ,\KER_size_0_reg_942[17]_i_17_n_3 ,\KER_size_0_reg_942[17]_i_18_n_3 ,\KER_size_0_reg_942[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[17]_i_11 
       (.CI(\KER_size_0_reg_942_reg[8]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[17]_i_11_n_3 ,\KER_size_0_reg_942_reg[17]_i_11_n_4 ,\KER_size_0_reg_942_reg[17]_i_11_n_5 ,\KER_size_0_reg_942_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[17]_i_20_n_3 ,\KER_size_0_reg_942[17]_i_21_n_3 ,\KER_size_0_reg_942[17]_i_22_n_3 ,\KER_size_0_reg_942[17]_i_23_n_3 }),
        .O({\KER_size_0_reg_942_reg[17]_i_11_n_7 ,\KER_size_0_reg_942_reg[17]_i_11_n_8 ,\KER_size_0_reg_942_reg[17]_i_11_n_9 ,\KER_size_0_reg_942_reg[17]_i_11_n_10 }),
        .S({\KER_size_0_reg_942[17]_i_24_n_3 ,\KER_size_0_reg_942[17]_i_25_n_3 ,\KER_size_0_reg_942[17]_i_26_n_3 ,\KER_size_0_reg_942[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_1 
       (.CI(\KER_size_0_reg_942_reg[17]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_1_n_3 ,\KER_size_0_reg_942_reg[21]_i_1_n_4 ,\KER_size_0_reg_942_reg[21]_i_1_n_5 ,\KER_size_0_reg_942_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_2_n_3 ,\KER_size_0_reg_942[21]_i_3_n_3 ,\KER_size_0_reg_942[21]_i_4_n_3 ,\KER_size_0_reg_942[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_0_reg_942[21]_i_6_n_3 ,\KER_size_0_reg_942[21]_i_7_n_3 ,\KER_size_0_reg_942[21]_i_8_n_3 ,\KER_size_0_reg_942[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_10 
       (.CI(\KER_size_0_reg_942_reg[17]_i_10_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_10_n_3 ,\KER_size_0_reg_942_reg[21]_i_10_n_4 ,\KER_size_0_reg_942_reg[21]_i_10_n_5 ,\KER_size_0_reg_942_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_12_n_3 ,\KER_size_0_reg_942[21]_i_13_n_3 ,\KER_size_0_reg_942[21]_i_14_n_3 ,\KER_size_0_reg_942[21]_i_15_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_10_n_7 ,\KER_size_0_reg_942_reg[21]_i_10_n_8 ,\KER_size_0_reg_942_reg[21]_i_10_n_9 ,\KER_size_0_reg_942_reg[21]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_16_n_3 ,\KER_size_0_reg_942[21]_i_17_n_3 ,\KER_size_0_reg_942[21]_i_18_n_3 ,\KER_size_0_reg_942[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_11 
       (.CI(\KER_size_0_reg_942_reg[17]_i_11_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_11_n_3 ,\KER_size_0_reg_942_reg[21]_i_11_n_4 ,\KER_size_0_reg_942_reg[21]_i_11_n_5 ,\KER_size_0_reg_942_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_20_n_3 ,\KER_size_0_reg_942[21]_i_21_n_3 ,\KER_size_0_reg_942[21]_i_22_n_3 ,\KER_size_0_reg_942[21]_i_23_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_11_n_7 ,\KER_size_0_reg_942_reg[21]_i_11_n_8 ,\KER_size_0_reg_942_reg[21]_i_11_n_9 ,\KER_size_0_reg_942_reg[21]_i_11_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_24_n_3 ,\KER_size_0_reg_942[21]_i_25_n_3 ,\KER_size_0_reg_942[21]_i_26_n_3 ,\KER_size_0_reg_942[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_28 
       (.CI(\KER_size_0_reg_942_reg[13]_i_10_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_28_n_3 ,\KER_size_0_reg_942_reg[21]_i_28_n_4 ,\KER_size_0_reg_942_reg[21]_i_28_n_5 ,\KER_size_0_reg_942_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_34_n_3 ,\KER_size_0_reg_942[21]_i_35_n_3 ,\KER_size_0_reg_942[21]_i_36_n_3 ,\KER_size_0_reg_942[21]_i_37_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_28_n_7 ,\KER_size_0_reg_942_reg[21]_i_28_n_8 ,\KER_size_0_reg_942_reg[21]_i_28_n_9 ,\KER_size_0_reg_942_reg[21]_i_28_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_38_n_3 ,\KER_size_0_reg_942[21]_i_39_n_3 ,\KER_size_0_reg_942[21]_i_40_n_3 ,\KER_size_0_reg_942[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[21]_i_29_n_3 ,\KER_size_0_reg_942_reg[21]_i_29_n_4 ,\KER_size_0_reg_942_reg[21]_i_29_n_5 ,\KER_size_0_reg_942_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_42_n_3 ,\KER_size_0_reg_942[21]_i_43_n_3 ,\KER_size_0_reg_942[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[21]_i_29_n_7 ,\KER_size_0_reg_942_reg[21]_i_29_n_8 ,\KER_size_0_reg_942_reg[21]_i_29_n_9 ,\KER_size_0_reg_942_reg[21]_i_29_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_45_n_3 ,\KER_size_0_reg_942[21]_i_46_n_3 ,\KER_size_0_reg_942[21]_i_47_n_3 ,\KER_size_0_reg_942[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_30 
       (.CI(\KER_size_0_reg_942_reg[9]_i_2_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_30_n_3 ,\KER_size_0_reg_942_reg[21]_i_30_n_4 ,\KER_size_0_reg_942_reg[21]_i_30_n_5 ,\KER_size_0_reg_942_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_49_n_3 ,\KER_size_0_reg_942[21]_i_50_n_3 ,\KER_size_0_reg_942[21]_i_51_n_3 ,\KER_size_0_reg_942[21]_i_52_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_30_n_7 ,\KER_size_0_reg_942_reg[21]_i_30_n_8 ,\KER_size_0_reg_942_reg[21]_i_30_n_9 ,\KER_size_0_reg_942_reg[21]_i_30_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_53_n_3 ,\KER_size_0_reg_942[21]_i_54_n_3 ,\KER_size_0_reg_942[21]_i_55_n_3 ,\KER_size_0_reg_942[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_31 
       (.CI(\KER_size_0_reg_942_reg[8]_i_15_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_31_n_3 ,\KER_size_0_reg_942_reg[21]_i_31_n_4 ,\KER_size_0_reg_942_reg[21]_i_31_n_5 ,\KER_size_0_reg_942_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_57_n_3 ,\KER_size_0_reg_942[21]_i_58_n_3 ,\KER_size_0_reg_942[21]_i_59_n_3 ,\KER_size_0_reg_942[21]_i_60_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_31_n_7 ,\KER_size_0_reg_942_reg[21]_i_31_n_8 ,\KER_size_0_reg_942_reg[21]_i_31_n_9 ,\KER_size_0_reg_942_reg[21]_i_31_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_61_n_3 ,\KER_size_0_reg_942[21]_i_62_n_3 ,\KER_size_0_reg_942[21]_i_63_n_3 ,\KER_size_0_reg_942[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_32 
       (.CI(\KER_size_0_reg_942_reg[8]_i_11_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_32_n_3 ,\KER_size_0_reg_942_reg[21]_i_32_n_4 ,\KER_size_0_reg_942_reg[21]_i_32_n_5 ,\KER_size_0_reg_942_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_65_n_3 ,\KER_size_0_reg_942[21]_i_66_n_3 ,\KER_size_0_reg_942[21]_i_67_n_3 ,\KER_size_0_reg_942[21]_i_68_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_32_n_7 ,\KER_size_0_reg_942_reg[21]_i_32_n_8 ,\KER_size_0_reg_942_reg[21]_i_32_n_9 ,\KER_size_0_reg_942_reg[21]_i_32_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_69_n_3 ,\KER_size_0_reg_942[21]_i_70_n_3 ,\KER_size_0_reg_942[21]_i_71_n_3 ,\KER_size_0_reg_942[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[21]_i_33 
       (.CI(\KER_size_0_reg_942_reg[8]_i_10_n_3 ),
        .CO({\KER_size_0_reg_942_reg[21]_i_33_n_3 ,\KER_size_0_reg_942_reg[21]_i_33_n_4 ,\KER_size_0_reg_942_reg[21]_i_33_n_5 ,\KER_size_0_reg_942_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[21]_i_73_n_3 ,\KER_size_0_reg_942[21]_i_74_n_3 ,\KER_size_0_reg_942[21]_i_75_n_3 ,\KER_size_0_reg_942[21]_i_76_n_3 }),
        .O({\KER_size_0_reg_942_reg[21]_i_33_n_7 ,\KER_size_0_reg_942_reg[21]_i_33_n_8 ,\KER_size_0_reg_942_reg[21]_i_33_n_9 ,\KER_size_0_reg_942_reg[21]_i_33_n_10 }),
        .S({\KER_size_0_reg_942[21]_i_77_n_3 ,\KER_size_0_reg_942[21]_i_78_n_3 ,\KER_size_0_reg_942[21]_i_79_n_3 ,\KER_size_0_reg_942[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_1 
       (.CI(\KER_size_0_reg_942_reg[21]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_1_n_3 ,\KER_size_0_reg_942_reg[25]_i_1_n_4 ,\KER_size_0_reg_942_reg[25]_i_1_n_5 ,\KER_size_0_reg_942_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_2_n_3 ,\KER_size_0_reg_942[25]_i_3_n_3 ,\KER_size_0_reg_942[25]_i_4_n_3 ,\KER_size_0_reg_942[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_0_reg_942[25]_i_6_n_3 ,\KER_size_0_reg_942[25]_i_7_n_3 ,\KER_size_0_reg_942[25]_i_8_n_3 ,\KER_size_0_reg_942[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_10 
       (.CI(\KER_size_0_reg_942_reg[21]_i_10_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_10_n_3 ,\KER_size_0_reg_942_reg[25]_i_10_n_4 ,\KER_size_0_reg_942_reg[25]_i_10_n_5 ,\KER_size_0_reg_942_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_15_n_3 ,\KER_size_0_reg_942[25]_i_16_n_3 ,\KER_size_0_reg_942[25]_i_17_n_3 ,\KER_size_0_reg_942[25]_i_18_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_10_n_7 ,\KER_size_0_reg_942_reg[25]_i_10_n_8 ,\KER_size_0_reg_942_reg[25]_i_10_n_9 ,\KER_size_0_reg_942_reg[25]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_19_n_3 ,\KER_size_0_reg_942[25]_i_20_n_3 ,\KER_size_0_reg_942[25]_i_21_n_3 ,\KER_size_0_reg_942[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_11 
       (.CI(\KER_size_0_reg_942_reg[21]_i_11_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_11_n_3 ,\KER_size_0_reg_942_reg[25]_i_11_n_4 ,\KER_size_0_reg_942_reg[25]_i_11_n_5 ,\KER_size_0_reg_942_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_23_n_3 ,\KER_size_0_reg_942[25]_i_24_n_3 ,\KER_size_0_reg_942[25]_i_25_n_3 ,\KER_size_0_reg_942[25]_i_26_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_11_n_7 ,\KER_size_0_reg_942_reg[25]_i_11_n_8 ,\KER_size_0_reg_942_reg[25]_i_11_n_9 ,\KER_size_0_reg_942_reg[25]_i_11_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_27_n_3 ,\KER_size_0_reg_942[25]_i_28_n_3 ,\KER_size_0_reg_942[25]_i_29_n_3 ,\KER_size_0_reg_942[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[25]_i_12_n_3 ,\KER_size_0_reg_942_reg[25]_i_12_n_4 ,\KER_size_0_reg_942_reg[25]_i_12_n_5 ,\KER_size_0_reg_942_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_31_n_3 ,\KER_size_0_reg_942[25]_i_32_n_3 ,\KER_size_0_reg_942[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[25]_i_12_n_7 ,\KER_size_0_reg_942_reg[25]_i_12_n_8 ,\KER_size_0_reg_942_reg[25]_i_12_n_9 ,\KER_size_0_reg_942_reg[25]_i_12_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_34_n_3 ,\KER_size_0_reg_942[25]_i_35_n_3 ,\KER_size_0_reg_942[25]_i_36_n_3 ,\KER_size_0_reg_942[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[25]_i_13_n_3 ,\KER_size_0_reg_942_reg[25]_i_13_n_4 ,\KER_size_0_reg_942_reg[25]_i_13_n_5 ,\KER_size_0_reg_942_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_38_n_3 ,\KER_size_0_reg_942[25]_i_39_n_3 ,\KER_size_0_reg_942[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[25]_i_13_n_7 ,\KER_size_0_reg_942_reg[25]_i_13_n_8 ,\KER_size_0_reg_942_reg[25]_i_13_n_9 ,\KER_size_0_reg_942_reg[25]_i_13_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_41_n_3 ,\KER_size_0_reg_942[25]_i_42_n_3 ,\KER_size_0_reg_942[25]_i_43_n_3 ,\KER_size_0_reg_942[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_45 
       (.CI(\KER_size_0_reg_942_reg[21]_i_28_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_45_n_3 ,\KER_size_0_reg_942_reg[25]_i_45_n_4 ,\KER_size_0_reg_942_reg[25]_i_45_n_5 ,\KER_size_0_reg_942_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_51_n_3 ,\KER_size_0_reg_942[25]_i_52_n_3 ,\KER_size_0_reg_942[25]_i_53_n_3 ,\KER_size_0_reg_942[25]_i_54_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_45_n_7 ,\KER_size_0_reg_942_reg[25]_i_45_n_8 ,\KER_size_0_reg_942_reg[25]_i_45_n_9 ,\KER_size_0_reg_942_reg[25]_i_45_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_55_n_3 ,\KER_size_0_reg_942[25]_i_56_n_3 ,\KER_size_0_reg_942[25]_i_57_n_3 ,\KER_size_0_reg_942[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_46 
       (.CI(\KER_size_0_reg_942_reg[21]_i_29_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_46_n_3 ,\KER_size_0_reg_942_reg[25]_i_46_n_4 ,\KER_size_0_reg_942_reg[25]_i_46_n_5 ,\KER_size_0_reg_942_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_59_n_3 ,\KER_size_0_reg_942[25]_i_60_n_3 ,\KER_size_0_reg_942[25]_i_61_n_3 ,\KER_size_0_reg_942[25]_i_62_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_46_n_7 ,\KER_size_0_reg_942_reg[25]_i_46_n_8 ,\KER_size_0_reg_942_reg[25]_i_46_n_9 ,\KER_size_0_reg_942_reg[25]_i_46_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_63_n_3 ,\KER_size_0_reg_942[25]_i_64_n_3 ,\KER_size_0_reg_942[25]_i_65_n_3 ,\KER_size_0_reg_942[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_47 
       (.CI(\KER_size_0_reg_942_reg[21]_i_30_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_47_n_3 ,\KER_size_0_reg_942_reg[25]_i_47_n_4 ,\KER_size_0_reg_942_reg[25]_i_47_n_5 ,\KER_size_0_reg_942_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_67_n_3 ,\KER_size_0_reg_942[25]_i_68_n_3 ,\KER_size_0_reg_942[25]_i_69_n_3 ,\KER_size_0_reg_942[25]_i_70_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_47_n_7 ,\KER_size_0_reg_942_reg[25]_i_47_n_8 ,\KER_size_0_reg_942_reg[25]_i_47_n_9 ,\KER_size_0_reg_942_reg[25]_i_47_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_71_n_3 ,\KER_size_0_reg_942[25]_i_72_n_3 ,\KER_size_0_reg_942[25]_i_73_n_3 ,\KER_size_0_reg_942[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_48 
       (.CI(\KER_size_0_reg_942_reg[21]_i_31_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_48_n_3 ,\KER_size_0_reg_942_reg[25]_i_48_n_4 ,\KER_size_0_reg_942_reg[25]_i_48_n_5 ,\KER_size_0_reg_942_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_75_n_3 ,\KER_size_0_reg_942[25]_i_76_n_3 ,\KER_size_0_reg_942[25]_i_77_n_3 ,\KER_size_0_reg_942[25]_i_78_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_48_n_7 ,\KER_size_0_reg_942_reg[25]_i_48_n_8 ,\KER_size_0_reg_942_reg[25]_i_48_n_9 ,\KER_size_0_reg_942_reg[25]_i_48_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_79_n_3 ,\KER_size_0_reg_942[25]_i_80_n_3 ,\KER_size_0_reg_942[25]_i_81_n_3 ,\KER_size_0_reg_942[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_49 
       (.CI(\KER_size_0_reg_942_reg[21]_i_32_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_49_n_3 ,\KER_size_0_reg_942_reg[25]_i_49_n_4 ,\KER_size_0_reg_942_reg[25]_i_49_n_5 ,\KER_size_0_reg_942_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_83_n_3 ,\KER_size_0_reg_942[25]_i_84_n_3 ,\KER_size_0_reg_942[25]_i_85_n_3 ,\KER_size_0_reg_942[25]_i_86_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_49_n_7 ,\KER_size_0_reg_942_reg[25]_i_49_n_8 ,\KER_size_0_reg_942_reg[25]_i_49_n_9 ,\KER_size_0_reg_942_reg[25]_i_49_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_87_n_3 ,\KER_size_0_reg_942[25]_i_88_n_3 ,\KER_size_0_reg_942[25]_i_89_n_3 ,\KER_size_0_reg_942[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[25]_i_50 
       (.CI(\KER_size_0_reg_942_reg[21]_i_33_n_3 ),
        .CO({\KER_size_0_reg_942_reg[25]_i_50_n_3 ,\KER_size_0_reg_942_reg[25]_i_50_n_4 ,\KER_size_0_reg_942_reg[25]_i_50_n_5 ,\KER_size_0_reg_942_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[25]_i_91_n_3 ,\KER_size_0_reg_942[25]_i_92_n_3 ,\KER_size_0_reg_942[25]_i_93_n_3 ,\KER_size_0_reg_942[25]_i_94_n_3 }),
        .O({\KER_size_0_reg_942_reg[25]_i_50_n_7 ,\KER_size_0_reg_942_reg[25]_i_50_n_8 ,\KER_size_0_reg_942_reg[25]_i_50_n_9 ,\KER_size_0_reg_942_reg[25]_i_50_n_10 }),
        .S({\KER_size_0_reg_942[25]_i_95_n_3 ,\KER_size_0_reg_942[25]_i_96_n_3 ,\KER_size_0_reg_942[25]_i_97_n_3 ,\KER_size_0_reg_942[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_1 
       (.CI(\KER_size_0_reg_942_reg[25]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_1_n_3 ,\KER_size_0_reg_942_reg[29]_i_1_n_4 ,\KER_size_0_reg_942_reg[29]_i_1_n_5 ,\KER_size_0_reg_942_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_2_n_3 ,\KER_size_0_reg_942[29]_i_3_n_3 ,\KER_size_0_reg_942[29]_i_4_n_3 ,\KER_size_0_reg_942[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_0_reg_942[29]_i_6_n_3 ,\KER_size_0_reg_942[29]_i_7_n_3 ,\KER_size_0_reg_942[29]_i_8_n_3 ,\KER_size_0_reg_942[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_10 
       (.CI(\KER_size_0_reg_942_reg[25]_i_10_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_10_n_3 ,\KER_size_0_reg_942_reg[29]_i_10_n_4 ,\KER_size_0_reg_942_reg[29]_i_10_n_5 ,\KER_size_0_reg_942_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_13_n_3 ,\KER_size_0_reg_942[29]_i_14_n_3 ,\KER_size_0_reg_942[29]_i_15_n_3 ,\KER_size_0_reg_942[29]_i_16_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_10_n_7 ,\KER_size_0_reg_942_reg[29]_i_10_n_8 ,\KER_size_0_reg_942_reg[29]_i_10_n_9 ,\KER_size_0_reg_942_reg[29]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_17_n_3 ,\KER_size_0_reg_942[29]_i_18_n_3 ,\KER_size_0_reg_942[29]_i_19_n_3 ,\KER_size_0_reg_942[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_11 
       (.CI(\KER_size_0_reg_942_reg[25]_i_11_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_11_n_3 ,\KER_size_0_reg_942_reg[29]_i_11_n_4 ,\KER_size_0_reg_942_reg[29]_i_11_n_5 ,\KER_size_0_reg_942_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_21_n_3 ,\KER_size_0_reg_942[29]_i_22_n_3 ,\KER_size_0_reg_942[29]_i_23_n_3 ,\KER_size_0_reg_942[29]_i_24_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_11_n_7 ,\KER_size_0_reg_942_reg[29]_i_11_n_8 ,\KER_size_0_reg_942_reg[29]_i_11_n_9 ,\KER_size_0_reg_942_reg[29]_i_11_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_25_n_3 ,\KER_size_0_reg_942[29]_i_26_n_3 ,\KER_size_0_reg_942[29]_i_27_n_3 ,\KER_size_0_reg_942[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[29]_i_12_n_3 ,\KER_size_0_reg_942_reg[29]_i_12_n_4 ,\KER_size_0_reg_942_reg[29]_i_12_n_5 ,\KER_size_0_reg_942_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_29_n_3 ,\KER_size_0_reg_942[29]_i_30_n_3 ,\KER_size_0_reg_942[29]_i_31_n_3 ,\KER_size_0_reg_942[29]_i_32_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_12_n_7 ,\KER_size_0_reg_942_reg[29]_i_12_n_8 ,\KER_size_0_reg_942_reg[29]_i_12_n_9 ,\KER_size_0_reg_942_reg[29]_i_12_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_33_n_3 ,\KER_size_0_reg_942[29]_i_34_n_3 ,\KER_size_0_reg_942[29]_i_35_n_3 ,\KER_size_0_reg_942[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_37 
       (.CI(\KER_size_0_reg_942_reg[25]_i_45_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_37_n_3 ,\KER_size_0_reg_942_reg[29]_i_37_n_4 ,\KER_size_0_reg_942_reg[29]_i_37_n_5 ,\KER_size_0_reg_942_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_46_n_3 ,\KER_size_0_reg_942[29]_i_47_n_3 ,\KER_size_0_reg_942[29]_i_48_n_3 ,\KER_size_0_reg_942[29]_i_49_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_37_n_7 ,\KER_size_0_reg_942_reg[29]_i_37_n_8 ,\KER_size_0_reg_942_reg[29]_i_37_n_9 ,\KER_size_0_reg_942_reg[29]_i_37_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_50_n_3 ,\KER_size_0_reg_942[29]_i_51_n_3 ,\KER_size_0_reg_942[29]_i_52_n_3 ,\KER_size_0_reg_942[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_38 
       (.CI(\KER_size_0_reg_942_reg[25]_i_46_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_38_n_3 ,\KER_size_0_reg_942_reg[29]_i_38_n_4 ,\KER_size_0_reg_942_reg[29]_i_38_n_5 ,\KER_size_0_reg_942_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_54_n_3 ,\KER_size_0_reg_942[29]_i_55_n_3 ,\KER_size_0_reg_942[29]_i_56_n_3 ,\KER_size_0_reg_942[29]_i_57_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_38_n_7 ,\KER_size_0_reg_942_reg[29]_i_38_n_8 ,\KER_size_0_reg_942_reg[29]_i_38_n_9 ,\KER_size_0_reg_942_reg[29]_i_38_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_58_n_3 ,\KER_size_0_reg_942[29]_i_59_n_3 ,\KER_size_0_reg_942[29]_i_60_n_3 ,\KER_size_0_reg_942[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_39 
       (.CI(\KER_size_0_reg_942_reg[25]_i_47_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_39_n_3 ,\KER_size_0_reg_942_reg[29]_i_39_n_4 ,\KER_size_0_reg_942_reg[29]_i_39_n_5 ,\KER_size_0_reg_942_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_62_n_3 ,\KER_size_0_reg_942[29]_i_63_n_3 ,\KER_size_0_reg_942[29]_i_64_n_3 ,\KER_size_0_reg_942[29]_i_65_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_39_n_7 ,\KER_size_0_reg_942_reg[29]_i_39_n_8 ,\KER_size_0_reg_942_reg[29]_i_39_n_9 ,\KER_size_0_reg_942_reg[29]_i_39_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_66_n_3 ,\KER_size_0_reg_942[29]_i_67_n_3 ,\KER_size_0_reg_942[29]_i_68_n_3 ,\KER_size_0_reg_942[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_40 
       (.CI(\KER_size_0_reg_942_reg[29]_i_44_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_40_n_3 ,\KER_size_0_reg_942_reg[29]_i_40_n_4 ,\KER_size_0_reg_942_reg[29]_i_40_n_5 ,\KER_size_0_reg_942_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_70_n_3 ,\KER_size_0_reg_942[29]_i_71_n_3 ,\KER_size_0_reg_942[29]_i_72_n_3 ,\KER_size_0_reg_942[29]_i_73_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_40_n_7 ,\KER_size_0_reg_942_reg[29]_i_40_n_8 ,\KER_size_0_reg_942_reg[29]_i_40_n_9 ,\KER_size_0_reg_942_reg[29]_i_40_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_74_n_3 ,\KER_size_0_reg_942[29]_i_75_n_3 ,\KER_size_0_reg_942[29]_i_76_n_3 ,\KER_size_0_reg_942[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_41 
       (.CI(\KER_size_0_reg_942_reg[29]_i_43_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_41_n_3 ,\KER_size_0_reg_942_reg[29]_i_41_n_4 ,\KER_size_0_reg_942_reg[29]_i_41_n_5 ,\KER_size_0_reg_942_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_78_n_3 ,\KER_size_0_reg_942[29]_i_79_n_3 ,\KER_size_0_reg_942[29]_i_80_n_3 ,\KER_size_0_reg_942[29]_i_81_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_41_n_7 ,\KER_size_0_reg_942_reg[29]_i_41_n_8 ,\KER_size_0_reg_942_reg[29]_i_41_n_9 ,\KER_size_0_reg_942_reg[29]_i_41_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_82_n_3 ,\KER_size_0_reg_942[29]_i_83_n_3 ,\KER_size_0_reg_942[29]_i_84_n_3 ,\KER_size_0_reg_942[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_42 
       (.CI(\KER_size_0_reg_942_reg[25]_i_48_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_42_n_3 ,\KER_size_0_reg_942_reg[29]_i_42_n_4 ,\KER_size_0_reg_942_reg[29]_i_42_n_5 ,\KER_size_0_reg_942_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_86_n_3 ,\KER_size_0_reg_942[29]_i_87_n_3 ,\KER_size_0_reg_942[29]_i_88_n_3 ,\KER_size_0_reg_942[29]_i_89_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_42_n_7 ,\KER_size_0_reg_942_reg[29]_i_42_n_8 ,\KER_size_0_reg_942_reg[29]_i_42_n_9 ,\KER_size_0_reg_942_reg[29]_i_42_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_90_n_3 ,\KER_size_0_reg_942[29]_i_91_n_3 ,\KER_size_0_reg_942[29]_i_92_n_3 ,\KER_size_0_reg_942[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_43 
       (.CI(\KER_size_0_reg_942_reg[25]_i_49_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_43_n_3 ,\KER_size_0_reg_942_reg[29]_i_43_n_4 ,\KER_size_0_reg_942_reg[29]_i_43_n_5 ,\KER_size_0_reg_942_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_94_n_3 ,\KER_size_0_reg_942[29]_i_95_n_3 ,\KER_size_0_reg_942[29]_i_96_n_3 ,\KER_size_0_reg_942[29]_i_97_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_43_n_7 ,\KER_size_0_reg_942_reg[29]_i_43_n_8 ,\KER_size_0_reg_942_reg[29]_i_43_n_9 ,\KER_size_0_reg_942_reg[29]_i_43_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_98_n_3 ,\KER_size_0_reg_942[29]_i_99_n_3 ,\KER_size_0_reg_942[29]_i_100_n_3 ,\KER_size_0_reg_942[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_44 
       (.CI(\KER_size_0_reg_942_reg[25]_i_50_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_44_n_3 ,\KER_size_0_reg_942_reg[29]_i_44_n_4 ,\KER_size_0_reg_942_reg[29]_i_44_n_5 ,\KER_size_0_reg_942_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_102_n_3 ,\KER_size_0_reg_942[29]_i_103_n_3 ,\KER_size_0_reg_942[29]_i_104_n_3 ,\KER_size_0_reg_942[29]_i_105_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_44_n_7 ,\KER_size_0_reg_942_reg[29]_i_44_n_8 ,\KER_size_0_reg_942_reg[29]_i_44_n_9 ,\KER_size_0_reg_942_reg[29]_i_44_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_106_n_3 ,\KER_size_0_reg_942[29]_i_107_n_3 ,\KER_size_0_reg_942[29]_i_108_n_3 ,\KER_size_0_reg_942[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[29]_i_45 
       (.CI(\KER_size_0_reg_942_reg[29]_i_42_n_3 ),
        .CO({\KER_size_0_reg_942_reg[29]_i_45_n_3 ,\KER_size_0_reg_942_reg[29]_i_45_n_4 ,\KER_size_0_reg_942_reg[29]_i_45_n_5 ,\KER_size_0_reg_942_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[29]_i_110_n_3 ,\KER_size_0_reg_942[29]_i_111_n_3 ,\KER_size_0_reg_942[29]_i_112_n_3 ,\KER_size_0_reg_942[29]_i_113_n_3 }),
        .O({\KER_size_0_reg_942_reg[29]_i_45_n_7 ,\KER_size_0_reg_942_reg[29]_i_45_n_8 ,\KER_size_0_reg_942_reg[29]_i_45_n_9 ,\KER_size_0_reg_942_reg[29]_i_45_n_10 }),
        .S({\KER_size_0_reg_942[29]_i_114_n_3 ,\KER_size_0_reg_942[29]_i_115_n_3 ,\KER_size_0_reg_942[29]_i_116_n_3 ,\KER_size_0_reg_942[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[2]_i_1_n_3 ,\KER_size_0_reg_942_reg[2]_i_1_n_4 ,\KER_size_0_reg_942_reg[2]_i_1_n_5 ,\KER_size_0_reg_942_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[2]_i_2_n_3 ,\KER_size_0_reg_942[2]_i_3_n_3 ,\KER_size_0_reg_942[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_0_reg_942[2]_i_5_n_3 ,\KER_size_0_reg_942[2]_i_6_n_3 ,\KER_size_0_reg_942[2]_i_7_n_3 ,\KER_size_0_reg_942[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_1 
       (.CI(\KER_size_0_reg_942_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_2_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_0_reg_942[31]_i_3_n_3 ,\KER_size_0_reg_942[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_15 
       (.CI(\KER_size_0_reg_942_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_15_n_4 ,\KER_size_0_reg_942_reg[31]_i_15_n_5 ,\KER_size_0_reg_942_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_942[31]_i_38_n_3 ,\KER_size_0_reg_942[31]_i_39_n_3 ,\KER_size_0_reg_942[31]_i_40_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_15_n_7 ,\KER_size_0_reg_942_reg[31]_i_15_n_8 ,\KER_size_0_reg_942_reg[31]_i_15_n_9 ,\KER_size_0_reg_942_reg[31]_i_15_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_41_n_3 ,\KER_size_0_reg_942[31]_i_42_n_3 ,\KER_size_0_reg_942[31]_i_43_n_3 ,\KER_size_0_reg_942[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_33 
       (.CI(\KER_size_0_reg_942_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_33_n_5 ,\KER_size_0_reg_942_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_942[31]_i_59_n_3 ,\KER_size_0_reg_942[31]_i_60_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_33_n_8 ,\KER_size_0_reg_942_reg[31]_i_33_n_9 ,\KER_size_0_reg_942_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_0_reg_942[31]_i_61_n_3 ,\KER_size_0_reg_942[31]_i_62_n_3 ,\KER_size_0_reg_942[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_34 
       (.CI(\KER_size_0_reg_942_reg[29]_i_38_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_34_n_3 ,\KER_size_0_reg_942_reg[31]_i_34_n_4 ,\KER_size_0_reg_942_reg[31]_i_34_n_5 ,\KER_size_0_reg_942_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_64_n_3 ,\KER_size_0_reg_942[31]_i_65_n_3 ,\KER_size_0_reg_942[31]_i_66_n_3 ,\KER_size_0_reg_942[31]_i_67_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_34_n_7 ,\KER_size_0_reg_942_reg[31]_i_34_n_8 ,\KER_size_0_reg_942_reg[31]_i_34_n_9 ,\KER_size_0_reg_942_reg[31]_i_34_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_68_n_3 ,\KER_size_0_reg_942[31]_i_69_n_3 ,\KER_size_0_reg_942[31]_i_70_n_3 ,\KER_size_0_reg_942[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_35 
       (.CI(\KER_size_0_reg_942_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_35_n_4 ,\KER_size_0_reg_942_reg[31]_i_35_n_5 ,\KER_size_0_reg_942_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_942[31]_i_72_n_3 ,\KER_size_0_reg_942[31]_i_73_n_3 ,\KER_size_0_reg_942[31]_i_74_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_35_n_7 ,\KER_size_0_reg_942_reg[31]_i_35_n_8 ,\KER_size_0_reg_942_reg[31]_i_35_n_9 ,\KER_size_0_reg_942_reg[31]_i_35_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_75_n_3 ,\KER_size_0_reg_942[31]_i_76_n_3 ,\KER_size_0_reg_942[31]_i_77_n_3 ,\KER_size_0_reg_942[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_36 
       (.CI(\KER_size_0_reg_942_reg[29]_i_39_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_36_n_3 ,\KER_size_0_reg_942_reg[31]_i_36_n_4 ,\KER_size_0_reg_942_reg[31]_i_36_n_5 ,\KER_size_0_reg_942_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_79_n_3 ,\KER_size_0_reg_942[31]_i_80_n_3 ,\KER_size_0_reg_942[31]_i_81_n_3 ,\KER_size_0_reg_942[31]_i_82_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_36_n_7 ,\KER_size_0_reg_942_reg[31]_i_36_n_8 ,\KER_size_0_reg_942_reg[31]_i_36_n_9 ,\KER_size_0_reg_942_reg[31]_i_36_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_83_n_3 ,\KER_size_0_reg_942[31]_i_84_n_3 ,\KER_size_0_reg_942[31]_i_85_n_3 ,\KER_size_0_reg_942[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_37 
       (.CI(\KER_size_0_reg_942_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_0_reg_942_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_47 
       (.CI(\KER_size_0_reg_942_reg[31]_i_51_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_47_n_3 ,\KER_size_0_reg_942_reg[31]_i_47_n_4 ,\KER_size_0_reg_942_reg[31]_i_47_n_5 ,\KER_size_0_reg_942_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_91_n_3 ,\KER_size_0_reg_942[31]_i_92_n_3 ,\KER_size_0_reg_942[31]_i_93_n_3 ,\KER_size_0_reg_942[31]_i_94_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_47_n_7 ,\KER_size_0_reg_942_reg[31]_i_47_n_8 ,\KER_size_0_reg_942_reg[31]_i_47_n_9 ,\KER_size_0_reg_942_reg[31]_i_47_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_95_n_3 ,\KER_size_0_reg_942[31]_i_96_n_3 ,\KER_size_0_reg_942[31]_i_97_n_3 ,\KER_size_0_reg_942[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_48 
       (.CI(\KER_size_0_reg_942_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_48_n_4 ,\KER_size_0_reg_942_reg[31]_i_48_n_5 ,\KER_size_0_reg_942_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_942[31]_i_99_n_3 ,\KER_size_0_reg_942[31]_i_100_n_3 ,\KER_size_0_reg_942[31]_i_101_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_48_n_7 ,\KER_size_0_reg_942_reg[31]_i_48_n_8 ,\KER_size_0_reg_942_reg[31]_i_48_n_9 ,\KER_size_0_reg_942_reg[31]_i_48_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_102_n_3 ,\KER_size_0_reg_942[31]_i_103_n_3 ,\KER_size_0_reg_942[31]_i_104_n_3 ,\KER_size_0_reg_942[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_49 
       (.CI(\KER_size_0_reg_942_reg[25]_i_13_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_49_n_3 ,\KER_size_0_reg_942_reg[31]_i_49_n_4 ,\KER_size_0_reg_942_reg[31]_i_49_n_5 ,\KER_size_0_reg_942_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_106_n_3 ,\KER_size_0_reg_942[31]_i_107_n_3 ,\KER_size_0_reg_942[31]_i_108_n_3 ,\KER_size_0_reg_942[31]_i_109_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_49_n_7 ,\KER_size_0_reg_942_reg[31]_i_49_n_8 ,\KER_size_0_reg_942_reg[31]_i_49_n_9 ,\KER_size_0_reg_942_reg[31]_i_49_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_110_n_3 ,\KER_size_0_reg_942[31]_i_111_n_3 ,\KER_size_0_reg_942[31]_i_112_n_3 ,\KER_size_0_reg_942[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_5 
       (.CI(\KER_size_0_reg_942_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_5_n_5 ,\KER_size_0_reg_942_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_942[31]_i_10_n_3 ,\KER_size_0_reg_942[31]_i_11_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_5_n_8 ,\KER_size_0_reg_942_reg[31]_i_5_n_9 ,\KER_size_0_reg_942_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_0_reg_942[31]_i_12_n_3 ,\KER_size_0_reg_942[31]_i_13_n_3 ,\KER_size_0_reg_942[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[31]_i_50_n_3 ,\KER_size_0_reg_942_reg[31]_i_50_n_4 ,\KER_size_0_reg_942_reg[31]_i_50_n_5 ,\KER_size_0_reg_942_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_114_n_3 ,\KER_size_0_reg_942[31]_i_115_n_3 ,\KER_size_0_reg_942[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[31]_i_50_n_7 ,\KER_size_0_reg_942_reg[31]_i_50_n_8 ,\KER_size_0_reg_942_reg[31]_i_50_n_9 ,\KER_size_0_reg_942_reg[31]_i_50_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_117_n_3 ,\KER_size_0_reg_942[31]_i_118_n_3 ,\KER_size_0_reg_942[31]_i_119_n_3 ,\KER_size_0_reg_942[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_51 
       (.CI(\KER_size_0_reg_942_reg[25]_i_12_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_51_n_3 ,\KER_size_0_reg_942_reg[31]_i_51_n_4 ,\KER_size_0_reg_942_reg[31]_i_51_n_5 ,\KER_size_0_reg_942_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_121_n_3 ,\KER_size_0_reg_942[31]_i_122_n_3 ,\KER_size_0_reg_942[31]_i_123_n_3 ,\KER_size_0_reg_942[31]_i_124_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_51_n_7 ,\KER_size_0_reg_942_reg[31]_i_51_n_8 ,\KER_size_0_reg_942_reg[31]_i_51_n_9 ,\KER_size_0_reg_942_reg[31]_i_51_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_125_n_3 ,\KER_size_0_reg_942[31]_i_126_n_3 ,\KER_size_0_reg_942[31]_i_127_n_3 ,\KER_size_0_reg_942[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_52 
       (.CI(\KER_size_0_reg_942_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_52_n_5 ,\KER_size_0_reg_942_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_942[31]_i_129_n_3 ,\KER_size_0_reg_942[31]_i_130_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_52_n_8 ,\KER_size_0_reg_942_reg[31]_i_52_n_9 ,\KER_size_0_reg_942_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_0_reg_942[31]_i_131_n_3 ,\KER_size_0_reg_942[31]_i_132_n_3 ,\KER_size_0_reg_942[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_53 
       (.CI(\KER_size_0_reg_942_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_134_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_53_n_9 ,\KER_size_0_reg_942_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_942[31]_i_135_n_3 ,\KER_size_0_reg_942[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[31]_i_6_n_3 ,\KER_size_0_reg_942_reg[31]_i_6_n_4 ,\KER_size_0_reg_942_reg[31]_i_6_n_5 ,\KER_size_0_reg_942_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942_reg[31]_i_15_n_9 ,\KER_size_0_reg_942_reg[31]_i_15_n_10 ,\KER_size_0_reg_942_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[31]_i_6_n_7 ,\KER_size_0_reg_942_reg[31]_i_6_n_8 ,\KER_size_0_reg_942_reg[31]_i_6_n_9 ,\KER_size_0_reg_942_reg[31]_i_6_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_16_n_3 ,\KER_size_0_reg_942[31]_i_17_n_3 ,\KER_size_0_reg_942[31]_i_18_n_3 ,\KER_size_0_reg_942_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_7 
       (.CI(\KER_size_0_reg_942_reg[29]_i_12_n_3 ),
        .CO({\KER_size_0_reg_942_reg[31]_i_7_n_3 ,\KER_size_0_reg_942_reg[31]_i_7_n_4 ,\KER_size_0_reg_942_reg[31]_i_7_n_5 ,\KER_size_0_reg_942_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[31]_i_19_n_3 ,\KER_size_0_reg_942[31]_i_20_n_3 ,\KER_size_0_reg_942[31]_i_21_n_3 ,\KER_size_0_reg_942[31]_i_22_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_7_n_7 ,\KER_size_0_reg_942_reg[31]_i_7_n_8 ,\KER_size_0_reg_942_reg[31]_i_7_n_9 ,\KER_size_0_reg_942_reg[31]_i_7_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_23_n_3 ,\KER_size_0_reg_942[31]_i_24_n_3 ,\KER_size_0_reg_942[31]_i_25_n_3 ,\KER_size_0_reg_942[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_8 
       (.CI(\KER_size_0_reg_942_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_27_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_8_n_9 ,\KER_size_0_reg_942_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_942[31]_i_28_n_3 ,\KER_size_0_reg_942[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_88 
       (.CI(\KER_size_0_reg_942_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_0_reg_942_reg[31]_i_88_n_4 ,\KER_size_0_reg_942_reg[31]_i_88_n_5 ,\KER_size_0_reg_942_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_942[31]_i_155_n_3 ,\KER_size_0_reg_942[31]_i_156_n_3 ,\KER_size_0_reg_942[31]_i_157_n_3 }),
        .O({\KER_size_0_reg_942_reg[31]_i_88_n_7 ,\KER_size_0_reg_942_reg[31]_i_88_n_8 ,\KER_size_0_reg_942_reg[31]_i_88_n_9 ,\KER_size_0_reg_942_reg[31]_i_88_n_10 }),
        .S({\KER_size_0_reg_942[31]_i_158_n_3 ,\KER_size_0_reg_942[31]_i_159_n_3 ,\KER_size_0_reg_942[31]_i_160_n_3 ,\KER_size_0_reg_942[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_89 
       (.CI(\KER_size_0_reg_942_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_162_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_89_n_9 ,\KER_size_0_reg_942_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_942[31]_i_163_n_3 ,\KER_size_0_reg_942[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_9 
       (.CI(\KER_size_0_reg_942_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_0_reg_942_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_30_n_3 }),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_0_reg_942_reg[31]_i_9_n_9 ,\KER_size_0_reg_942_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_942[31]_i_31_n_3 ,\KER_size_0_reg_942[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[31]_i_90 
       (.CI(\KER_size_0_reg_942_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_0_reg_942_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_942_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_0_reg_942_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_942[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[3]_i_2_n_3 ,\KER_size_0_reg_942_reg[3]_i_2_n_4 ,\KER_size_0_reg_942_reg[3]_i_2_n_5 ,\KER_size_0_reg_942_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[3]_i_3_n_3 ,\KER_size_0_reg_942[3]_i_4_n_3 ,\KER_size_0_reg_942[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[3]_i_2_n_7 ,\KER_size_0_reg_942_reg[3]_i_2_n_8 ,\KER_size_0_reg_942_reg[3]_i_2_n_9 ,\KER_size_0_reg_942_reg[3]_i_2_n_10 }),
        .S({\KER_size_0_reg_942[3]_i_6_n_3 ,\KER_size_0_reg_942[3]_i_7_n_3 ,\KER_size_0_reg_942[3]_i_8_n_3 ,\KER_size_0_reg_942[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[7]_i_1_n_3 ,\KER_size_0_reg_942_reg[7]_i_1_n_4 ,\KER_size_0_reg_942_reg[7]_i_1_n_5 ,\KER_size_0_reg_942_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[7]_i_2_n_3 ,\KER_size_0_reg_942[7]_i_3_n_3 ,\KER_size_0_reg_942[7]_i_4_n_3 ,\KER_size_0_reg_942[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_0_reg_942[7]_i_6_n_3 ,\KER_size_0_reg_942[7]_i_7_n_3 ,\KER_size_0_reg_942[7]_i_8_n_3 ,\KER_size_0_reg_942[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_1 
       (.CI(\KER_size_0_reg_942_reg[7]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_1_n_3 ,\KER_size_0_reg_942_reg[8]_i_1_n_4 ,\KER_size_0_reg_942_reg[8]_i_1_n_5 ,\KER_size_0_reg_942_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_2_n_3 ,\KER_size_0_reg_942[8]_i_3_n_3 ,\KER_size_0_reg_942[8]_i_4_n_3 ,\KER_size_0_reg_942[8]_i_5_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_1_n_7 ,\KER_size_0_reg_942_reg[8]_i_1_n_8 ,\KER_size_0_reg_942_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_0_reg_942[8]_i_6_n_3 ,\KER_size_0_reg_942[8]_i_7_n_3 ,\KER_size_0_reg_942[8]_i_8_n_3 ,\KER_size_0_reg_942[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_10 
       (.CI(\KER_size_0_reg_942_reg[8]_i_14_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_10_n_3 ,\KER_size_0_reg_942_reg[8]_i_10_n_4 ,\KER_size_0_reg_942_reg[8]_i_10_n_5 ,\KER_size_0_reg_942_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_16_n_3 ,\KER_size_0_reg_942[8]_i_17_n_3 ,\KER_size_0_reg_942[8]_i_18_n_3 ,\KER_size_0_reg_942[8]_i_19_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_10_n_7 ,\KER_size_0_reg_942_reg[8]_i_10_n_8 ,\KER_size_0_reg_942_reg[8]_i_10_n_9 ,\KER_size_0_reg_942_reg[8]_i_10_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_20_n_3 ,\KER_size_0_reg_942[8]_i_21_n_3 ,\KER_size_0_reg_942[8]_i_22_n_3 ,\KER_size_0_reg_942[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_11 
       (.CI(\KER_size_0_reg_942_reg[8]_i_13_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_11_n_3 ,\KER_size_0_reg_942_reg[8]_i_11_n_4 ,\KER_size_0_reg_942_reg[8]_i_11_n_5 ,\KER_size_0_reg_942_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_24_n_3 ,\KER_size_0_reg_942[8]_i_25_n_3 ,\KER_size_0_reg_942[8]_i_26_n_3 ,\KER_size_0_reg_942[8]_i_27_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_11_n_7 ,\KER_size_0_reg_942_reg[8]_i_11_n_8 ,\KER_size_0_reg_942_reg[8]_i_11_n_9 ,\KER_size_0_reg_942_reg[8]_i_11_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_28_n_3 ,\KER_size_0_reg_942[8]_i_29_n_3 ,\KER_size_0_reg_942[8]_i_30_n_3 ,\KER_size_0_reg_942[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_12 
       (.CI(\KER_size_0_reg_942_reg[3]_i_2_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_12_n_3 ,\KER_size_0_reg_942_reg[8]_i_12_n_4 ,\KER_size_0_reg_942_reg[8]_i_12_n_5 ,\KER_size_0_reg_942_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_32_n_3 ,\KER_size_0_reg_942[8]_i_33_n_3 ,\KER_size_0_reg_942[8]_i_34_n_3 ,\KER_size_0_reg_942[8]_i_35_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_12_n_7 ,\KER_size_0_reg_942_reg[8]_i_12_n_8 ,\KER_size_0_reg_942_reg[8]_i_12_n_9 ,\KER_size_0_reg_942_reg[8]_i_12_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_36_n_3 ,\KER_size_0_reg_942[8]_i_37_n_3 ,\KER_size_0_reg_942[8]_i_38_n_3 ,\KER_size_0_reg_942[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[8]_i_13_n_3 ,\KER_size_0_reg_942_reg[8]_i_13_n_4 ,\KER_size_0_reg_942_reg[8]_i_13_n_5 ,\KER_size_0_reg_942_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_40_n_3 ,\KER_size_0_reg_942[8]_i_41_n_3 ,\KER_size_0_reg_942[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[8]_i_13_n_7 ,\KER_size_0_reg_942_reg[8]_i_13_n_8 ,\KER_size_0_reg_942_reg[8]_i_13_n_9 ,\KER_size_0_reg_942_reg[8]_i_13_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_43_n_3 ,\KER_size_0_reg_942[8]_i_44_n_3 ,\KER_size_0_reg_942[8]_i_45_n_3 ,\KER_size_0_reg_942[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_14 
       (.CI(\KER_size_0_reg_942_reg[2]_i_1_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_14_n_3 ,\KER_size_0_reg_942_reg[8]_i_14_n_4 ,\KER_size_0_reg_942_reg[8]_i_14_n_5 ,\KER_size_0_reg_942_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_47_n_3 ,\KER_size_0_reg_942[8]_i_48_n_3 ,\KER_size_0_reg_942[8]_i_49_n_3 ,\KER_size_0_reg_942[8]_i_50_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_14_n_7 ,\KER_size_0_reg_942_reg[8]_i_14_n_8 ,\KER_size_0_reg_942_reg[8]_i_14_n_9 ,\KER_size_0_reg_942_reg[8]_i_14_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_51_n_3 ,\KER_size_0_reg_942[8]_i_52_n_3 ,\KER_size_0_reg_942[8]_i_53_n_3 ,\KER_size_0_reg_942[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[8]_i_15 
       (.CI(\KER_size_0_reg_942_reg[8]_i_12_n_3 ),
        .CO({\KER_size_0_reg_942_reg[8]_i_15_n_3 ,\KER_size_0_reg_942_reg[8]_i_15_n_4 ,\KER_size_0_reg_942_reg[8]_i_15_n_5 ,\KER_size_0_reg_942_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[8]_i_55_n_3 ,\KER_size_0_reg_942[8]_i_56_n_3 ,\KER_size_0_reg_942[8]_i_57_n_3 ,\KER_size_0_reg_942[8]_i_58_n_3 }),
        .O({\KER_size_0_reg_942_reg[8]_i_15_n_7 ,\KER_size_0_reg_942_reg[8]_i_15_n_8 ,\KER_size_0_reg_942_reg[8]_i_15_n_9 ,\KER_size_0_reg_942_reg[8]_i_15_n_10 }),
        .S({\KER_size_0_reg_942[8]_i_59_n_3 ,\KER_size_0_reg_942[8]_i_60_n_3 ,\KER_size_0_reg_942[8]_i_61_n_3 ,\KER_size_0_reg_942[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_942_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_942_reg[9]_i_2_n_3 ,\KER_size_0_reg_942_reg[9]_i_2_n_4 ,\KER_size_0_reg_942_reg[9]_i_2_n_5 ,\KER_size_0_reg_942_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_942[9]_i_3_n_3 ,\KER_size_0_reg_942[9]_i_4_n_3 ,\KER_size_0_reg_942[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_942_reg[9]_i_2_n_7 ,\KER_size_0_reg_942_reg[9]_i_2_n_8 ,\KER_size_0_reg_942_reg[9]_i_2_n_9 ,\KER_size_0_reg_942_reg[9]_i_2_n_10 }),
        .S({\KER_size_0_reg_942[9]_i_6_n_3 ,\KER_size_0_reg_942[9]_i_7_n_3 ,\KER_size_0_reg_942[9]_i_8_n_3 ,\KER_size_0_reg_942[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_mul_32s_32s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1_15
   (D,
    Q,
    \KER_size_1_reg_995[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_1_reg_995[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_1_reg_995[13]_i_11_n_3 ;
  wire \KER_size_1_reg_995[13]_i_12_n_3 ;
  wire \KER_size_1_reg_995[13]_i_13_n_3 ;
  wire \KER_size_1_reg_995[13]_i_14_n_3 ;
  wire \KER_size_1_reg_995[13]_i_15_n_3 ;
  wire \KER_size_1_reg_995[13]_i_16_n_3 ;
  wire \KER_size_1_reg_995[13]_i_17_n_3 ;
  wire \KER_size_1_reg_995[13]_i_2_n_3 ;
  wire \KER_size_1_reg_995[13]_i_3_n_3 ;
  wire \KER_size_1_reg_995[13]_i_4_n_3 ;
  wire \KER_size_1_reg_995[13]_i_5_n_3 ;
  wire \KER_size_1_reg_995[13]_i_6_n_3 ;
  wire \KER_size_1_reg_995[13]_i_7_n_3 ;
  wire \KER_size_1_reg_995[13]_i_8_n_3 ;
  wire \KER_size_1_reg_995[13]_i_9_n_3 ;
  wire \KER_size_1_reg_995[17]_i_12_n_3 ;
  wire \KER_size_1_reg_995[17]_i_13_n_3 ;
  wire \KER_size_1_reg_995[17]_i_14_n_3 ;
  wire \KER_size_1_reg_995[17]_i_15_n_3 ;
  wire \KER_size_1_reg_995[17]_i_16_n_3 ;
  wire \KER_size_1_reg_995[17]_i_17_n_3 ;
  wire \KER_size_1_reg_995[17]_i_18_n_3 ;
  wire \KER_size_1_reg_995[17]_i_19_n_3 ;
  wire \KER_size_1_reg_995[17]_i_20_n_3 ;
  wire \KER_size_1_reg_995[17]_i_21_n_3 ;
  wire \KER_size_1_reg_995[17]_i_22_n_3 ;
  wire \KER_size_1_reg_995[17]_i_23_n_3 ;
  wire \KER_size_1_reg_995[17]_i_24_n_3 ;
  wire \KER_size_1_reg_995[17]_i_25_n_3 ;
  wire \KER_size_1_reg_995[17]_i_26_n_3 ;
  wire \KER_size_1_reg_995[17]_i_27_n_3 ;
  wire \KER_size_1_reg_995[17]_i_2_n_3 ;
  wire \KER_size_1_reg_995[17]_i_3_n_3 ;
  wire \KER_size_1_reg_995[17]_i_4_n_3 ;
  wire \KER_size_1_reg_995[17]_i_5_n_3 ;
  wire \KER_size_1_reg_995[17]_i_6_n_3 ;
  wire \KER_size_1_reg_995[17]_i_7_n_3 ;
  wire \KER_size_1_reg_995[17]_i_8_n_3 ;
  wire \KER_size_1_reg_995[17]_i_9_n_3 ;
  wire \KER_size_1_reg_995[21]_i_100_n_3 ;
  wire \KER_size_1_reg_995[21]_i_12_n_3 ;
  wire \KER_size_1_reg_995[21]_i_13_n_3 ;
  wire \KER_size_1_reg_995[21]_i_14_n_3 ;
  wire \KER_size_1_reg_995[21]_i_15_n_3 ;
  wire \KER_size_1_reg_995[21]_i_16_n_3 ;
  wire \KER_size_1_reg_995[21]_i_17_n_3 ;
  wire \KER_size_1_reg_995[21]_i_18_n_3 ;
  wire \KER_size_1_reg_995[21]_i_19_n_3 ;
  wire \KER_size_1_reg_995[21]_i_20_n_3 ;
  wire \KER_size_1_reg_995[21]_i_21_n_3 ;
  wire \KER_size_1_reg_995[21]_i_22_n_3 ;
  wire \KER_size_1_reg_995[21]_i_23_n_3 ;
  wire \KER_size_1_reg_995[21]_i_24_n_3 ;
  wire \KER_size_1_reg_995[21]_i_25_n_3 ;
  wire \KER_size_1_reg_995[21]_i_26_n_3 ;
  wire \KER_size_1_reg_995[21]_i_27_n_3 ;
  wire \KER_size_1_reg_995[21]_i_2_n_3 ;
  wire \KER_size_1_reg_995[21]_i_34_n_3 ;
  wire \KER_size_1_reg_995[21]_i_35_n_3 ;
  wire \KER_size_1_reg_995[21]_i_36_n_3 ;
  wire \KER_size_1_reg_995[21]_i_37_n_3 ;
  wire \KER_size_1_reg_995[21]_i_38_n_3 ;
  wire \KER_size_1_reg_995[21]_i_39_n_3 ;
  wire \KER_size_1_reg_995[21]_i_3_n_3 ;
  wire \KER_size_1_reg_995[21]_i_40_n_3 ;
  wire \KER_size_1_reg_995[21]_i_41_n_3 ;
  wire \KER_size_1_reg_995[21]_i_42_n_3 ;
  wire \KER_size_1_reg_995[21]_i_43_n_3 ;
  wire \KER_size_1_reg_995[21]_i_44_n_3 ;
  wire \KER_size_1_reg_995[21]_i_45_n_3 ;
  wire \KER_size_1_reg_995[21]_i_46_n_3 ;
  wire \KER_size_1_reg_995[21]_i_47_n_3 ;
  wire \KER_size_1_reg_995[21]_i_48_n_3 ;
  wire \KER_size_1_reg_995[21]_i_49_n_3 ;
  wire \KER_size_1_reg_995[21]_i_4_n_3 ;
  wire \KER_size_1_reg_995[21]_i_50_n_3 ;
  wire \KER_size_1_reg_995[21]_i_51_n_3 ;
  wire \KER_size_1_reg_995[21]_i_52_n_3 ;
  wire \KER_size_1_reg_995[21]_i_53_n_3 ;
  wire \KER_size_1_reg_995[21]_i_54_n_3 ;
  wire \KER_size_1_reg_995[21]_i_55_n_3 ;
  wire \KER_size_1_reg_995[21]_i_56_n_3 ;
  wire \KER_size_1_reg_995[21]_i_57_n_3 ;
  wire \KER_size_1_reg_995[21]_i_58_n_3 ;
  wire \KER_size_1_reg_995[21]_i_59_n_3 ;
  wire \KER_size_1_reg_995[21]_i_5_n_3 ;
  wire \KER_size_1_reg_995[21]_i_60_n_3 ;
  wire \KER_size_1_reg_995[21]_i_61_n_3 ;
  wire \KER_size_1_reg_995[21]_i_62_n_3 ;
  wire \KER_size_1_reg_995[21]_i_63_n_3 ;
  wire \KER_size_1_reg_995[21]_i_64_n_3 ;
  wire \KER_size_1_reg_995[21]_i_65_n_3 ;
  wire \KER_size_1_reg_995[21]_i_66_n_3 ;
  wire \KER_size_1_reg_995[21]_i_67_n_3 ;
  wire \KER_size_1_reg_995[21]_i_68_n_3 ;
  wire \KER_size_1_reg_995[21]_i_69_n_3 ;
  wire \KER_size_1_reg_995[21]_i_6_n_3 ;
  wire \KER_size_1_reg_995[21]_i_70_n_3 ;
  wire \KER_size_1_reg_995[21]_i_71_n_3 ;
  wire \KER_size_1_reg_995[21]_i_72_n_3 ;
  wire \KER_size_1_reg_995[21]_i_73_n_3 ;
  wire \KER_size_1_reg_995[21]_i_74_n_3 ;
  wire \KER_size_1_reg_995[21]_i_75_n_3 ;
  wire \KER_size_1_reg_995[21]_i_76_n_3 ;
  wire \KER_size_1_reg_995[21]_i_77_n_3 ;
  wire \KER_size_1_reg_995[21]_i_78_n_3 ;
  wire \KER_size_1_reg_995[21]_i_79_n_3 ;
  wire \KER_size_1_reg_995[21]_i_7_n_3 ;
  wire \KER_size_1_reg_995[21]_i_80_n_3 ;
  wire \KER_size_1_reg_995[21]_i_81_n_3 ;
  wire \KER_size_1_reg_995[21]_i_82_n_3 ;
  wire \KER_size_1_reg_995[21]_i_83_n_3 ;
  wire \KER_size_1_reg_995[21]_i_84_n_3 ;
  wire \KER_size_1_reg_995[21]_i_85_n_3 ;
  wire \KER_size_1_reg_995[21]_i_86_n_3 ;
  wire \KER_size_1_reg_995[21]_i_87_n_3 ;
  wire \KER_size_1_reg_995[21]_i_88_n_3 ;
  wire \KER_size_1_reg_995[21]_i_89_n_3 ;
  wire \KER_size_1_reg_995[21]_i_8_n_3 ;
  wire \KER_size_1_reg_995[21]_i_90_n_3 ;
  wire \KER_size_1_reg_995[21]_i_91_n_3 ;
  wire \KER_size_1_reg_995[21]_i_92_n_3 ;
  wire \KER_size_1_reg_995[21]_i_93_n_3 ;
  wire \KER_size_1_reg_995[21]_i_94_n_3 ;
  wire \KER_size_1_reg_995[21]_i_95_n_3 ;
  wire \KER_size_1_reg_995[21]_i_96_n_3 ;
  wire \KER_size_1_reg_995[21]_i_97_n_3 ;
  wire \KER_size_1_reg_995[21]_i_98_n_3 ;
  wire \KER_size_1_reg_995[21]_i_99_n_3 ;
  wire \KER_size_1_reg_995[21]_i_9_n_3 ;
  wire \KER_size_1_reg_995[25]_i_100_n_3 ;
  wire \KER_size_1_reg_995[25]_i_101_n_3 ;
  wire \KER_size_1_reg_995[25]_i_102_n_3 ;
  wire \KER_size_1_reg_995[25]_i_103_n_3 ;
  wire \KER_size_1_reg_995[25]_i_104_n_3 ;
  wire \KER_size_1_reg_995[25]_i_105_n_3 ;
  wire \KER_size_1_reg_995[25]_i_106_n_3 ;
  wire \KER_size_1_reg_995[25]_i_107_n_3 ;
  wire \KER_size_1_reg_995[25]_i_108_n_3 ;
  wire \KER_size_1_reg_995[25]_i_109_n_3 ;
  wire \KER_size_1_reg_995[25]_i_110_n_3 ;
  wire \KER_size_1_reg_995[25]_i_111_n_3 ;
  wire \KER_size_1_reg_995[25]_i_112_n_3 ;
  wire \KER_size_1_reg_995[25]_i_113_n_3 ;
  wire \KER_size_1_reg_995[25]_i_114_n_3 ;
  wire \KER_size_1_reg_995[25]_i_115_n_3 ;
  wire \KER_size_1_reg_995[25]_i_116_n_3 ;
  wire \KER_size_1_reg_995[25]_i_117_n_3 ;
  wire \KER_size_1_reg_995[25]_i_118_n_3 ;
  wire \KER_size_1_reg_995[25]_i_119_n_3 ;
  wire \KER_size_1_reg_995[25]_i_120_n_3 ;
  wire \KER_size_1_reg_995[25]_i_121_n_3 ;
  wire \KER_size_1_reg_995[25]_i_122_n_3 ;
  wire \KER_size_1_reg_995[25]_i_14_n_3 ;
  wire \KER_size_1_reg_995[25]_i_15_n_3 ;
  wire \KER_size_1_reg_995[25]_i_16_n_3 ;
  wire \KER_size_1_reg_995[25]_i_17_n_3 ;
  wire \KER_size_1_reg_995[25]_i_18_n_3 ;
  wire \KER_size_1_reg_995[25]_i_19_n_3 ;
  wire \KER_size_1_reg_995[25]_i_20_n_3 ;
  wire \KER_size_1_reg_995[25]_i_21_n_3 ;
  wire \KER_size_1_reg_995[25]_i_22_n_3 ;
  wire \KER_size_1_reg_995[25]_i_23_n_3 ;
  wire \KER_size_1_reg_995[25]_i_24_n_3 ;
  wire \KER_size_1_reg_995[25]_i_25_n_3 ;
  wire \KER_size_1_reg_995[25]_i_26_n_3 ;
  wire \KER_size_1_reg_995[25]_i_27_n_3 ;
  wire \KER_size_1_reg_995[25]_i_28_n_3 ;
  wire \KER_size_1_reg_995[25]_i_29_n_3 ;
  wire \KER_size_1_reg_995[25]_i_2_n_3 ;
  wire \KER_size_1_reg_995[25]_i_30_n_3 ;
  wire \KER_size_1_reg_995[25]_i_31_n_3 ;
  wire \KER_size_1_reg_995[25]_i_32_n_3 ;
  wire \KER_size_1_reg_995[25]_i_33_n_3 ;
  wire \KER_size_1_reg_995[25]_i_34_n_3 ;
  wire \KER_size_1_reg_995[25]_i_35_n_3 ;
  wire \KER_size_1_reg_995[25]_i_36_n_3 ;
  wire \KER_size_1_reg_995[25]_i_37_n_3 ;
  wire \KER_size_1_reg_995[25]_i_38_n_3 ;
  wire \KER_size_1_reg_995[25]_i_39_n_3 ;
  wire \KER_size_1_reg_995[25]_i_3_n_3 ;
  wire \KER_size_1_reg_995[25]_i_40_n_3 ;
  wire \KER_size_1_reg_995[25]_i_41_n_3 ;
  wire \KER_size_1_reg_995[25]_i_42_n_3 ;
  wire \KER_size_1_reg_995[25]_i_43_n_3 ;
  wire \KER_size_1_reg_995[25]_i_44_n_3 ;
  wire \KER_size_1_reg_995[25]_i_4_n_3 ;
  wire \KER_size_1_reg_995[25]_i_51_n_3 ;
  wire \KER_size_1_reg_995[25]_i_52_n_3 ;
  wire \KER_size_1_reg_995[25]_i_53_n_3 ;
  wire \KER_size_1_reg_995[25]_i_54_n_3 ;
  wire \KER_size_1_reg_995[25]_i_55_n_3 ;
  wire \KER_size_1_reg_995[25]_i_56_n_3 ;
  wire \KER_size_1_reg_995[25]_i_57_n_3 ;
  wire \KER_size_1_reg_995[25]_i_58_n_3 ;
  wire \KER_size_1_reg_995[25]_i_59_n_3 ;
  wire \KER_size_1_reg_995[25]_i_5_n_3 ;
  wire \KER_size_1_reg_995[25]_i_60_n_3 ;
  wire \KER_size_1_reg_995[25]_i_61_n_3 ;
  wire \KER_size_1_reg_995[25]_i_62_n_3 ;
  wire \KER_size_1_reg_995[25]_i_63_n_3 ;
  wire \KER_size_1_reg_995[25]_i_64_n_3 ;
  wire \KER_size_1_reg_995[25]_i_65_n_3 ;
  wire \KER_size_1_reg_995[25]_i_66_n_3 ;
  wire \KER_size_1_reg_995[25]_i_67_n_3 ;
  wire \KER_size_1_reg_995[25]_i_68_n_3 ;
  wire \KER_size_1_reg_995[25]_i_69_n_3 ;
  wire \KER_size_1_reg_995[25]_i_6_n_3 ;
  wire \KER_size_1_reg_995[25]_i_70_n_3 ;
  wire \KER_size_1_reg_995[25]_i_71_n_3 ;
  wire \KER_size_1_reg_995[25]_i_72_n_3 ;
  wire \KER_size_1_reg_995[25]_i_73_n_3 ;
  wire \KER_size_1_reg_995[25]_i_74_n_3 ;
  wire \KER_size_1_reg_995[25]_i_75_n_3 ;
  wire \KER_size_1_reg_995[25]_i_76_n_3 ;
  wire \KER_size_1_reg_995[25]_i_77_n_3 ;
  wire \KER_size_1_reg_995[25]_i_78_n_3 ;
  wire \KER_size_1_reg_995[25]_i_79_n_3 ;
  wire \KER_size_1_reg_995[25]_i_7_n_3 ;
  wire \KER_size_1_reg_995[25]_i_80_n_3 ;
  wire \KER_size_1_reg_995[25]_i_81_n_3 ;
  wire \KER_size_1_reg_995[25]_i_82_n_3 ;
  wire \KER_size_1_reg_995[25]_i_83_n_3 ;
  wire \KER_size_1_reg_995[25]_i_84_n_3 ;
  wire \KER_size_1_reg_995[25]_i_85_n_3 ;
  wire \KER_size_1_reg_995[25]_i_86_n_3 ;
  wire \KER_size_1_reg_995[25]_i_87_n_3 ;
  wire \KER_size_1_reg_995[25]_i_88_n_3 ;
  wire \KER_size_1_reg_995[25]_i_89_n_3 ;
  wire \KER_size_1_reg_995[25]_i_8_n_3 ;
  wire \KER_size_1_reg_995[25]_i_90_n_3 ;
  wire \KER_size_1_reg_995[25]_i_91_n_3 ;
  wire \KER_size_1_reg_995[25]_i_92_n_3 ;
  wire \KER_size_1_reg_995[25]_i_93_n_3 ;
  wire \KER_size_1_reg_995[25]_i_94_n_3 ;
  wire \KER_size_1_reg_995[25]_i_95_n_3 ;
  wire \KER_size_1_reg_995[25]_i_96_n_3 ;
  wire \KER_size_1_reg_995[25]_i_97_n_3 ;
  wire \KER_size_1_reg_995[25]_i_98_n_3 ;
  wire \KER_size_1_reg_995[25]_i_99_n_3 ;
  wire \KER_size_1_reg_995[25]_i_9_n_3 ;
  wire \KER_size_1_reg_995[29]_i_100_n_3 ;
  wire \KER_size_1_reg_995[29]_i_101_n_3 ;
  wire \KER_size_1_reg_995[29]_i_102_n_3 ;
  wire \KER_size_1_reg_995[29]_i_103_n_3 ;
  wire \KER_size_1_reg_995[29]_i_104_n_3 ;
  wire \KER_size_1_reg_995[29]_i_105_n_3 ;
  wire \KER_size_1_reg_995[29]_i_106_n_3 ;
  wire \KER_size_1_reg_995[29]_i_107_n_3 ;
  wire \KER_size_1_reg_995[29]_i_108_n_3 ;
  wire \KER_size_1_reg_995[29]_i_109_n_3 ;
  wire \KER_size_1_reg_995[29]_i_110_n_3 ;
  wire \KER_size_1_reg_995[29]_i_111_n_3 ;
  wire \KER_size_1_reg_995[29]_i_112_n_3 ;
  wire \KER_size_1_reg_995[29]_i_113_n_3 ;
  wire \KER_size_1_reg_995[29]_i_114_n_3 ;
  wire \KER_size_1_reg_995[29]_i_115_n_3 ;
  wire \KER_size_1_reg_995[29]_i_116_n_3 ;
  wire \KER_size_1_reg_995[29]_i_117_n_3 ;
  wire \KER_size_1_reg_995[29]_i_118_n_3 ;
  wire \KER_size_1_reg_995[29]_i_119_n_3 ;
  wire \KER_size_1_reg_995[29]_i_120_n_3 ;
  wire \KER_size_1_reg_995[29]_i_121_n_3 ;
  wire \KER_size_1_reg_995[29]_i_122_n_3 ;
  wire \KER_size_1_reg_995[29]_i_123_n_3 ;
  wire \KER_size_1_reg_995[29]_i_124_n_3 ;
  wire \KER_size_1_reg_995[29]_i_125_n_3 ;
  wire \KER_size_1_reg_995[29]_i_126_n_3 ;
  wire \KER_size_1_reg_995[29]_i_127_n_3 ;
  wire \KER_size_1_reg_995[29]_i_128_n_3 ;
  wire \KER_size_1_reg_995[29]_i_129_n_3 ;
  wire \KER_size_1_reg_995[29]_i_130_n_3 ;
  wire \KER_size_1_reg_995[29]_i_131_n_3 ;
  wire \KER_size_1_reg_995[29]_i_132_n_3 ;
  wire \KER_size_1_reg_995[29]_i_133_n_3 ;
  wire \KER_size_1_reg_995[29]_i_134_n_3 ;
  wire \KER_size_1_reg_995[29]_i_135_n_3 ;
  wire \KER_size_1_reg_995[29]_i_136_n_3 ;
  wire \KER_size_1_reg_995[29]_i_137_n_3 ;
  wire \KER_size_1_reg_995[29]_i_138_n_3 ;
  wire \KER_size_1_reg_995[29]_i_139_n_3 ;
  wire \KER_size_1_reg_995[29]_i_13_n_3 ;
  wire \KER_size_1_reg_995[29]_i_140_n_3 ;
  wire \KER_size_1_reg_995[29]_i_141_n_3 ;
  wire \KER_size_1_reg_995[29]_i_142_n_3 ;
  wire \KER_size_1_reg_995[29]_i_143_n_3 ;
  wire \KER_size_1_reg_995[29]_i_144_n_3 ;
  wire \KER_size_1_reg_995[29]_i_145_n_3 ;
  wire \KER_size_1_reg_995[29]_i_146_n_3 ;
  wire \KER_size_1_reg_995[29]_i_147_n_3 ;
  wire \KER_size_1_reg_995[29]_i_148_n_3 ;
  wire \KER_size_1_reg_995[29]_i_149_n_3 ;
  wire \KER_size_1_reg_995[29]_i_14_n_3 ;
  wire \KER_size_1_reg_995[29]_i_150_n_3 ;
  wire \KER_size_1_reg_995[29]_i_151_n_3 ;
  wire \KER_size_1_reg_995[29]_i_152_n_3 ;
  wire \KER_size_1_reg_995[29]_i_153_n_3 ;
  wire \KER_size_1_reg_995[29]_i_15_n_3 ;
  wire \KER_size_1_reg_995[29]_i_16_n_3 ;
  wire \KER_size_1_reg_995[29]_i_17_n_3 ;
  wire \KER_size_1_reg_995[29]_i_18_n_3 ;
  wire \KER_size_1_reg_995[29]_i_19_n_3 ;
  wire \KER_size_1_reg_995[29]_i_20_n_3 ;
  wire \KER_size_1_reg_995[29]_i_21_n_3 ;
  wire \KER_size_1_reg_995[29]_i_22_n_3 ;
  wire \KER_size_1_reg_995[29]_i_23_n_3 ;
  wire \KER_size_1_reg_995[29]_i_24_n_3 ;
  wire \KER_size_1_reg_995[29]_i_25_n_3 ;
  wire \KER_size_1_reg_995[29]_i_26_n_3 ;
  wire \KER_size_1_reg_995[29]_i_27_n_3 ;
  wire \KER_size_1_reg_995[29]_i_28_n_3 ;
  wire \KER_size_1_reg_995[29]_i_29_n_3 ;
  wire \KER_size_1_reg_995[29]_i_2_n_3 ;
  wire \KER_size_1_reg_995[29]_i_30_n_3 ;
  wire \KER_size_1_reg_995[29]_i_31_n_3 ;
  wire \KER_size_1_reg_995[29]_i_32_n_3 ;
  wire \KER_size_1_reg_995[29]_i_33_n_3 ;
  wire \KER_size_1_reg_995[29]_i_34_n_3 ;
  wire \KER_size_1_reg_995[29]_i_35_n_3 ;
  wire \KER_size_1_reg_995[29]_i_36_n_3 ;
  wire \KER_size_1_reg_995[29]_i_3_n_3 ;
  wire \KER_size_1_reg_995[29]_i_46_n_3 ;
  wire \KER_size_1_reg_995[29]_i_47_n_3 ;
  wire \KER_size_1_reg_995[29]_i_48_n_3 ;
  wire \KER_size_1_reg_995[29]_i_49_n_3 ;
  wire \KER_size_1_reg_995[29]_i_4_n_3 ;
  wire \KER_size_1_reg_995[29]_i_50_n_3 ;
  wire \KER_size_1_reg_995[29]_i_51_n_3 ;
  wire \KER_size_1_reg_995[29]_i_52_n_3 ;
  wire \KER_size_1_reg_995[29]_i_53_n_3 ;
  wire \KER_size_1_reg_995[29]_i_54_n_3 ;
  wire \KER_size_1_reg_995[29]_i_55_n_3 ;
  wire \KER_size_1_reg_995[29]_i_56_n_3 ;
  wire \KER_size_1_reg_995[29]_i_57_n_3 ;
  wire \KER_size_1_reg_995[29]_i_58_n_3 ;
  wire \KER_size_1_reg_995[29]_i_59_n_3 ;
  wire \KER_size_1_reg_995[29]_i_5_n_3 ;
  wire \KER_size_1_reg_995[29]_i_60_n_3 ;
  wire \KER_size_1_reg_995[29]_i_61_n_3 ;
  wire \KER_size_1_reg_995[29]_i_62_n_3 ;
  wire \KER_size_1_reg_995[29]_i_63_n_3 ;
  wire \KER_size_1_reg_995[29]_i_64_n_3 ;
  wire \KER_size_1_reg_995[29]_i_65_n_3 ;
  wire \KER_size_1_reg_995[29]_i_66_n_3 ;
  wire \KER_size_1_reg_995[29]_i_67_n_3 ;
  wire \KER_size_1_reg_995[29]_i_68_n_3 ;
  wire \KER_size_1_reg_995[29]_i_69_n_3 ;
  wire \KER_size_1_reg_995[29]_i_6_n_3 ;
  wire \KER_size_1_reg_995[29]_i_70_n_3 ;
  wire \KER_size_1_reg_995[29]_i_71_n_3 ;
  wire \KER_size_1_reg_995[29]_i_72_n_3 ;
  wire \KER_size_1_reg_995[29]_i_73_n_3 ;
  wire \KER_size_1_reg_995[29]_i_74_n_3 ;
  wire \KER_size_1_reg_995[29]_i_75_n_3 ;
  wire \KER_size_1_reg_995[29]_i_76_n_3 ;
  wire \KER_size_1_reg_995[29]_i_77_n_3 ;
  wire \KER_size_1_reg_995[29]_i_78_n_3 ;
  wire \KER_size_1_reg_995[29]_i_79_n_3 ;
  wire \KER_size_1_reg_995[29]_i_7_n_3 ;
  wire \KER_size_1_reg_995[29]_i_80_n_3 ;
  wire \KER_size_1_reg_995[29]_i_81_n_3 ;
  wire \KER_size_1_reg_995[29]_i_82_n_3 ;
  wire \KER_size_1_reg_995[29]_i_83_n_3 ;
  wire \KER_size_1_reg_995[29]_i_84_n_3 ;
  wire \KER_size_1_reg_995[29]_i_85_n_3 ;
  wire \KER_size_1_reg_995[29]_i_86_n_3 ;
  wire \KER_size_1_reg_995[29]_i_87_n_3 ;
  wire \KER_size_1_reg_995[29]_i_88_n_3 ;
  wire \KER_size_1_reg_995[29]_i_89_n_3 ;
  wire \KER_size_1_reg_995[29]_i_8_n_3 ;
  wire \KER_size_1_reg_995[29]_i_90_n_3 ;
  wire \KER_size_1_reg_995[29]_i_91_n_3 ;
  wire \KER_size_1_reg_995[29]_i_92_n_3 ;
  wire \KER_size_1_reg_995[29]_i_93_n_3 ;
  wire \KER_size_1_reg_995[29]_i_94_n_3 ;
  wire \KER_size_1_reg_995[29]_i_95_n_3 ;
  wire \KER_size_1_reg_995[29]_i_96_n_3 ;
  wire \KER_size_1_reg_995[29]_i_97_n_3 ;
  wire \KER_size_1_reg_995[29]_i_98_n_3 ;
  wire \KER_size_1_reg_995[29]_i_99_n_3 ;
  wire \KER_size_1_reg_995[29]_i_9_n_3 ;
  wire \KER_size_1_reg_995[2]_i_2_n_3 ;
  wire \KER_size_1_reg_995[2]_i_3_n_3 ;
  wire \KER_size_1_reg_995[2]_i_4_n_3 ;
  wire \KER_size_1_reg_995[2]_i_5_n_3 ;
  wire \KER_size_1_reg_995[2]_i_6_n_3 ;
  wire \KER_size_1_reg_995[2]_i_7_n_3 ;
  wire \KER_size_1_reg_995[2]_i_8_n_3 ;
  wire \KER_size_1_reg_995[31]_i_100_n_3 ;
  wire \KER_size_1_reg_995[31]_i_101_n_3 ;
  wire \KER_size_1_reg_995[31]_i_102_n_3 ;
  wire \KER_size_1_reg_995[31]_i_103_n_3 ;
  wire \KER_size_1_reg_995[31]_i_104_n_3 ;
  wire \KER_size_1_reg_995[31]_i_105_n_3 ;
  wire \KER_size_1_reg_995[31]_i_106_n_3 ;
  wire \KER_size_1_reg_995[31]_i_107_n_3 ;
  wire \KER_size_1_reg_995[31]_i_108_n_3 ;
  wire \KER_size_1_reg_995[31]_i_109_n_3 ;
  wire \KER_size_1_reg_995[31]_i_10_n_3 ;
  wire \KER_size_1_reg_995[31]_i_110_n_3 ;
  wire \KER_size_1_reg_995[31]_i_111_n_3 ;
  wire \KER_size_1_reg_995[31]_i_112_n_3 ;
  wire \KER_size_1_reg_995[31]_i_113_n_3 ;
  wire \KER_size_1_reg_995[31]_i_114_n_3 ;
  wire \KER_size_1_reg_995[31]_i_115_n_3 ;
  wire \KER_size_1_reg_995[31]_i_116_n_3 ;
  wire \KER_size_1_reg_995[31]_i_117_n_3 ;
  wire \KER_size_1_reg_995[31]_i_118_n_3 ;
  wire \KER_size_1_reg_995[31]_i_119_n_3 ;
  wire \KER_size_1_reg_995[31]_i_11_n_3 ;
  wire \KER_size_1_reg_995[31]_i_120_n_3 ;
  wire \KER_size_1_reg_995[31]_i_121_n_3 ;
  wire \KER_size_1_reg_995[31]_i_122_n_3 ;
  wire \KER_size_1_reg_995[31]_i_123_n_3 ;
  wire \KER_size_1_reg_995[31]_i_124_n_3 ;
  wire \KER_size_1_reg_995[31]_i_125_n_3 ;
  wire \KER_size_1_reg_995[31]_i_126_n_3 ;
  wire \KER_size_1_reg_995[31]_i_127_n_3 ;
  wire \KER_size_1_reg_995[31]_i_128_n_3 ;
  wire \KER_size_1_reg_995[31]_i_129_n_3 ;
  wire \KER_size_1_reg_995[31]_i_12_n_3 ;
  wire \KER_size_1_reg_995[31]_i_130_n_3 ;
  wire \KER_size_1_reg_995[31]_i_131_n_3 ;
  wire \KER_size_1_reg_995[31]_i_132_n_3 ;
  wire \KER_size_1_reg_995[31]_i_133_n_3 ;
  wire \KER_size_1_reg_995[31]_i_134_n_3 ;
  wire \KER_size_1_reg_995[31]_i_135_n_3 ;
  wire \KER_size_1_reg_995[31]_i_136_n_3 ;
  wire \KER_size_1_reg_995[31]_i_137_n_3 ;
  wire \KER_size_1_reg_995[31]_i_138_n_3 ;
  wire \KER_size_1_reg_995[31]_i_139_n_3 ;
  wire \KER_size_1_reg_995[31]_i_13_n_3 ;
  wire \KER_size_1_reg_995[31]_i_140_n_3 ;
  wire \KER_size_1_reg_995[31]_i_141_n_3 ;
  wire \KER_size_1_reg_995[31]_i_142_n_3 ;
  wire \KER_size_1_reg_995[31]_i_143_n_3 ;
  wire \KER_size_1_reg_995[31]_i_144_n_3 ;
  wire \KER_size_1_reg_995[31]_i_145_n_3 ;
  wire \KER_size_1_reg_995[31]_i_146_n_3 ;
  wire \KER_size_1_reg_995[31]_i_147_n_3 ;
  wire \KER_size_1_reg_995[31]_i_148_n_3 ;
  wire \KER_size_1_reg_995[31]_i_149_n_3 ;
  wire \KER_size_1_reg_995[31]_i_14_n_3 ;
  wire \KER_size_1_reg_995[31]_i_150_n_3 ;
  wire \KER_size_1_reg_995[31]_i_151_n_3 ;
  wire \KER_size_1_reg_995[31]_i_152_n_3 ;
  wire \KER_size_1_reg_995[31]_i_153_n_3 ;
  wire \KER_size_1_reg_995[31]_i_154_n_3 ;
  wire \KER_size_1_reg_995[31]_i_155_n_3 ;
  wire \KER_size_1_reg_995[31]_i_156_n_3 ;
  wire \KER_size_1_reg_995[31]_i_157_n_3 ;
  wire \KER_size_1_reg_995[31]_i_158_n_3 ;
  wire \KER_size_1_reg_995[31]_i_159_n_3 ;
  wire \KER_size_1_reg_995[31]_i_160_n_3 ;
  wire \KER_size_1_reg_995[31]_i_161_n_3 ;
  wire \KER_size_1_reg_995[31]_i_162_n_3 ;
  wire \KER_size_1_reg_995[31]_i_163_n_3 ;
  wire \KER_size_1_reg_995[31]_i_164_n_3 ;
  wire \KER_size_1_reg_995[31]_i_165_n_3 ;
  wire \KER_size_1_reg_995[31]_i_166_n_3 ;
  wire \KER_size_1_reg_995[31]_i_167_n_3 ;
  wire \KER_size_1_reg_995[31]_i_168_n_3 ;
  wire \KER_size_1_reg_995[31]_i_169_n_3 ;
  wire \KER_size_1_reg_995[31]_i_16_n_3 ;
  wire \KER_size_1_reg_995[31]_i_170_n_3 ;
  wire \KER_size_1_reg_995[31]_i_171_n_3 ;
  wire \KER_size_1_reg_995[31]_i_172_n_3 ;
  wire \KER_size_1_reg_995[31]_i_173_n_3 ;
  wire \KER_size_1_reg_995[31]_i_174_n_3 ;
  wire \KER_size_1_reg_995[31]_i_175_n_3 ;
  wire \KER_size_1_reg_995[31]_i_176_n_3 ;
  wire \KER_size_1_reg_995[31]_i_177_n_3 ;
  wire \KER_size_1_reg_995[31]_i_178_n_3 ;
  wire \KER_size_1_reg_995[31]_i_179_n_3 ;
  wire \KER_size_1_reg_995[31]_i_17_n_3 ;
  wire \KER_size_1_reg_995[31]_i_180_n_3 ;
  wire \KER_size_1_reg_995[31]_i_181_n_3 ;
  wire \KER_size_1_reg_995[31]_i_182_n_3 ;
  wire \KER_size_1_reg_995[31]_i_183_n_3 ;
  wire \KER_size_1_reg_995[31]_i_184_n_3 ;
  wire \KER_size_1_reg_995[31]_i_185_n_3 ;
  wire \KER_size_1_reg_995[31]_i_186_n_3 ;
  wire \KER_size_1_reg_995[31]_i_187_n_3 ;
  wire \KER_size_1_reg_995[31]_i_188_n_3 ;
  wire \KER_size_1_reg_995[31]_i_189_n_3 ;
  wire \KER_size_1_reg_995[31]_i_18_n_3 ;
  wire \KER_size_1_reg_995[31]_i_190_n_3 ;
  wire \KER_size_1_reg_995[31]_i_191_n_3 ;
  wire \KER_size_1_reg_995[31]_i_192_n_3 ;
  wire \KER_size_1_reg_995[31]_i_193_n_3 ;
  wire \KER_size_1_reg_995[31]_i_19_n_3 ;
  wire \KER_size_1_reg_995[31]_i_20_n_3 ;
  wire \KER_size_1_reg_995[31]_i_21_n_3 ;
  wire \KER_size_1_reg_995[31]_i_22_n_3 ;
  wire \KER_size_1_reg_995[31]_i_23_n_3 ;
  wire \KER_size_1_reg_995[31]_i_24_n_3 ;
  wire \KER_size_1_reg_995[31]_i_25_n_3 ;
  wire \KER_size_1_reg_995[31]_i_26_n_3 ;
  wire \KER_size_1_reg_995[31]_i_27_n_3 ;
  wire \KER_size_1_reg_995[31]_i_28_n_3 ;
  wire \KER_size_1_reg_995[31]_i_29_n_3 ;
  wire \KER_size_1_reg_995[31]_i_2_n_3 ;
  wire \KER_size_1_reg_995[31]_i_30_n_3 ;
  wire [31:0]\KER_size_1_reg_995[31]_i_31_0 ;
  wire \KER_size_1_reg_995[31]_i_31_n_3 ;
  wire \KER_size_1_reg_995[31]_i_32_n_3 ;
  wire \KER_size_1_reg_995[31]_i_38_n_3 ;
  wire \KER_size_1_reg_995[31]_i_39_n_3 ;
  wire \KER_size_1_reg_995[31]_i_3_n_3 ;
  wire \KER_size_1_reg_995[31]_i_40_n_3 ;
  wire \KER_size_1_reg_995[31]_i_41_n_3 ;
  wire \KER_size_1_reg_995[31]_i_42_n_3 ;
  wire \KER_size_1_reg_995[31]_i_43_n_3 ;
  wire \KER_size_1_reg_995[31]_i_44_n_3 ;
  wire \KER_size_1_reg_995[31]_i_45_n_3 ;
  wire \KER_size_1_reg_995[31]_i_46_n_3 ;
  wire \KER_size_1_reg_995[31]_i_4_n_3 ;
  wire \KER_size_1_reg_995[31]_i_54_n_3 ;
  wire \KER_size_1_reg_995[31]_i_55_n_3 ;
  wire \KER_size_1_reg_995[31]_i_56_n_3 ;
  wire \KER_size_1_reg_995[31]_i_57_n_3 ;
  wire \KER_size_1_reg_995[31]_i_58_n_3 ;
  wire \KER_size_1_reg_995[31]_i_59_n_3 ;
  wire \KER_size_1_reg_995[31]_i_60_n_3 ;
  wire \KER_size_1_reg_995[31]_i_61_n_3 ;
  wire \KER_size_1_reg_995[31]_i_62_n_3 ;
  wire \KER_size_1_reg_995[31]_i_63_n_3 ;
  wire \KER_size_1_reg_995[31]_i_64_n_3 ;
  wire \KER_size_1_reg_995[31]_i_65_n_3 ;
  wire \KER_size_1_reg_995[31]_i_66_n_3 ;
  wire \KER_size_1_reg_995[31]_i_67_n_3 ;
  wire \KER_size_1_reg_995[31]_i_68_n_3 ;
  wire \KER_size_1_reg_995[31]_i_69_n_3 ;
  wire \KER_size_1_reg_995[31]_i_70_n_3 ;
  wire \KER_size_1_reg_995[31]_i_71_n_3 ;
  wire \KER_size_1_reg_995[31]_i_72_n_3 ;
  wire \KER_size_1_reg_995[31]_i_73_n_3 ;
  wire \KER_size_1_reg_995[31]_i_74_n_3 ;
  wire \KER_size_1_reg_995[31]_i_75_n_3 ;
  wire \KER_size_1_reg_995[31]_i_76_n_3 ;
  wire \KER_size_1_reg_995[31]_i_77_n_3 ;
  wire \KER_size_1_reg_995[31]_i_78_n_3 ;
  wire \KER_size_1_reg_995[31]_i_79_n_3 ;
  wire \KER_size_1_reg_995[31]_i_80_n_3 ;
  wire \KER_size_1_reg_995[31]_i_81_n_3 ;
  wire \KER_size_1_reg_995[31]_i_82_n_3 ;
  wire \KER_size_1_reg_995[31]_i_83_n_3 ;
  wire \KER_size_1_reg_995[31]_i_84_n_3 ;
  wire \KER_size_1_reg_995[31]_i_85_n_3 ;
  wire \KER_size_1_reg_995[31]_i_86_n_3 ;
  wire \KER_size_1_reg_995[31]_i_87_n_3 ;
  wire \KER_size_1_reg_995[31]_i_91_n_3 ;
  wire \KER_size_1_reg_995[31]_i_92_n_3 ;
  wire \KER_size_1_reg_995[31]_i_93_n_3 ;
  wire \KER_size_1_reg_995[31]_i_94_n_3 ;
  wire \KER_size_1_reg_995[31]_i_95_n_3 ;
  wire \KER_size_1_reg_995[31]_i_96_n_3 ;
  wire \KER_size_1_reg_995[31]_i_97_n_3 ;
  wire \KER_size_1_reg_995[31]_i_98_n_3 ;
  wire \KER_size_1_reg_995[31]_i_99_n_3 ;
  wire \KER_size_1_reg_995[3]_i_3_n_3 ;
  wire \KER_size_1_reg_995[3]_i_4_n_3 ;
  wire \KER_size_1_reg_995[3]_i_5_n_3 ;
  wire \KER_size_1_reg_995[3]_i_6_n_3 ;
  wire \KER_size_1_reg_995[3]_i_7_n_3 ;
  wire \KER_size_1_reg_995[3]_i_8_n_3 ;
  wire \KER_size_1_reg_995[3]_i_9_n_3 ;
  wire \KER_size_1_reg_995[7]_i_2_n_3 ;
  wire \KER_size_1_reg_995[7]_i_3_n_3 ;
  wire \KER_size_1_reg_995[7]_i_4_n_3 ;
  wire \KER_size_1_reg_995[7]_i_5_n_3 ;
  wire \KER_size_1_reg_995[7]_i_6_n_3 ;
  wire \KER_size_1_reg_995[7]_i_7_n_3 ;
  wire \KER_size_1_reg_995[7]_i_8_n_3 ;
  wire \KER_size_1_reg_995[7]_i_9_n_3 ;
  wire \KER_size_1_reg_995[8]_i_16_n_3 ;
  wire \KER_size_1_reg_995[8]_i_17_n_3 ;
  wire \KER_size_1_reg_995[8]_i_18_n_3 ;
  wire \KER_size_1_reg_995[8]_i_19_n_3 ;
  wire \KER_size_1_reg_995[8]_i_20_n_3 ;
  wire \KER_size_1_reg_995[8]_i_21_n_3 ;
  wire \KER_size_1_reg_995[8]_i_22_n_3 ;
  wire \KER_size_1_reg_995[8]_i_23_n_3 ;
  wire \KER_size_1_reg_995[8]_i_24_n_3 ;
  wire \KER_size_1_reg_995[8]_i_25_n_3 ;
  wire \KER_size_1_reg_995[8]_i_26_n_3 ;
  wire \KER_size_1_reg_995[8]_i_27_n_3 ;
  wire \KER_size_1_reg_995[8]_i_28_n_3 ;
  wire \KER_size_1_reg_995[8]_i_29_n_3 ;
  wire \KER_size_1_reg_995[8]_i_2_n_3 ;
  wire \KER_size_1_reg_995[8]_i_30_n_3 ;
  wire \KER_size_1_reg_995[8]_i_31_n_3 ;
  wire \KER_size_1_reg_995[8]_i_32_n_3 ;
  wire \KER_size_1_reg_995[8]_i_33_n_3 ;
  wire \KER_size_1_reg_995[8]_i_34_n_3 ;
  wire \KER_size_1_reg_995[8]_i_35_n_3 ;
  wire \KER_size_1_reg_995[8]_i_36_n_3 ;
  wire \KER_size_1_reg_995[8]_i_37_n_3 ;
  wire \KER_size_1_reg_995[8]_i_38_n_3 ;
  wire \KER_size_1_reg_995[8]_i_39_n_3 ;
  wire \KER_size_1_reg_995[8]_i_3_n_3 ;
  wire \KER_size_1_reg_995[8]_i_40_n_3 ;
  wire \KER_size_1_reg_995[8]_i_41_n_3 ;
  wire \KER_size_1_reg_995[8]_i_42_n_3 ;
  wire \KER_size_1_reg_995[8]_i_43_n_3 ;
  wire \KER_size_1_reg_995[8]_i_44_n_3 ;
  wire \KER_size_1_reg_995[8]_i_45_n_3 ;
  wire \KER_size_1_reg_995[8]_i_46_n_3 ;
  wire \KER_size_1_reg_995[8]_i_47_n_3 ;
  wire \KER_size_1_reg_995[8]_i_48_n_3 ;
  wire \KER_size_1_reg_995[8]_i_49_n_3 ;
  wire \KER_size_1_reg_995[8]_i_4_n_3 ;
  wire \KER_size_1_reg_995[8]_i_50_n_3 ;
  wire \KER_size_1_reg_995[8]_i_51_n_3 ;
  wire \KER_size_1_reg_995[8]_i_52_n_3 ;
  wire \KER_size_1_reg_995[8]_i_53_n_3 ;
  wire \KER_size_1_reg_995[8]_i_54_n_3 ;
  wire \KER_size_1_reg_995[8]_i_55_n_3 ;
  wire \KER_size_1_reg_995[8]_i_56_n_3 ;
  wire \KER_size_1_reg_995[8]_i_57_n_3 ;
  wire \KER_size_1_reg_995[8]_i_58_n_3 ;
  wire \KER_size_1_reg_995[8]_i_59_n_3 ;
  wire \KER_size_1_reg_995[8]_i_5_n_3 ;
  wire \KER_size_1_reg_995[8]_i_60_n_3 ;
  wire \KER_size_1_reg_995[8]_i_61_n_3 ;
  wire \KER_size_1_reg_995[8]_i_62_n_3 ;
  wire \KER_size_1_reg_995[8]_i_63_n_3 ;
  wire \KER_size_1_reg_995[8]_i_64_n_3 ;
  wire \KER_size_1_reg_995[8]_i_65_n_3 ;
  wire \KER_size_1_reg_995[8]_i_66_n_3 ;
  wire \KER_size_1_reg_995[8]_i_67_n_3 ;
  wire \KER_size_1_reg_995[8]_i_68_n_3 ;
  wire \KER_size_1_reg_995[8]_i_69_n_3 ;
  wire \KER_size_1_reg_995[8]_i_6_n_3 ;
  wire \KER_size_1_reg_995[8]_i_70_n_3 ;
  wire \KER_size_1_reg_995[8]_i_71_n_3 ;
  wire \KER_size_1_reg_995[8]_i_72_n_3 ;
  wire \KER_size_1_reg_995[8]_i_73_n_3 ;
  wire \KER_size_1_reg_995[8]_i_74_n_3 ;
  wire \KER_size_1_reg_995[8]_i_75_n_3 ;
  wire \KER_size_1_reg_995[8]_i_76_n_3 ;
  wire \KER_size_1_reg_995[8]_i_77_n_3 ;
  wire \KER_size_1_reg_995[8]_i_78_n_3 ;
  wire \KER_size_1_reg_995[8]_i_79_n_3 ;
  wire \KER_size_1_reg_995[8]_i_7_n_3 ;
  wire \KER_size_1_reg_995[8]_i_80_n_3 ;
  wire \KER_size_1_reg_995[8]_i_81_n_3 ;
  wire \KER_size_1_reg_995[8]_i_82_n_3 ;
  wire \KER_size_1_reg_995[8]_i_8_n_3 ;
  wire \KER_size_1_reg_995[8]_i_9_n_3 ;
  wire \KER_size_1_reg_995[9]_i_3_n_3 ;
  wire \KER_size_1_reg_995[9]_i_4_n_3 ;
  wire \KER_size_1_reg_995[9]_i_5_n_3 ;
  wire \KER_size_1_reg_995[9]_i_6_n_3 ;
  wire \KER_size_1_reg_995[9]_i_7_n_3 ;
  wire \KER_size_1_reg_995[9]_i_8_n_3 ;
  wire \KER_size_1_reg_995[9]_i_9_n_3 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[13]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[13]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[13]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[13]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[13]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[17]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_10 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_3 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_4 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_5 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_6 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_7 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_8 ;
  wire \KER_size_1_reg_995_reg[17]_i_11_n_9 ;
  wire \KER_size_1_reg_995_reg[17]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[17]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[17]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[17]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_11_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_28_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_29_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_30_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_31_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_32_n_9 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_10 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_3 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_4 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_5 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_6 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_7 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_8 ;
  wire \KER_size_1_reg_995_reg[21]_i_33_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_11_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_12_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_13_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_45_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_46_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_47_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_48_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_49_n_9 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_10 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_3 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_4 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_5 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_6 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_7 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_8 ;
  wire \KER_size_1_reg_995_reg[25]_i_50_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_11_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_12_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_37_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_38_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_39_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_40_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_41_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_42_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_43_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_44_n_9 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_10 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_3 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_4 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_5 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_6 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_7 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_8 ;
  wire \KER_size_1_reg_995_reg[29]_i_45_n_9 ;
  wire \KER_size_1_reg_995_reg[2]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[2]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[2]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[2]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[2]_i_1_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_15_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_33_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_33_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_33_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_33_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_33_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_34_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_35_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_36_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_37_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_47_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_48_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_49_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_50_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_51_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_52_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_52_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_52_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_52_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_52_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_53_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_53_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_53_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_5_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_5_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_5_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_5_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_5_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_6_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_3 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_7_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_4 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_5 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_7 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_8 ;
  wire \KER_size_1_reg_995_reg[31]_i_88_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_89_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_89_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_89_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_8_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_8_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_8_n_9 ;
  wire \KER_size_1_reg_995_reg[31]_i_90_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_9_n_10 ;
  wire \KER_size_1_reg_995_reg[31]_i_9_n_6 ;
  wire \KER_size_1_reg_995_reg[31]_i_9_n_9 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_10 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_3 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_4 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_5 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_6 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_7 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_8 ;
  wire \KER_size_1_reg_995_reg[3]_i_2_n_9 ;
  wire \KER_size_1_reg_995_reg[7]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[7]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[7]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[7]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_10_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_11_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_12_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_13_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_14_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_10 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_15_n_9 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_3 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_4 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_5 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_6 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_7 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_8 ;
  wire \KER_size_1_reg_995_reg[8]_i_1_n_9 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_10 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_3 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_4 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_5 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_6 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_7 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_8 ;
  wire \KER_size_1_reg_995_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_995_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_995_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_995_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_995_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_995_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[13]_i_12 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_995[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[13]_i_14 
       (.I0(\KER_size_1_reg_995[13]_i_11_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[13]_i_16 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_995[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_1_reg_995[13]_i_2 
       (.I0(\KER_size_1_reg_995_reg[17]_i_11_n_10 ),
        .I1(\KER_size_1_reg_995_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_995_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_995[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[13]_i_3 
       (.I0(\KER_size_1_reg_995_reg[8]_i_1_n_7 ),
        .I1(\KER_size_1_reg_995_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_995[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[13]_i_4 
       (.I0(\KER_size_1_reg_995_reg[8]_i_1_n_8 ),
        .I1(\KER_size_1_reg_995_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_995[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[13]_i_5 
       (.I0(\KER_size_1_reg_995_reg[8]_i_1_n_9 ),
        .I1(\KER_size_1_reg_995_reg[9]_i_2_n_10 ),
        .O(\KER_size_1_reg_995[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_1_reg_995[13]_i_6 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_995_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_995_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_995_reg[17]_i_11_n_9 ),
        .I4(\KER_size_1_reg_995_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_995[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_995[13]_i_7 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_1_n_7 ),
        .I2(\KER_size_1_reg_995_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_995_reg[9]_i_2_n_7 ),
        .I4(\KER_size_1_reg_995_reg[13]_i_10_n_10 ),
        .O(\KER_size_1_reg_995[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[13]_i_8 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_1_n_8 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_1_n_7 ),
        .I3(\KER_size_1_reg_995_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_995[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[13]_i_9 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_1_n_9 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_1_n_8 ),
        .I3(\KER_size_1_reg_995_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_995[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[17]_i_12 
       (.I0(\KER_size_1_reg_995_reg[21]_i_30_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_995_reg[13]_i_10_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_13 
       (.I0(\KER_size_1_reg_995_reg[13]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_14 
       (.I0(\KER_size_1_reg_995_reg[13]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_15 
       (.I0(\KER_size_1_reg_995_reg[13]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[17]_i_16 
       (.I0(\KER_size_1_reg_995_reg[13]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_30_n_7 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_28_n_10 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_29_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_995[17]_i_17 
       (.I0(\KER_size_1_reg_995_reg[21]_i_30_n_9 ),
        .I1(\KER_size_1_reg_995_reg[13]_i_10_n_8 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_995_reg[13]_i_10_n_7 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_29_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_18 
       (.I0(\KER_size_1_reg_995_reg[21]_i_30_n_10 ),
        .I1(\KER_size_1_reg_995_reg[13]_i_10_n_9 ),
        .I2(\KER_size_1_reg_995_reg[13]_i_10_n_8 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_19 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_995_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_995_reg[13]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_2 
       (.I0(\KER_size_1_reg_995_reg[21]_i_11_n_10 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[17]_i_20 
       (.I0(\KER_size_1_reg_995_reg[21]_i_33_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_15_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[17]_i_21 
       (.I0(\KER_size_1_reg_995_reg[21]_i_33_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_15_n_8 ),
        .O(\KER_size_1_reg_995[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[17]_i_22 
       (.I0(\KER_size_1_reg_995_reg[21]_i_33_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_15_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[17]_i_23 
       (.I0(\KER_size_1_reg_995_reg[8]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_15_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[17]_i_24 
       (.I0(\KER_size_1_reg_995_reg[8]_i_15_n_7 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_33_n_8 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_33_n_7 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_31_n_10 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_32_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[17]_i_25 
       (.I0(\KER_size_1_reg_995_reg[8]_i_15_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_33_n_9 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_33_n_8 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_15_n_7 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_32_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[17]_i_26 
       (.I0(\KER_size_1_reg_995_reg[8]_i_15_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_33_n_10 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_33_n_9 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_15_n_8 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_11_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[17]_i_27 
       (.I0(\KER_size_1_reg_995_reg[8]_i_15_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_10_n_7 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_33_n_10 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_15_n_9 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_11_n_8 ),
        .O(\KER_size_1_reg_995[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_3 
       (.I0(\KER_size_1_reg_995_reg[17]_i_11_n_7 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_995[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_4 
       (.I0(\KER_size_1_reg_995_reg[17]_i_11_n_8 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[17]_i_5 
       (.I0(\KER_size_1_reg_995_reg[17]_i_11_n_9 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_6 
       (.I0(\KER_size_1_reg_995_reg[17]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_11_n_9 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_995[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_7 
       (.I0(\KER_size_1_reg_995_reg[17]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_11_n_10 ),
        .I3(\KER_size_1_reg_995_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_995[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_8 
       (.I0(\KER_size_1_reg_995_reg[17]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[17]_i_11_n_7 ),
        .I3(\KER_size_1_reg_995_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_995[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[17]_i_9 
       (.I0(\KER_size_1_reg_995_reg[17]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[17]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[17]_i_11_n_8 ),
        .I3(\KER_size_1_reg_995_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_995[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_100 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_12 
       (.I0(\KER_size_1_reg_995_reg[25]_i_47_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_28_n_7 ),
        .O(\KER_size_1_reg_995[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_13 
       (.I0(\KER_size_1_reg_995_reg[25]_i_47_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_28_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_14 
       (.I0(\KER_size_1_reg_995_reg[25]_i_47_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_28_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_15 
       (.I0(\KER_size_1_reg_995_reg[21]_i_30_n_7 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_28_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_16 
       (.I0(\KER_size_1_reg_995_reg[21]_i_28_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_47_n_8 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_47_n_7 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_45_n_10 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_46_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_17 
       (.I0(\KER_size_1_reg_995_reg[21]_i_28_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_47_n_9 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_47_n_8 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_28_n_7 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_46_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_18 
       (.I0(\KER_size_1_reg_995_reg[21]_i_28_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_47_n_10 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_47_n_9 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_28_n_8 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_29_n_7 ),
        .O(\KER_size_1_reg_995[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_19 
       (.I0(\KER_size_1_reg_995_reg[21]_i_28_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_30_n_7 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_47_n_10 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_28_n_9 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_29_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_2 
       (.I0(\KER_size_1_reg_995_reg[21]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_12_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_20 
       (.I0(\KER_size_1_reg_995_reg[25]_i_50_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_31_n_7 ),
        .O(\KER_size_1_reg_995[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_21 
       (.I0(\KER_size_1_reg_995_reg[25]_i_50_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_31_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_22 
       (.I0(\KER_size_1_reg_995_reg[25]_i_50_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_31_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_23 
       (.I0(\KER_size_1_reg_995_reg[21]_i_33_n_7 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_31_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_24 
       (.I0(\KER_size_1_reg_995_reg[21]_i_31_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_50_n_8 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_50_n_7 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_48_n_10 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_49_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_25 
       (.I0(\KER_size_1_reg_995_reg[21]_i_31_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_50_n_9 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_50_n_8 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_31_n_7 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_49_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_26 
       (.I0(\KER_size_1_reg_995_reg[21]_i_31_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_50_n_10 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_50_n_9 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_31_n_8 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_32_n_7 ),
        .O(\KER_size_1_reg_995[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_27 
       (.I0(\KER_size_1_reg_995_reg[21]_i_31_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_33_n_7 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_50_n_10 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_31_n_9 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_32_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_3 
       (.I0(\KER_size_1_reg_995_reg[21]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_12_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_34 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_35 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_36 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_37 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_38 
       (.I0(\KER_size_1_reg_995[21]_i_34_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_81_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_39 
       (.I0(\KER_size_1_reg_995[21]_i_35_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_82_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[21]_i_4 
       (.I0(\KER_size_1_reg_995_reg[21]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_12_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_40 
       (.I0(\KER_size_1_reg_995[21]_i_36_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_83_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_41 
       (.I0(\KER_size_1_reg_995[21]_i_37_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_84_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[21]_i_43 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_995[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[21]_i_45 
       (.I0(\KER_size_1_reg_995[21]_i_42_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[21]_i_47 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_995[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[21]_i_5 
       (.I0(\KER_size_1_reg_995_reg[21]_i_11_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_52 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_53 
       (.I0(\KER_size_1_reg_995[21]_i_49_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_85_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_54 
       (.I0(\KER_size_1_reg_995[21]_i_50_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_86_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_55 
       (.I0(\KER_size_1_reg_995[21]_i_51_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_87_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_56 
       (.I0(\KER_size_1_reg_995[21]_i_52_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_88_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_6 
       (.I0(\KER_size_1_reg_995_reg[25]_i_12_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_10_n_7 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_10_n_10 ),
        .I4(\KER_size_1_reg_995[25]_i_14_n_3 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_11_n_9 ),
        .O(\KER_size_1_reg_995[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_61 
       (.I0(\KER_size_1_reg_995[21]_i_57_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_89_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_62 
       (.I0(\KER_size_1_reg_995[21]_i_58_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_90_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_63 
       (.I0(\KER_size_1_reg_995[21]_i_59_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_91_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_64 
       (.I0(\KER_size_1_reg_995[21]_i_60_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_92_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_69 
       (.I0(\KER_size_1_reg_995[21]_i_65_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_93_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_7 
       (.I0(\KER_size_1_reg_995_reg[25]_i_12_n_9 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_10_n_8 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_10_n_7 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_12_n_8 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_11_n_10 ),
        .O(\KER_size_1_reg_995[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_70 
       (.I0(\KER_size_1_reg_995[21]_i_66_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_94_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_71 
       (.I0(\KER_size_1_reg_995[21]_i_67_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_95_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_72 
       (.I0(\KER_size_1_reg_995[21]_i_68_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_96_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_77 
       (.I0(\KER_size_1_reg_995[21]_i_73_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_97_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_78 
       (.I0(\KER_size_1_reg_995[21]_i_74_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_98_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_79 
       (.I0(\KER_size_1_reg_995[21]_i_75_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_99_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[21]_i_8 
       (.I0(\KER_size_1_reg_995_reg[25]_i_12_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[21]_i_10_n_8 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_12_n_9 ),
        .I5(\KER_size_1_reg_995_reg[21]_i_11_n_7 ),
        .O(\KER_size_1_reg_995[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[21]_i_80 
       (.I0(\KER_size_1_reg_995[21]_i_76_n_3 ),
        .I1(\KER_size_1_reg_995[21]_i_100_n_3 ),
        .O(\KER_size_1_reg_995[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_995[21]_i_9 
       (.I0(\KER_size_1_reg_995_reg[21]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[21]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_12_n_10 ),
        .I4(\KER_size_1_reg_995_reg[21]_i_11_n_8 ),
        .O(\KER_size_1_reg_995[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_97 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_98 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[21]_i_99 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_119 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_120 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_121 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_122 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_14 
       (.I0(\KER_size_1_reg_995_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_15 
       (.I0(\KER_size_1_reg_995_reg[29]_i_39_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_45_n_7 ),
        .O(\KER_size_1_reg_995[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_16 
       (.I0(\KER_size_1_reg_995_reg[29]_i_39_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_45_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_17 
       (.I0(\KER_size_1_reg_995_reg[29]_i_39_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_45_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_18 
       (.I0(\KER_size_1_reg_995_reg[25]_i_47_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_45_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_19 
       (.I0(\KER_size_1_reg_995_reg[25]_i_45_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_39_n_8 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_39_n_7 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_37_n_10 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_38_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_2 
       (.I0(\KER_size_1_reg_995_reg[25]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_12_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_20 
       (.I0(\KER_size_1_reg_995_reg[25]_i_45_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_39_n_9 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_39_n_8 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_45_n_7 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_38_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_21 
       (.I0(\KER_size_1_reg_995_reg[25]_i_45_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_39_n_10 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_39_n_9 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_45_n_8 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_46_n_7 ),
        .O(\KER_size_1_reg_995[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_22 
       (.I0(\KER_size_1_reg_995_reg[25]_i_45_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_47_n_7 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_39_n_10 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_45_n_9 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_46_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_23 
       (.I0(\KER_size_1_reg_995_reg[29]_i_44_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_48_n_7 ),
        .O(\KER_size_1_reg_995[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_24 
       (.I0(\KER_size_1_reg_995_reg[29]_i_44_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_48_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_25 
       (.I0(\KER_size_1_reg_995_reg[29]_i_44_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_48_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_26 
       (.I0(\KER_size_1_reg_995_reg[25]_i_50_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_48_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_27 
       (.I0(\KER_size_1_reg_995_reg[25]_i_48_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_44_n_8 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_44_n_7 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_42_n_10 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_43_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_28 
       (.I0(\KER_size_1_reg_995_reg[25]_i_48_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_44_n_9 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_44_n_8 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_48_n_7 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_43_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_29 
       (.I0(\KER_size_1_reg_995_reg[25]_i_48_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_44_n_10 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_44_n_9 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_48_n_8 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_49_n_7 ),
        .O(\KER_size_1_reg_995[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_3 
       (.I0(\KER_size_1_reg_995_reg[25]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_12_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_30 
       (.I0(\KER_size_1_reg_995_reg[25]_i_48_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_50_n_7 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_44_n_10 ),
        .I4(\KER_size_1_reg_995_reg[25]_i_48_n_9 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_49_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[25]_i_32 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_995[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[25]_i_34 
       (.I0(\KER_size_1_reg_995[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[25]_i_36 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_995[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[25]_i_39 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[25]_i_4 
       (.I0(\KER_size_1_reg_995_reg[25]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_12_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_995[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[25]_i_41 
       (.I0(\KER_size_1_reg_995[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[25]_i_43 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_995[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_1_reg_995[25]_i_5 
       (.I0(\KER_size_1_reg_995_reg[25]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_12_n_7 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_53 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_54 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_55 
       (.I0(\KER_size_1_reg_995[25]_i_51_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_99_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_56 
       (.I0(\KER_size_1_reg_995[25]_i_52_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_100_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_57 
       (.I0(\KER_size_1_reg_995[25]_i_53_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_101_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_58 
       (.I0(\KER_size_1_reg_995[25]_i_54_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_102_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_59 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_6 
       (.I0(\KER_size_1_reg_995_reg[29]_i_12_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_10_n_7 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_10_n_10 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_12_n_7 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_11_n_9 ),
        .O(\KER_size_1_reg_995[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_60 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_61 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_62 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_63 
       (.I0(\KER_size_1_reg_995[25]_i_59_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_103_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_64 
       (.I0(\KER_size_1_reg_995[25]_i_60_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_104_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_65 
       (.I0(\KER_size_1_reg_995[25]_i_61_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_105_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_66 
       (.I0(\KER_size_1_reg_995[25]_i_62_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_106_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_7 
       (.I0(\KER_size_1_reg_995_reg[29]_i_12_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_10_n_8 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_10_n_7 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_12_n_8 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_11_n_10 ),
        .O(\KER_size_1_reg_995[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_71 
       (.I0(\KER_size_1_reg_995[25]_i_67_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_107_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_72 
       (.I0(\KER_size_1_reg_995[25]_i_68_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_108_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_73 
       (.I0(\KER_size_1_reg_995[25]_i_69_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_109_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_74 
       (.I0(\KER_size_1_reg_995[25]_i_70_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_110_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_995[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_995[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_995[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_995[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_79 
       (.I0(\KER_size_1_reg_995[25]_i_75_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_111_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_8 
       (.I0(\KER_size_1_reg_995_reg[29]_i_12_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_10_n_8 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_12_n_9 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_11_n_7 ),
        .O(\KER_size_1_reg_995[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_80 
       (.I0(\KER_size_1_reg_995[25]_i_76_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_112_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_81 
       (.I0(\KER_size_1_reg_995[25]_i_77_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_113_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_82 
       (.I0(\KER_size_1_reg_995[25]_i_78_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_114_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_87 
       (.I0(\KER_size_1_reg_995[25]_i_83_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_115_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_88 
       (.I0(\KER_size_1_reg_995[25]_i_84_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_116_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_89 
       (.I0(\KER_size_1_reg_995[25]_i_85_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_117_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[25]_i_9 
       (.I0(\KER_size_1_reg_995[25]_i_14_n_3 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_10_n_10 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_10_n_9 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_12_n_10 ),
        .I5(\KER_size_1_reg_995_reg[25]_i_11_n_8 ),
        .O(\KER_size_1_reg_995[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_90 
       (.I0(\KER_size_1_reg_995[25]_i_86_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_118_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_995[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_995[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_995[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_995[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_95 
       (.I0(\KER_size_1_reg_995[25]_i_91_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_119_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_96 
       (.I0(\KER_size_1_reg_995[25]_i_92_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_120_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_97 
       (.I0(\KER_size_1_reg_995[25]_i_93_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_121_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[25]_i_98 
       (.I0(\KER_size_1_reg_995[25]_i_94_n_3 ),
        .I1(\KER_size_1_reg_995[25]_i_122_n_3 ),
        .O(\KER_size_1_reg_995[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_100 
       (.I0(\KER_size_1_reg_995[29]_i_96_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_144_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_101 
       (.I0(\KER_size_1_reg_995[29]_i_97_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_145_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_995[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_995[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_995[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_995[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_106 
       (.I0(\KER_size_1_reg_995[29]_i_102_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_146_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_107 
       (.I0(\KER_size_1_reg_995[29]_i_103_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_147_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_108 
       (.I0(\KER_size_1_reg_995[29]_i_104_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_148_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_109 
       (.I0(\KER_size_1_reg_995[29]_i_105_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_149_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_995[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_995[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_995[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_995[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_114 
       (.I0(\KER_size_1_reg_995[29]_i_110_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_150_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_115 
       (.I0(\KER_size_1_reg_995[29]_i_111_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_151_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_116 
       (.I0(\KER_size_1_reg_995[29]_i_112_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_152_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_117 
       (.I0(\KER_size_1_reg_995[29]_i_113_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_153_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_13 
       (.I0(\KER_size_1_reg_995_reg[31]_i_36_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_37_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_130 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_131 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_132 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_133 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_14 
       (.I0(\KER_size_1_reg_995_reg[31]_i_36_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_37_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_146 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_147 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_148 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_149 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_15 
       (.I0(\KER_size_1_reg_995_reg[31]_i_36_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_37_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_16 
       (.I0(\KER_size_1_reg_995_reg[29]_i_39_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_37_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_17 
       (.I0(\KER_size_1_reg_995_reg[29]_i_37_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_36_n_8 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_36_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_35_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_34_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_18 
       (.I0(\KER_size_1_reg_995_reg[29]_i_37_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_36_n_9 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_36_n_8 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_37_n_7 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_34_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_19 
       (.I0(\KER_size_1_reg_995_reg[29]_i_37_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_36_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_36_n_9 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_37_n_8 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_38_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_2 
       (.I0(\KER_size_1_reg_995_reg[29]_i_10_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_7_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_20 
       (.I0(\KER_size_1_reg_995_reg[29]_i_37_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_39_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_36_n_10 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_37_n_9 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_38_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_21 
       (.I0(\KER_size_1_reg_995_reg[29]_i_40_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_42_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_22 
       (.I0(\KER_size_1_reg_995_reg[29]_i_40_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_42_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_23 
       (.I0(\KER_size_1_reg_995_reg[29]_i_40_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_42_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_24 
       (.I0(\KER_size_1_reg_995_reg[29]_i_44_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_42_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_25 
       (.I0(\KER_size_1_reg_995_reg[29]_i_42_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_40_n_8 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_40_n_7 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_45_n_10 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_41_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_26 
       (.I0(\KER_size_1_reg_995_reg[29]_i_42_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_40_n_9 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_40_n_8 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_42_n_7 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_41_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_27 
       (.I0(\KER_size_1_reg_995_reg[29]_i_42_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_40_n_10 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_40_n_9 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_42_n_8 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_43_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_28 
       (.I0(\KER_size_1_reg_995_reg[29]_i_42_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_44_n_7 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_40_n_10 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_42_n_9 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_43_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_29 
       (.I0(\KER_size_1_reg_995_reg[31]_i_51_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_13_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_3 
       (.I0(\KER_size_1_reg_995_reg[29]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_7_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[29]_i_30 
       (.I0(\KER_size_1_reg_995_reg[25]_i_13_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[29]_i_31 
       (.I0(\KER_size_1_reg_995_reg[25]_i_13_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[29]_i_32 
       (.I0(\KER_size_1_reg_995_reg[25]_i_13_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_12_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_33 
       (.I0(\KER_size_1_reg_995_reg[25]_i_13_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_51_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_49_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_50_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_995[29]_i_34 
       (.I0(\KER_size_1_reg_995_reg[31]_i_51_n_9 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_13_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_995_reg[25]_i_13_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_50_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[29]_i_35 
       (.I0(\KER_size_1_reg_995_reg[31]_i_51_n_10 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_13_n_9 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_13_n_8 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[29]_i_36 
       (.I0(\KER_size_1_reg_995_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_995_reg[25]_i_13_n_10 ),
        .I2(\KER_size_1_reg_995_reg[25]_i_13_n_9 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_4 
       (.I0(\KER_size_1_reg_995_reg[29]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_7_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[29]_i_5 
       (.I0(\KER_size_1_reg_995_reg[29]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_12_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_50 
       (.I0(\KER_size_1_reg_995[29]_i_46_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_118_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_51 
       (.I0(\KER_size_1_reg_995[29]_i_47_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_119_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_52 
       (.I0(\KER_size_1_reg_995[29]_i_48_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_120_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_53 
       (.I0(\KER_size_1_reg_995[29]_i_49_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_121_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_54 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_55 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_56 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_57 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_58 
       (.I0(\KER_size_1_reg_995[29]_i_54_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_122_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_59 
       (.I0(\KER_size_1_reg_995[29]_i_55_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_123_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_6 
       (.I0(\KER_size_1_reg_995_reg[31]_i_7_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_10_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_5_n_10 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_7_n_7 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_6_n_7 ),
        .O(\KER_size_1_reg_995[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_60 
       (.I0(\KER_size_1_reg_995[29]_i_56_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_124_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_61 
       (.I0(\KER_size_1_reg_995[29]_i_57_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_125_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_66 
       (.I0(\KER_size_1_reg_995[29]_i_62_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_126_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_67 
       (.I0(\KER_size_1_reg_995[29]_i_63_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_127_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_68 
       (.I0(\KER_size_1_reg_995[29]_i_64_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_128_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_69 
       (.I0(\KER_size_1_reg_995[29]_i_65_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_129_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_7 
       (.I0(\KER_size_1_reg_995_reg[31]_i_7_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_10_n_8 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_10_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_7_n_8 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_6_n_8 ),
        .O(\KER_size_1_reg_995[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_995[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_995[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_995[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_995[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_74 
       (.I0(\KER_size_1_reg_995[29]_i_70_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_130_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_75 
       (.I0(\KER_size_1_reg_995[29]_i_71_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_131_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_76 
       (.I0(\KER_size_1_reg_995[29]_i_72_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_132_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_77 
       (.I0(\KER_size_1_reg_995[29]_i_73_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_133_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_995[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_995[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_8 
       (.I0(\KER_size_1_reg_995_reg[31]_i_7_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_10_n_8 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_7_n_9 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_6_n_9 ),
        .O(\KER_size_1_reg_995[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_995[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_995[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_82 
       (.I0(\KER_size_1_reg_995[29]_i_78_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_134_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_83 
       (.I0(\KER_size_1_reg_995[29]_i_79_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_135_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_84 
       (.I0(\KER_size_1_reg_995[29]_i_80_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_136_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_85 
       (.I0(\KER_size_1_reg_995[29]_i_81_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_137_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_995[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_995[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_995[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_995[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[29]_i_9 
       (.I0(\KER_size_1_reg_995_reg[29]_i_12_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_10_n_10 ),
        .I3(\KER_size_1_reg_995_reg[29]_i_10_n_9 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_7_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_6_n_10 ),
        .O(\KER_size_1_reg_995[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_90 
       (.I0(\KER_size_1_reg_995[29]_i_86_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_138_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_91 
       (.I0(\KER_size_1_reg_995[29]_i_87_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_139_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_92 
       (.I0(\KER_size_1_reg_995[29]_i_88_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_140_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_93 
       (.I0(\KER_size_1_reg_995[29]_i_89_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_141_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_995[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_995[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_995[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_995[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_98 
       (.I0(\KER_size_1_reg_995[29]_i_94_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_142_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[29]_i_99 
       (.I0(\KER_size_1_reg_995[29]_i_95_n_3 ),
        .I1(\KER_size_1_reg_995[29]_i_143_n_3 ),
        .O(\KER_size_1_reg_995[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[2]_i_2 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[2]_i_3 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_995[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[2]_i_5 
       (.I0(\KER_size_1_reg_995[2]_i_2_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[2]_i_7 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_995[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_10 
       (.I0(\KER_size_1_reg_995_reg[31]_i_33_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_35_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_100 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_995[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_101 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_995[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I2(\KER_size_1_reg_995[31]_i_170_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_103 
       (.I0(\KER_size_1_reg_995[31]_i_99_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_171_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_104 
       (.I0(\KER_size_1_reg_995[31]_i_100_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_172_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_105 
       (.I0(\KER_size_1_reg_995[31]_i_101_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_173_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_106 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_107 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_108 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_109 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_11 
       (.I0(\KER_size_1_reg_995_reg[31]_i_36_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_35_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_110 
       (.I0(\KER_size_1_reg_995[31]_i_106_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_174_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_111 
       (.I0(\KER_size_1_reg_995[31]_i_107_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_175_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_112 
       (.I0(\KER_size_1_reg_995[31]_i_108_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_176_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_113 
       (.I0(\KER_size_1_reg_995[31]_i_109_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_177_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[31]_i_115 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_995[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[31]_i_117 
       (.I0(\KER_size_1_reg_995[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[31]_i_119 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_12 
       (.I0(\KER_size_1_reg_995_reg[31]_i_33_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_35_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_34_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_33_n_8 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_35_n_7 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_37_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_995[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_121 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_122 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_123 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_124 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_125 
       (.I0(\KER_size_1_reg_995[31]_i_121_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_178_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_126 
       (.I0(\KER_size_1_reg_995[31]_i_122_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_179_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_127 
       (.I0(\KER_size_1_reg_995[31]_i_123_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_180_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_128 
       (.I0(\KER_size_1_reg_995[31]_i_124_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_181_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_129 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_13 
       (.I0(\KER_size_1_reg_995_reg[31]_i_35_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_33_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_33_n_9 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_35_n_8 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_34_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_130 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_995[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(\KER_size_1_reg_995[31]_i_182_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_132 
       (.I0(\KER_size_1_reg_995[31]_i_129_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_183_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_133 
       (.I0(\KER_size_1_reg_995[31]_i_130_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_184_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_134 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(\KER_size_1_reg_995[31]_i_185_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_136 
       (.I0(\KER_size_1_reg_995[31]_i_134_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_186_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[31]_i_137 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_138 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .O(\KER_size_1_reg_995[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_14 
       (.I0(\KER_size_1_reg_995_reg[31]_i_35_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_36_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_33_n_10 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_35_n_9 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_34_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_995[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_995[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_1_reg_995[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_1_reg_995[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_995[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_995[31]_i_158 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_1_reg_995[31]_i_187_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_159 
       (.I0(\KER_size_1_reg_995[31]_i_155_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_188_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_1_reg_995[31]_i_16 
       (.I0(\KER_size_1_reg_995[31]_i_45_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I3(\KER_size_1_reg_995[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_1_reg_995_reg[31]_i_15_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_160 
       (.I0(\KER_size_1_reg_995[31]_i_156_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_189_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_161 
       (.I0(\KER_size_1_reg_995[31]_i_157_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_190_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_995[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_995[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(\KER_size_1_reg_995[31]_i_191_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_164 
       (.I0(\KER_size_1_reg_995[31]_i_162_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_192_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(\KER_size_1_reg_995[31]_i_193_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_1_reg_995[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I4(\KER_size_1_reg_995_reg[31]_i_15_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_170 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_995[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_995[31]_i_18 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_1_reg_995_reg[29]_i_11_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_182 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_995[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_995[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_188 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_189 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_19 
       (.I0(\KER_size_1_reg_995_reg[31]_i_47_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_49_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_190 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_995[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_2 
       (.I0(\KER_size_1_reg_995_reg[31]_i_5_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_7_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_20 
       (.I0(\KER_size_1_reg_995_reg[31]_i_47_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_49_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_21 
       (.I0(\KER_size_1_reg_995_reg[31]_i_47_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_49_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_22 
       (.I0(\KER_size_1_reg_995_reg[31]_i_51_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_49_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_23 
       (.I0(\KER_size_1_reg_995_reg[31]_i_49_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_47_n_8 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_47_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_52_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_48_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_24 
       (.I0(\KER_size_1_reg_995_reg[31]_i_49_n_8 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_47_n_9 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_47_n_8 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_49_n_7 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_48_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_25 
       (.I0(\KER_size_1_reg_995_reg[31]_i_49_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_47_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_47_n_9 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_49_n_8 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_50_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_26 
       (.I0(\KER_size_1_reg_995_reg[31]_i_49_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_51_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_47_n_10 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_49_n_9 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_50_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_27 
       (.I0(\KER_size_1_reg_995_reg[31]_i_47_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_52_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_28 
       (.I0(\KER_size_1_reg_995_reg[31]_i_53_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_52_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_48_n_8 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_53_n_9 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_52_n_8 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_48_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_29 
       (.I0(\KER_size_1_reg_995_reg[31]_i_52_n_10 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_47_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_53_n_10 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_52_n_9 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_48_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_3 
       (.I0(\KER_size_1_reg_995_reg[31]_i_5_n_9 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_8_n_10 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_9_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_5_n_8 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_8_n_9 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_9_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_995[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [30]),
        .I2(\KER_size_1_reg_995_reg[31]_i_15_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_1_reg_995[31]_i_31 
       (.I0(\KER_size_1_reg_995_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_995[31]_i_54_n_3 ),
        .I4(\KER_size_1_reg_995[31]_i_55_n_3 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_15_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_1_reg_995[31]_i_32 
       (.I0(\KER_size_1_reg_995_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_995[31]_i_56_n_3 ),
        .I4(\KER_size_1_reg_995[31]_i_57_n_3 ),
        .I5(\KER_size_1_reg_995[31]_i_58_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_38 
       (.I0(\KER_size_1_reg_995_reg[31]_i_88_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_45_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_39 
       (.I0(\KER_size_1_reg_995_reg[31]_i_88_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_45_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_4 
       (.I0(\KER_size_1_reg_995_reg[31]_i_7_n_7 ),
        .I1(\KER_size_1_reg_995_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_5_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_5_n_9 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_8_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_9_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[31]_i_40 
       (.I0(\KER_size_1_reg_995_reg[29]_i_40_n_7 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_45_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_41 
       (.I0(\KER_size_1_reg_995_reg[31]_i_88_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_45_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_89_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_88_n_7 ),
        .I4(\KER_size_1_reg_995_reg[31]_i_90_n_10 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_89_n_9 ),
        .O(\KER_size_1_reg_995[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_42 
       (.I0(\KER_size_1_reg_995_reg[29]_i_45_n_8 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_88_n_9 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_88_n_8 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_45_n_7 ),
        .I5(\KER_size_1_reg_995_reg[31]_i_89_n_10 ),
        .O(\KER_size_1_reg_995[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_43 
       (.I0(\KER_size_1_reg_995_reg[29]_i_45_n_9 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_995_reg[31]_i_88_n_10 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_88_n_9 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_45_n_8 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_41_n_7 ),
        .O(\KER_size_1_reg_995[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[31]_i_44 
       (.I0(\KER_size_1_reg_995_reg[29]_i_45_n_10 ),
        .I1(\KER_size_1_reg_995_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_995_reg[29]_i_40_n_7 ),
        .I3(\KER_size_1_reg_995_reg[31]_i_88_n_10 ),
        .I4(\KER_size_1_reg_995_reg[29]_i_45_n_9 ),
        .I5(\KER_size_1_reg_995_reg[29]_i_41_n_8 ),
        .O(\KER_size_1_reg_995[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_1_reg_995[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_995[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_1_reg_995[31]_i_54 
       (.I0(\KER_size_1_reg_995[31]_i_137_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_138_n_3 ),
        .I2(\KER_size_1_reg_995[31]_i_57_n_3 ),
        .I3(\KER_size_1_reg_995[31]_i_58_n_3 ),
        .I4(\KER_size_1_reg_995[31]_i_56_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_1_reg_995[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [31]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [30]),
        .O(\KER_size_1_reg_995[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_1_reg_995[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_995[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[31]_i_57 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_1_reg_995[31]_i_58 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [29]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_995[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_995[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(\KER_size_1_reg_995[31]_i_139_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_62 
       (.I0(\KER_size_1_reg_995[31]_i_59_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_140_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_63 
       (.I0(\KER_size_1_reg_995[31]_i_60_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_141_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_995[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_995[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_66 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_995[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_67 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_995[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_68 
       (.I0(\KER_size_1_reg_995[31]_i_64_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_142_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_69 
       (.I0(\KER_size_1_reg_995[31]_i_65_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_143_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_70 
       (.I0(\KER_size_1_reg_995[31]_i_66_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_144_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_71 
       (.I0(\KER_size_1_reg_995[31]_i_67_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_145_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_995[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_995[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_995[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [12]),
        .I2(\KER_size_1_reg_995[31]_i_146_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_76 
       (.I0(\KER_size_1_reg_995[31]_i_72_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_147_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_77 
       (.I0(\KER_size_1_reg_995[31]_i_73_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_148_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_78 
       (.I0(\KER_size_1_reg_995[31]_i_74_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_149_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_995[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_995[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_995[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_995[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_83 
       (.I0(\KER_size_1_reg_995[31]_i_79_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_150_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_84 
       (.I0(\KER_size_1_reg_995[31]_i_80_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_151_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_85 
       (.I0(\KER_size_1_reg_995[31]_i_81_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_152_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_86 
       (.I0(\KER_size_1_reg_995[31]_i_82_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_153_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_995[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [15]),
        .I2(\KER_size_1_reg_995[31]_i_154_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_91 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_92 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_93 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_94 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_95 
       (.I0(\KER_size_1_reg_995[31]_i_91_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_166_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_96 
       (.I0(\KER_size_1_reg_995[31]_i_92_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_167_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_97 
       (.I0(\KER_size_1_reg_995[31]_i_93_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_168_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[31]_i_98 
       (.I0(\KER_size_1_reg_995[31]_i_94_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_169_n_3 ),
        .O(\KER_size_1_reg_995[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[31]_i_99 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_995[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[3]_i_1 
       (.I0(\KER_size_1_reg_995_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_995_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[3]_i_4 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_995[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[3]_i_6 
       (.I0(\KER_size_1_reg_995[3]_i_3_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[3]_i_8 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_995[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[7]_i_2 
       (.I0(\KER_size_1_reg_995_reg[8]_i_14_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_995_reg[3]_i_2_n_7 ),
        .O(\KER_size_1_reg_995[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[7]_i_3 
       (.I0(\KER_size_1_reg_995_reg[3]_i_2_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_995[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[7]_i_4 
       (.I0(\KER_size_1_reg_995_reg[3]_i_2_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_995[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[7]_i_5 
       (.I0(\KER_size_1_reg_995_reg[3]_i_2_n_10 ),
        .I1(\KER_size_1_reg_995_reg[2]_i_1_n_7 ),
        .O(\KER_size_1_reg_995[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[7]_i_6 
       (.I0(\KER_size_1_reg_995_reg[3]_i_2_n_7 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_14_n_7 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_12_n_10 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_13_n_9 ),
        .O(\KER_size_1_reg_995[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_995[7]_i_7 
       (.I0(\KER_size_1_reg_995_reg[8]_i_14_n_9 ),
        .I1(\KER_size_1_reg_995_reg[3]_i_2_n_8 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_995_reg[3]_i_2_n_7 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_13_n_10 ),
        .O(\KER_size_1_reg_995[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[7]_i_8 
       (.I0(\KER_size_1_reg_995_reg[8]_i_14_n_10 ),
        .I1(\KER_size_1_reg_995_reg[3]_i_2_n_9 ),
        .I2(\KER_size_1_reg_995_reg[3]_i_2_n_8 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_995[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_995[7]_i_9 
       (.I0(\KER_size_1_reg_995_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_995_reg[3]_i_2_n_10 ),
        .I2(\KER_size_1_reg_995_reg[3]_i_2_n_9 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_995[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[8]_i_2 
       (.I0(\KER_size_1_reg_995_reg[8]_i_10_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_12_n_7 ),
        .O(\KER_size_1_reg_995[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_20 
       (.I0(\KER_size_1_reg_995[8]_i_16_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_63_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_21 
       (.I0(\KER_size_1_reg_995[8]_i_17_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_64_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_22 
       (.I0(\KER_size_1_reg_995[8]_i_18_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_65_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_23 
       (.I0(\KER_size_1_reg_995[8]_i_19_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_66_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_28 
       (.I0(\KER_size_1_reg_995[8]_i_24_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_67_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_29 
       (.I0(\KER_size_1_reg_995[8]_i_25_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_68_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[8]_i_3 
       (.I0(\KER_size_1_reg_995_reg[8]_i_10_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_12_n_8 ),
        .O(\KER_size_1_reg_995[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_30 
       (.I0(\KER_size_1_reg_995[8]_i_26_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_69_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_31 
       (.I0(\KER_size_1_reg_995[8]_i_27_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_70_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_36 
       (.I0(\KER_size_1_reg_995[8]_i_32_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_71_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_37 
       (.I0(\KER_size_1_reg_995[8]_i_33_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_72_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_38 
       (.I0(\KER_size_1_reg_995[8]_i_34_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_73_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_39 
       (.I0(\KER_size_1_reg_995[8]_i_35_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_74_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[8]_i_4 
       (.I0(\KER_size_1_reg_995_reg[8]_i_10_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_12_n_9 ),
        .O(\KER_size_1_reg_995[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[8]_i_41 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_995[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[8]_i_43 
       (.I0(\KER_size_1_reg_995[8]_i_40_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[8]_i_45 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_995[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_995[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_995[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_995[8]_i_5 
       (.I0(\KER_size_1_reg_995_reg[8]_i_14_n_7 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_12_n_10 ),
        .O(\KER_size_1_reg_995[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_995[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_51 
       (.I0(\KER_size_1_reg_995[8]_i_47_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_75_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_52 
       (.I0(\KER_size_1_reg_995[8]_i_48_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_76_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_53 
       (.I0(\KER_size_1_reg_995[8]_i_49_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_77_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_54 
       (.I0(\KER_size_1_reg_995[8]_i_50_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_78_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_995[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_995[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_995[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_995[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_995[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_59 
       (.I0(\KER_size_1_reg_995[8]_i_55_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_79_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[8]_i_6 
       (.I0(\KER_size_1_reg_995_reg[8]_i_12_n_7 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_10_n_8 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_10_n_7 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_15_n_10 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_11_n_9 ),
        .O(\KER_size_1_reg_995[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_60 
       (.I0(\KER_size_1_reg_995[8]_i_56_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_80_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_61 
       (.I0(\KER_size_1_reg_995[8]_i_57_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_81_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[8]_i_62 
       (.I0(\KER_size_1_reg_995[8]_i_58_n_3 ),
        .I1(\KER_size_1_reg_995[8]_i_82_n_3 ),
        .O(\KER_size_1_reg_995[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_63 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_64 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_65 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_66 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[8]_i_7 
       (.I0(\KER_size_1_reg_995_reg[8]_i_12_n_8 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_10_n_9 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_10_n_8 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_12_n_7 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_11_n_10 ),
        .O(\KER_size_1_reg_995[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_995[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_75 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_76 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_77 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_78 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_995[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[8]_i_8 
       (.I0(\KER_size_1_reg_995_reg[8]_i_12_n_9 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_10_n_10 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_10_n_9 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_12_n_8 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_13_n_7 ),
        .O(\KER_size_1_reg_995[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_995[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_995[8]_i_9 
       (.I0(\KER_size_1_reg_995_reg[8]_i_12_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_995_reg[8]_i_14_n_7 ),
        .I3(\KER_size_1_reg_995_reg[8]_i_10_n_10 ),
        .I4(\KER_size_1_reg_995_reg[8]_i_12_n_9 ),
        .I5(\KER_size_1_reg_995_reg[8]_i_13_n_8 ),
        .O(\KER_size_1_reg_995[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_995[9]_i_1 
       (.I0(\KER_size_1_reg_995_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_995_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_995[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_995[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[9]_i_4 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_995[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_995[9]_i_6 
       (.I0(\KER_size_1_reg_995[9]_i_3_n_3 ),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_995[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_995[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I4(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_995[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_995[9]_i_8 
       (.I0(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_995[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_995[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_995[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_995[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_995[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[13]_i_1_n_3 ,\KER_size_1_reg_995_reg[13]_i_1_n_4 ,\KER_size_1_reg_995_reg[13]_i_1_n_5 ,\KER_size_1_reg_995_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[13]_i_2_n_3 ,\KER_size_1_reg_995[13]_i_3_n_3 ,\KER_size_1_reg_995[13]_i_4_n_3 ,\KER_size_1_reg_995[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_1_reg_995[13]_i_6_n_3 ,\KER_size_1_reg_995[13]_i_7_n_3 ,\KER_size_1_reg_995[13]_i_8_n_3 ,\KER_size_1_reg_995[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[13]_i_10_n_3 ,\KER_size_1_reg_995_reg[13]_i_10_n_4 ,\KER_size_1_reg_995_reg[13]_i_10_n_5 ,\KER_size_1_reg_995_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[13]_i_11_n_3 ,\KER_size_1_reg_995[13]_i_12_n_3 ,\KER_size_1_reg_995[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[13]_i_10_n_7 ,\KER_size_1_reg_995_reg[13]_i_10_n_8 ,\KER_size_1_reg_995_reg[13]_i_10_n_9 ,\KER_size_1_reg_995_reg[13]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[13]_i_14_n_3 ,\KER_size_1_reg_995[13]_i_15_n_3 ,\KER_size_1_reg_995[13]_i_16_n_3 ,\KER_size_1_reg_995[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[17]_i_1 
       (.CI(\KER_size_1_reg_995_reg[13]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[17]_i_1_n_3 ,\KER_size_1_reg_995_reg[17]_i_1_n_4 ,\KER_size_1_reg_995_reg[17]_i_1_n_5 ,\KER_size_1_reg_995_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[17]_i_2_n_3 ,\KER_size_1_reg_995[17]_i_3_n_3 ,\KER_size_1_reg_995[17]_i_4_n_3 ,\KER_size_1_reg_995[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_1_reg_995[17]_i_6_n_3 ,\KER_size_1_reg_995[17]_i_7_n_3 ,\KER_size_1_reg_995[17]_i_8_n_3 ,\KER_size_1_reg_995[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[17]_i_10_n_3 ,\KER_size_1_reg_995_reg[17]_i_10_n_4 ,\KER_size_1_reg_995_reg[17]_i_10_n_5 ,\KER_size_1_reg_995_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[17]_i_12_n_3 ,\KER_size_1_reg_995[17]_i_13_n_3 ,\KER_size_1_reg_995[17]_i_14_n_3 ,\KER_size_1_reg_995[17]_i_15_n_3 }),
        .O({\KER_size_1_reg_995_reg[17]_i_10_n_7 ,\KER_size_1_reg_995_reg[17]_i_10_n_8 ,\KER_size_1_reg_995_reg[17]_i_10_n_9 ,\KER_size_1_reg_995_reg[17]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[17]_i_16_n_3 ,\KER_size_1_reg_995[17]_i_17_n_3 ,\KER_size_1_reg_995[17]_i_18_n_3 ,\KER_size_1_reg_995[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[17]_i_11 
       (.CI(\KER_size_1_reg_995_reg[8]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[17]_i_11_n_3 ,\KER_size_1_reg_995_reg[17]_i_11_n_4 ,\KER_size_1_reg_995_reg[17]_i_11_n_5 ,\KER_size_1_reg_995_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[17]_i_20_n_3 ,\KER_size_1_reg_995[17]_i_21_n_3 ,\KER_size_1_reg_995[17]_i_22_n_3 ,\KER_size_1_reg_995[17]_i_23_n_3 }),
        .O({\KER_size_1_reg_995_reg[17]_i_11_n_7 ,\KER_size_1_reg_995_reg[17]_i_11_n_8 ,\KER_size_1_reg_995_reg[17]_i_11_n_9 ,\KER_size_1_reg_995_reg[17]_i_11_n_10 }),
        .S({\KER_size_1_reg_995[17]_i_24_n_3 ,\KER_size_1_reg_995[17]_i_25_n_3 ,\KER_size_1_reg_995[17]_i_26_n_3 ,\KER_size_1_reg_995[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_1 
       (.CI(\KER_size_1_reg_995_reg[17]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_1_n_3 ,\KER_size_1_reg_995_reg[21]_i_1_n_4 ,\KER_size_1_reg_995_reg[21]_i_1_n_5 ,\KER_size_1_reg_995_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_2_n_3 ,\KER_size_1_reg_995[21]_i_3_n_3 ,\KER_size_1_reg_995[21]_i_4_n_3 ,\KER_size_1_reg_995[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_1_reg_995[21]_i_6_n_3 ,\KER_size_1_reg_995[21]_i_7_n_3 ,\KER_size_1_reg_995[21]_i_8_n_3 ,\KER_size_1_reg_995[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_10 
       (.CI(\KER_size_1_reg_995_reg[17]_i_10_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_10_n_3 ,\KER_size_1_reg_995_reg[21]_i_10_n_4 ,\KER_size_1_reg_995_reg[21]_i_10_n_5 ,\KER_size_1_reg_995_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_12_n_3 ,\KER_size_1_reg_995[21]_i_13_n_3 ,\KER_size_1_reg_995[21]_i_14_n_3 ,\KER_size_1_reg_995[21]_i_15_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_10_n_7 ,\KER_size_1_reg_995_reg[21]_i_10_n_8 ,\KER_size_1_reg_995_reg[21]_i_10_n_9 ,\KER_size_1_reg_995_reg[21]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_16_n_3 ,\KER_size_1_reg_995[21]_i_17_n_3 ,\KER_size_1_reg_995[21]_i_18_n_3 ,\KER_size_1_reg_995[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_11 
       (.CI(\KER_size_1_reg_995_reg[17]_i_11_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_11_n_3 ,\KER_size_1_reg_995_reg[21]_i_11_n_4 ,\KER_size_1_reg_995_reg[21]_i_11_n_5 ,\KER_size_1_reg_995_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_20_n_3 ,\KER_size_1_reg_995[21]_i_21_n_3 ,\KER_size_1_reg_995[21]_i_22_n_3 ,\KER_size_1_reg_995[21]_i_23_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_11_n_7 ,\KER_size_1_reg_995_reg[21]_i_11_n_8 ,\KER_size_1_reg_995_reg[21]_i_11_n_9 ,\KER_size_1_reg_995_reg[21]_i_11_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_24_n_3 ,\KER_size_1_reg_995[21]_i_25_n_3 ,\KER_size_1_reg_995[21]_i_26_n_3 ,\KER_size_1_reg_995[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_28 
       (.CI(\KER_size_1_reg_995_reg[13]_i_10_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_28_n_3 ,\KER_size_1_reg_995_reg[21]_i_28_n_4 ,\KER_size_1_reg_995_reg[21]_i_28_n_5 ,\KER_size_1_reg_995_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_34_n_3 ,\KER_size_1_reg_995[21]_i_35_n_3 ,\KER_size_1_reg_995[21]_i_36_n_3 ,\KER_size_1_reg_995[21]_i_37_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_28_n_7 ,\KER_size_1_reg_995_reg[21]_i_28_n_8 ,\KER_size_1_reg_995_reg[21]_i_28_n_9 ,\KER_size_1_reg_995_reg[21]_i_28_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_38_n_3 ,\KER_size_1_reg_995[21]_i_39_n_3 ,\KER_size_1_reg_995[21]_i_40_n_3 ,\KER_size_1_reg_995[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[21]_i_29_n_3 ,\KER_size_1_reg_995_reg[21]_i_29_n_4 ,\KER_size_1_reg_995_reg[21]_i_29_n_5 ,\KER_size_1_reg_995_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_42_n_3 ,\KER_size_1_reg_995[21]_i_43_n_3 ,\KER_size_1_reg_995[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[21]_i_29_n_7 ,\KER_size_1_reg_995_reg[21]_i_29_n_8 ,\KER_size_1_reg_995_reg[21]_i_29_n_9 ,\KER_size_1_reg_995_reg[21]_i_29_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_45_n_3 ,\KER_size_1_reg_995[21]_i_46_n_3 ,\KER_size_1_reg_995[21]_i_47_n_3 ,\KER_size_1_reg_995[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_30 
       (.CI(\KER_size_1_reg_995_reg[9]_i_2_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_30_n_3 ,\KER_size_1_reg_995_reg[21]_i_30_n_4 ,\KER_size_1_reg_995_reg[21]_i_30_n_5 ,\KER_size_1_reg_995_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_49_n_3 ,\KER_size_1_reg_995[21]_i_50_n_3 ,\KER_size_1_reg_995[21]_i_51_n_3 ,\KER_size_1_reg_995[21]_i_52_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_30_n_7 ,\KER_size_1_reg_995_reg[21]_i_30_n_8 ,\KER_size_1_reg_995_reg[21]_i_30_n_9 ,\KER_size_1_reg_995_reg[21]_i_30_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_53_n_3 ,\KER_size_1_reg_995[21]_i_54_n_3 ,\KER_size_1_reg_995[21]_i_55_n_3 ,\KER_size_1_reg_995[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_31 
       (.CI(\KER_size_1_reg_995_reg[8]_i_15_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_31_n_3 ,\KER_size_1_reg_995_reg[21]_i_31_n_4 ,\KER_size_1_reg_995_reg[21]_i_31_n_5 ,\KER_size_1_reg_995_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_57_n_3 ,\KER_size_1_reg_995[21]_i_58_n_3 ,\KER_size_1_reg_995[21]_i_59_n_3 ,\KER_size_1_reg_995[21]_i_60_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_31_n_7 ,\KER_size_1_reg_995_reg[21]_i_31_n_8 ,\KER_size_1_reg_995_reg[21]_i_31_n_9 ,\KER_size_1_reg_995_reg[21]_i_31_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_61_n_3 ,\KER_size_1_reg_995[21]_i_62_n_3 ,\KER_size_1_reg_995[21]_i_63_n_3 ,\KER_size_1_reg_995[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_32 
       (.CI(\KER_size_1_reg_995_reg[8]_i_11_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_32_n_3 ,\KER_size_1_reg_995_reg[21]_i_32_n_4 ,\KER_size_1_reg_995_reg[21]_i_32_n_5 ,\KER_size_1_reg_995_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_65_n_3 ,\KER_size_1_reg_995[21]_i_66_n_3 ,\KER_size_1_reg_995[21]_i_67_n_3 ,\KER_size_1_reg_995[21]_i_68_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_32_n_7 ,\KER_size_1_reg_995_reg[21]_i_32_n_8 ,\KER_size_1_reg_995_reg[21]_i_32_n_9 ,\KER_size_1_reg_995_reg[21]_i_32_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_69_n_3 ,\KER_size_1_reg_995[21]_i_70_n_3 ,\KER_size_1_reg_995[21]_i_71_n_3 ,\KER_size_1_reg_995[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[21]_i_33 
       (.CI(\KER_size_1_reg_995_reg[8]_i_10_n_3 ),
        .CO({\KER_size_1_reg_995_reg[21]_i_33_n_3 ,\KER_size_1_reg_995_reg[21]_i_33_n_4 ,\KER_size_1_reg_995_reg[21]_i_33_n_5 ,\KER_size_1_reg_995_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[21]_i_73_n_3 ,\KER_size_1_reg_995[21]_i_74_n_3 ,\KER_size_1_reg_995[21]_i_75_n_3 ,\KER_size_1_reg_995[21]_i_76_n_3 }),
        .O({\KER_size_1_reg_995_reg[21]_i_33_n_7 ,\KER_size_1_reg_995_reg[21]_i_33_n_8 ,\KER_size_1_reg_995_reg[21]_i_33_n_9 ,\KER_size_1_reg_995_reg[21]_i_33_n_10 }),
        .S({\KER_size_1_reg_995[21]_i_77_n_3 ,\KER_size_1_reg_995[21]_i_78_n_3 ,\KER_size_1_reg_995[21]_i_79_n_3 ,\KER_size_1_reg_995[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_1 
       (.CI(\KER_size_1_reg_995_reg[21]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_1_n_3 ,\KER_size_1_reg_995_reg[25]_i_1_n_4 ,\KER_size_1_reg_995_reg[25]_i_1_n_5 ,\KER_size_1_reg_995_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_2_n_3 ,\KER_size_1_reg_995[25]_i_3_n_3 ,\KER_size_1_reg_995[25]_i_4_n_3 ,\KER_size_1_reg_995[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_1_reg_995[25]_i_6_n_3 ,\KER_size_1_reg_995[25]_i_7_n_3 ,\KER_size_1_reg_995[25]_i_8_n_3 ,\KER_size_1_reg_995[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_10 
       (.CI(\KER_size_1_reg_995_reg[21]_i_10_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_10_n_3 ,\KER_size_1_reg_995_reg[25]_i_10_n_4 ,\KER_size_1_reg_995_reg[25]_i_10_n_5 ,\KER_size_1_reg_995_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_15_n_3 ,\KER_size_1_reg_995[25]_i_16_n_3 ,\KER_size_1_reg_995[25]_i_17_n_3 ,\KER_size_1_reg_995[25]_i_18_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_10_n_7 ,\KER_size_1_reg_995_reg[25]_i_10_n_8 ,\KER_size_1_reg_995_reg[25]_i_10_n_9 ,\KER_size_1_reg_995_reg[25]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_19_n_3 ,\KER_size_1_reg_995[25]_i_20_n_3 ,\KER_size_1_reg_995[25]_i_21_n_3 ,\KER_size_1_reg_995[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_11 
       (.CI(\KER_size_1_reg_995_reg[21]_i_11_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_11_n_3 ,\KER_size_1_reg_995_reg[25]_i_11_n_4 ,\KER_size_1_reg_995_reg[25]_i_11_n_5 ,\KER_size_1_reg_995_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_23_n_3 ,\KER_size_1_reg_995[25]_i_24_n_3 ,\KER_size_1_reg_995[25]_i_25_n_3 ,\KER_size_1_reg_995[25]_i_26_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_11_n_7 ,\KER_size_1_reg_995_reg[25]_i_11_n_8 ,\KER_size_1_reg_995_reg[25]_i_11_n_9 ,\KER_size_1_reg_995_reg[25]_i_11_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_27_n_3 ,\KER_size_1_reg_995[25]_i_28_n_3 ,\KER_size_1_reg_995[25]_i_29_n_3 ,\KER_size_1_reg_995[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[25]_i_12_n_3 ,\KER_size_1_reg_995_reg[25]_i_12_n_4 ,\KER_size_1_reg_995_reg[25]_i_12_n_5 ,\KER_size_1_reg_995_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_31_n_3 ,\KER_size_1_reg_995[25]_i_32_n_3 ,\KER_size_1_reg_995[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[25]_i_12_n_7 ,\KER_size_1_reg_995_reg[25]_i_12_n_8 ,\KER_size_1_reg_995_reg[25]_i_12_n_9 ,\KER_size_1_reg_995_reg[25]_i_12_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_34_n_3 ,\KER_size_1_reg_995[25]_i_35_n_3 ,\KER_size_1_reg_995[25]_i_36_n_3 ,\KER_size_1_reg_995[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[25]_i_13_n_3 ,\KER_size_1_reg_995_reg[25]_i_13_n_4 ,\KER_size_1_reg_995_reg[25]_i_13_n_5 ,\KER_size_1_reg_995_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_38_n_3 ,\KER_size_1_reg_995[25]_i_39_n_3 ,\KER_size_1_reg_995[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[25]_i_13_n_7 ,\KER_size_1_reg_995_reg[25]_i_13_n_8 ,\KER_size_1_reg_995_reg[25]_i_13_n_9 ,\KER_size_1_reg_995_reg[25]_i_13_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_41_n_3 ,\KER_size_1_reg_995[25]_i_42_n_3 ,\KER_size_1_reg_995[25]_i_43_n_3 ,\KER_size_1_reg_995[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_45 
       (.CI(\KER_size_1_reg_995_reg[21]_i_28_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_45_n_3 ,\KER_size_1_reg_995_reg[25]_i_45_n_4 ,\KER_size_1_reg_995_reg[25]_i_45_n_5 ,\KER_size_1_reg_995_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_51_n_3 ,\KER_size_1_reg_995[25]_i_52_n_3 ,\KER_size_1_reg_995[25]_i_53_n_3 ,\KER_size_1_reg_995[25]_i_54_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_45_n_7 ,\KER_size_1_reg_995_reg[25]_i_45_n_8 ,\KER_size_1_reg_995_reg[25]_i_45_n_9 ,\KER_size_1_reg_995_reg[25]_i_45_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_55_n_3 ,\KER_size_1_reg_995[25]_i_56_n_3 ,\KER_size_1_reg_995[25]_i_57_n_3 ,\KER_size_1_reg_995[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_46 
       (.CI(\KER_size_1_reg_995_reg[21]_i_29_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_46_n_3 ,\KER_size_1_reg_995_reg[25]_i_46_n_4 ,\KER_size_1_reg_995_reg[25]_i_46_n_5 ,\KER_size_1_reg_995_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_59_n_3 ,\KER_size_1_reg_995[25]_i_60_n_3 ,\KER_size_1_reg_995[25]_i_61_n_3 ,\KER_size_1_reg_995[25]_i_62_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_46_n_7 ,\KER_size_1_reg_995_reg[25]_i_46_n_8 ,\KER_size_1_reg_995_reg[25]_i_46_n_9 ,\KER_size_1_reg_995_reg[25]_i_46_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_63_n_3 ,\KER_size_1_reg_995[25]_i_64_n_3 ,\KER_size_1_reg_995[25]_i_65_n_3 ,\KER_size_1_reg_995[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_47 
       (.CI(\KER_size_1_reg_995_reg[21]_i_30_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_47_n_3 ,\KER_size_1_reg_995_reg[25]_i_47_n_4 ,\KER_size_1_reg_995_reg[25]_i_47_n_5 ,\KER_size_1_reg_995_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_67_n_3 ,\KER_size_1_reg_995[25]_i_68_n_3 ,\KER_size_1_reg_995[25]_i_69_n_3 ,\KER_size_1_reg_995[25]_i_70_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_47_n_7 ,\KER_size_1_reg_995_reg[25]_i_47_n_8 ,\KER_size_1_reg_995_reg[25]_i_47_n_9 ,\KER_size_1_reg_995_reg[25]_i_47_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_71_n_3 ,\KER_size_1_reg_995[25]_i_72_n_3 ,\KER_size_1_reg_995[25]_i_73_n_3 ,\KER_size_1_reg_995[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_48 
       (.CI(\KER_size_1_reg_995_reg[21]_i_31_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_48_n_3 ,\KER_size_1_reg_995_reg[25]_i_48_n_4 ,\KER_size_1_reg_995_reg[25]_i_48_n_5 ,\KER_size_1_reg_995_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_75_n_3 ,\KER_size_1_reg_995[25]_i_76_n_3 ,\KER_size_1_reg_995[25]_i_77_n_3 ,\KER_size_1_reg_995[25]_i_78_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_48_n_7 ,\KER_size_1_reg_995_reg[25]_i_48_n_8 ,\KER_size_1_reg_995_reg[25]_i_48_n_9 ,\KER_size_1_reg_995_reg[25]_i_48_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_79_n_3 ,\KER_size_1_reg_995[25]_i_80_n_3 ,\KER_size_1_reg_995[25]_i_81_n_3 ,\KER_size_1_reg_995[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_49 
       (.CI(\KER_size_1_reg_995_reg[21]_i_32_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_49_n_3 ,\KER_size_1_reg_995_reg[25]_i_49_n_4 ,\KER_size_1_reg_995_reg[25]_i_49_n_5 ,\KER_size_1_reg_995_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_83_n_3 ,\KER_size_1_reg_995[25]_i_84_n_3 ,\KER_size_1_reg_995[25]_i_85_n_3 ,\KER_size_1_reg_995[25]_i_86_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_49_n_7 ,\KER_size_1_reg_995_reg[25]_i_49_n_8 ,\KER_size_1_reg_995_reg[25]_i_49_n_9 ,\KER_size_1_reg_995_reg[25]_i_49_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_87_n_3 ,\KER_size_1_reg_995[25]_i_88_n_3 ,\KER_size_1_reg_995[25]_i_89_n_3 ,\KER_size_1_reg_995[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[25]_i_50 
       (.CI(\KER_size_1_reg_995_reg[21]_i_33_n_3 ),
        .CO({\KER_size_1_reg_995_reg[25]_i_50_n_3 ,\KER_size_1_reg_995_reg[25]_i_50_n_4 ,\KER_size_1_reg_995_reg[25]_i_50_n_5 ,\KER_size_1_reg_995_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[25]_i_91_n_3 ,\KER_size_1_reg_995[25]_i_92_n_3 ,\KER_size_1_reg_995[25]_i_93_n_3 ,\KER_size_1_reg_995[25]_i_94_n_3 }),
        .O({\KER_size_1_reg_995_reg[25]_i_50_n_7 ,\KER_size_1_reg_995_reg[25]_i_50_n_8 ,\KER_size_1_reg_995_reg[25]_i_50_n_9 ,\KER_size_1_reg_995_reg[25]_i_50_n_10 }),
        .S({\KER_size_1_reg_995[25]_i_95_n_3 ,\KER_size_1_reg_995[25]_i_96_n_3 ,\KER_size_1_reg_995[25]_i_97_n_3 ,\KER_size_1_reg_995[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_1 
       (.CI(\KER_size_1_reg_995_reg[25]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_1_n_3 ,\KER_size_1_reg_995_reg[29]_i_1_n_4 ,\KER_size_1_reg_995_reg[29]_i_1_n_5 ,\KER_size_1_reg_995_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_2_n_3 ,\KER_size_1_reg_995[29]_i_3_n_3 ,\KER_size_1_reg_995[29]_i_4_n_3 ,\KER_size_1_reg_995[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_1_reg_995[29]_i_6_n_3 ,\KER_size_1_reg_995[29]_i_7_n_3 ,\KER_size_1_reg_995[29]_i_8_n_3 ,\KER_size_1_reg_995[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_10 
       (.CI(\KER_size_1_reg_995_reg[25]_i_10_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_10_n_3 ,\KER_size_1_reg_995_reg[29]_i_10_n_4 ,\KER_size_1_reg_995_reg[29]_i_10_n_5 ,\KER_size_1_reg_995_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_13_n_3 ,\KER_size_1_reg_995[29]_i_14_n_3 ,\KER_size_1_reg_995[29]_i_15_n_3 ,\KER_size_1_reg_995[29]_i_16_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_10_n_7 ,\KER_size_1_reg_995_reg[29]_i_10_n_8 ,\KER_size_1_reg_995_reg[29]_i_10_n_9 ,\KER_size_1_reg_995_reg[29]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_17_n_3 ,\KER_size_1_reg_995[29]_i_18_n_3 ,\KER_size_1_reg_995[29]_i_19_n_3 ,\KER_size_1_reg_995[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_11 
       (.CI(\KER_size_1_reg_995_reg[25]_i_11_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_11_n_3 ,\KER_size_1_reg_995_reg[29]_i_11_n_4 ,\KER_size_1_reg_995_reg[29]_i_11_n_5 ,\KER_size_1_reg_995_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_21_n_3 ,\KER_size_1_reg_995[29]_i_22_n_3 ,\KER_size_1_reg_995[29]_i_23_n_3 ,\KER_size_1_reg_995[29]_i_24_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_11_n_7 ,\KER_size_1_reg_995_reg[29]_i_11_n_8 ,\KER_size_1_reg_995_reg[29]_i_11_n_9 ,\KER_size_1_reg_995_reg[29]_i_11_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_25_n_3 ,\KER_size_1_reg_995[29]_i_26_n_3 ,\KER_size_1_reg_995[29]_i_27_n_3 ,\KER_size_1_reg_995[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[29]_i_12_n_3 ,\KER_size_1_reg_995_reg[29]_i_12_n_4 ,\KER_size_1_reg_995_reg[29]_i_12_n_5 ,\KER_size_1_reg_995_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_29_n_3 ,\KER_size_1_reg_995[29]_i_30_n_3 ,\KER_size_1_reg_995[29]_i_31_n_3 ,\KER_size_1_reg_995[29]_i_32_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_12_n_7 ,\KER_size_1_reg_995_reg[29]_i_12_n_8 ,\KER_size_1_reg_995_reg[29]_i_12_n_9 ,\KER_size_1_reg_995_reg[29]_i_12_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_33_n_3 ,\KER_size_1_reg_995[29]_i_34_n_3 ,\KER_size_1_reg_995[29]_i_35_n_3 ,\KER_size_1_reg_995[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_37 
       (.CI(\KER_size_1_reg_995_reg[25]_i_45_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_37_n_3 ,\KER_size_1_reg_995_reg[29]_i_37_n_4 ,\KER_size_1_reg_995_reg[29]_i_37_n_5 ,\KER_size_1_reg_995_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_46_n_3 ,\KER_size_1_reg_995[29]_i_47_n_3 ,\KER_size_1_reg_995[29]_i_48_n_3 ,\KER_size_1_reg_995[29]_i_49_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_37_n_7 ,\KER_size_1_reg_995_reg[29]_i_37_n_8 ,\KER_size_1_reg_995_reg[29]_i_37_n_9 ,\KER_size_1_reg_995_reg[29]_i_37_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_50_n_3 ,\KER_size_1_reg_995[29]_i_51_n_3 ,\KER_size_1_reg_995[29]_i_52_n_3 ,\KER_size_1_reg_995[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_38 
       (.CI(\KER_size_1_reg_995_reg[25]_i_46_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_38_n_3 ,\KER_size_1_reg_995_reg[29]_i_38_n_4 ,\KER_size_1_reg_995_reg[29]_i_38_n_5 ,\KER_size_1_reg_995_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_54_n_3 ,\KER_size_1_reg_995[29]_i_55_n_3 ,\KER_size_1_reg_995[29]_i_56_n_3 ,\KER_size_1_reg_995[29]_i_57_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_38_n_7 ,\KER_size_1_reg_995_reg[29]_i_38_n_8 ,\KER_size_1_reg_995_reg[29]_i_38_n_9 ,\KER_size_1_reg_995_reg[29]_i_38_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_58_n_3 ,\KER_size_1_reg_995[29]_i_59_n_3 ,\KER_size_1_reg_995[29]_i_60_n_3 ,\KER_size_1_reg_995[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_39 
       (.CI(\KER_size_1_reg_995_reg[25]_i_47_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_39_n_3 ,\KER_size_1_reg_995_reg[29]_i_39_n_4 ,\KER_size_1_reg_995_reg[29]_i_39_n_5 ,\KER_size_1_reg_995_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_62_n_3 ,\KER_size_1_reg_995[29]_i_63_n_3 ,\KER_size_1_reg_995[29]_i_64_n_3 ,\KER_size_1_reg_995[29]_i_65_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_39_n_7 ,\KER_size_1_reg_995_reg[29]_i_39_n_8 ,\KER_size_1_reg_995_reg[29]_i_39_n_9 ,\KER_size_1_reg_995_reg[29]_i_39_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_66_n_3 ,\KER_size_1_reg_995[29]_i_67_n_3 ,\KER_size_1_reg_995[29]_i_68_n_3 ,\KER_size_1_reg_995[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_40 
       (.CI(\KER_size_1_reg_995_reg[29]_i_44_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_40_n_3 ,\KER_size_1_reg_995_reg[29]_i_40_n_4 ,\KER_size_1_reg_995_reg[29]_i_40_n_5 ,\KER_size_1_reg_995_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_70_n_3 ,\KER_size_1_reg_995[29]_i_71_n_3 ,\KER_size_1_reg_995[29]_i_72_n_3 ,\KER_size_1_reg_995[29]_i_73_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_40_n_7 ,\KER_size_1_reg_995_reg[29]_i_40_n_8 ,\KER_size_1_reg_995_reg[29]_i_40_n_9 ,\KER_size_1_reg_995_reg[29]_i_40_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_74_n_3 ,\KER_size_1_reg_995[29]_i_75_n_3 ,\KER_size_1_reg_995[29]_i_76_n_3 ,\KER_size_1_reg_995[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_41 
       (.CI(\KER_size_1_reg_995_reg[29]_i_43_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_41_n_3 ,\KER_size_1_reg_995_reg[29]_i_41_n_4 ,\KER_size_1_reg_995_reg[29]_i_41_n_5 ,\KER_size_1_reg_995_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_78_n_3 ,\KER_size_1_reg_995[29]_i_79_n_3 ,\KER_size_1_reg_995[29]_i_80_n_3 ,\KER_size_1_reg_995[29]_i_81_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_41_n_7 ,\KER_size_1_reg_995_reg[29]_i_41_n_8 ,\KER_size_1_reg_995_reg[29]_i_41_n_9 ,\KER_size_1_reg_995_reg[29]_i_41_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_82_n_3 ,\KER_size_1_reg_995[29]_i_83_n_3 ,\KER_size_1_reg_995[29]_i_84_n_3 ,\KER_size_1_reg_995[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_42 
       (.CI(\KER_size_1_reg_995_reg[25]_i_48_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_42_n_3 ,\KER_size_1_reg_995_reg[29]_i_42_n_4 ,\KER_size_1_reg_995_reg[29]_i_42_n_5 ,\KER_size_1_reg_995_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_86_n_3 ,\KER_size_1_reg_995[29]_i_87_n_3 ,\KER_size_1_reg_995[29]_i_88_n_3 ,\KER_size_1_reg_995[29]_i_89_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_42_n_7 ,\KER_size_1_reg_995_reg[29]_i_42_n_8 ,\KER_size_1_reg_995_reg[29]_i_42_n_9 ,\KER_size_1_reg_995_reg[29]_i_42_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_90_n_3 ,\KER_size_1_reg_995[29]_i_91_n_3 ,\KER_size_1_reg_995[29]_i_92_n_3 ,\KER_size_1_reg_995[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_43 
       (.CI(\KER_size_1_reg_995_reg[25]_i_49_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_43_n_3 ,\KER_size_1_reg_995_reg[29]_i_43_n_4 ,\KER_size_1_reg_995_reg[29]_i_43_n_5 ,\KER_size_1_reg_995_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_94_n_3 ,\KER_size_1_reg_995[29]_i_95_n_3 ,\KER_size_1_reg_995[29]_i_96_n_3 ,\KER_size_1_reg_995[29]_i_97_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_43_n_7 ,\KER_size_1_reg_995_reg[29]_i_43_n_8 ,\KER_size_1_reg_995_reg[29]_i_43_n_9 ,\KER_size_1_reg_995_reg[29]_i_43_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_98_n_3 ,\KER_size_1_reg_995[29]_i_99_n_3 ,\KER_size_1_reg_995[29]_i_100_n_3 ,\KER_size_1_reg_995[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_44 
       (.CI(\KER_size_1_reg_995_reg[25]_i_50_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_44_n_3 ,\KER_size_1_reg_995_reg[29]_i_44_n_4 ,\KER_size_1_reg_995_reg[29]_i_44_n_5 ,\KER_size_1_reg_995_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_102_n_3 ,\KER_size_1_reg_995[29]_i_103_n_3 ,\KER_size_1_reg_995[29]_i_104_n_3 ,\KER_size_1_reg_995[29]_i_105_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_44_n_7 ,\KER_size_1_reg_995_reg[29]_i_44_n_8 ,\KER_size_1_reg_995_reg[29]_i_44_n_9 ,\KER_size_1_reg_995_reg[29]_i_44_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_106_n_3 ,\KER_size_1_reg_995[29]_i_107_n_3 ,\KER_size_1_reg_995[29]_i_108_n_3 ,\KER_size_1_reg_995[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[29]_i_45 
       (.CI(\KER_size_1_reg_995_reg[29]_i_42_n_3 ),
        .CO({\KER_size_1_reg_995_reg[29]_i_45_n_3 ,\KER_size_1_reg_995_reg[29]_i_45_n_4 ,\KER_size_1_reg_995_reg[29]_i_45_n_5 ,\KER_size_1_reg_995_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[29]_i_110_n_3 ,\KER_size_1_reg_995[29]_i_111_n_3 ,\KER_size_1_reg_995[29]_i_112_n_3 ,\KER_size_1_reg_995[29]_i_113_n_3 }),
        .O({\KER_size_1_reg_995_reg[29]_i_45_n_7 ,\KER_size_1_reg_995_reg[29]_i_45_n_8 ,\KER_size_1_reg_995_reg[29]_i_45_n_9 ,\KER_size_1_reg_995_reg[29]_i_45_n_10 }),
        .S({\KER_size_1_reg_995[29]_i_114_n_3 ,\KER_size_1_reg_995[29]_i_115_n_3 ,\KER_size_1_reg_995[29]_i_116_n_3 ,\KER_size_1_reg_995[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[2]_i_1_n_3 ,\KER_size_1_reg_995_reg[2]_i_1_n_4 ,\KER_size_1_reg_995_reg[2]_i_1_n_5 ,\KER_size_1_reg_995_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[2]_i_2_n_3 ,\KER_size_1_reg_995[2]_i_3_n_3 ,\KER_size_1_reg_995[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_1_reg_995[2]_i_5_n_3 ,\KER_size_1_reg_995[2]_i_6_n_3 ,\KER_size_1_reg_995[2]_i_7_n_3 ,\KER_size_1_reg_995[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_1 
       (.CI(\KER_size_1_reg_995_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_2_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_1_reg_995[31]_i_3_n_3 ,\KER_size_1_reg_995[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_15 
       (.CI(\KER_size_1_reg_995_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_15_n_4 ,\KER_size_1_reg_995_reg[31]_i_15_n_5 ,\KER_size_1_reg_995_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_995[31]_i_38_n_3 ,\KER_size_1_reg_995[31]_i_39_n_3 ,\KER_size_1_reg_995[31]_i_40_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_15_n_7 ,\KER_size_1_reg_995_reg[31]_i_15_n_8 ,\KER_size_1_reg_995_reg[31]_i_15_n_9 ,\KER_size_1_reg_995_reg[31]_i_15_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_41_n_3 ,\KER_size_1_reg_995[31]_i_42_n_3 ,\KER_size_1_reg_995[31]_i_43_n_3 ,\KER_size_1_reg_995[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_33 
       (.CI(\KER_size_1_reg_995_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_33_n_5 ,\KER_size_1_reg_995_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_995[31]_i_59_n_3 ,\KER_size_1_reg_995[31]_i_60_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_33_n_8 ,\KER_size_1_reg_995_reg[31]_i_33_n_9 ,\KER_size_1_reg_995_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_1_reg_995[31]_i_61_n_3 ,\KER_size_1_reg_995[31]_i_62_n_3 ,\KER_size_1_reg_995[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_34 
       (.CI(\KER_size_1_reg_995_reg[29]_i_38_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_34_n_3 ,\KER_size_1_reg_995_reg[31]_i_34_n_4 ,\KER_size_1_reg_995_reg[31]_i_34_n_5 ,\KER_size_1_reg_995_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_64_n_3 ,\KER_size_1_reg_995[31]_i_65_n_3 ,\KER_size_1_reg_995[31]_i_66_n_3 ,\KER_size_1_reg_995[31]_i_67_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_34_n_7 ,\KER_size_1_reg_995_reg[31]_i_34_n_8 ,\KER_size_1_reg_995_reg[31]_i_34_n_9 ,\KER_size_1_reg_995_reg[31]_i_34_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_68_n_3 ,\KER_size_1_reg_995[31]_i_69_n_3 ,\KER_size_1_reg_995[31]_i_70_n_3 ,\KER_size_1_reg_995[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_35 
       (.CI(\KER_size_1_reg_995_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_35_n_4 ,\KER_size_1_reg_995_reg[31]_i_35_n_5 ,\KER_size_1_reg_995_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_995[31]_i_72_n_3 ,\KER_size_1_reg_995[31]_i_73_n_3 ,\KER_size_1_reg_995[31]_i_74_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_35_n_7 ,\KER_size_1_reg_995_reg[31]_i_35_n_8 ,\KER_size_1_reg_995_reg[31]_i_35_n_9 ,\KER_size_1_reg_995_reg[31]_i_35_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_75_n_3 ,\KER_size_1_reg_995[31]_i_76_n_3 ,\KER_size_1_reg_995[31]_i_77_n_3 ,\KER_size_1_reg_995[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_36 
       (.CI(\KER_size_1_reg_995_reg[29]_i_39_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_36_n_3 ,\KER_size_1_reg_995_reg[31]_i_36_n_4 ,\KER_size_1_reg_995_reg[31]_i_36_n_5 ,\KER_size_1_reg_995_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_79_n_3 ,\KER_size_1_reg_995[31]_i_80_n_3 ,\KER_size_1_reg_995[31]_i_81_n_3 ,\KER_size_1_reg_995[31]_i_82_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_36_n_7 ,\KER_size_1_reg_995_reg[31]_i_36_n_8 ,\KER_size_1_reg_995_reg[31]_i_36_n_9 ,\KER_size_1_reg_995_reg[31]_i_36_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_83_n_3 ,\KER_size_1_reg_995[31]_i_84_n_3 ,\KER_size_1_reg_995[31]_i_85_n_3 ,\KER_size_1_reg_995[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_37 
       (.CI(\KER_size_1_reg_995_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_1_reg_995_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_47 
       (.CI(\KER_size_1_reg_995_reg[31]_i_51_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_47_n_3 ,\KER_size_1_reg_995_reg[31]_i_47_n_4 ,\KER_size_1_reg_995_reg[31]_i_47_n_5 ,\KER_size_1_reg_995_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_91_n_3 ,\KER_size_1_reg_995[31]_i_92_n_3 ,\KER_size_1_reg_995[31]_i_93_n_3 ,\KER_size_1_reg_995[31]_i_94_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_47_n_7 ,\KER_size_1_reg_995_reg[31]_i_47_n_8 ,\KER_size_1_reg_995_reg[31]_i_47_n_9 ,\KER_size_1_reg_995_reg[31]_i_47_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_95_n_3 ,\KER_size_1_reg_995[31]_i_96_n_3 ,\KER_size_1_reg_995[31]_i_97_n_3 ,\KER_size_1_reg_995[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_48 
       (.CI(\KER_size_1_reg_995_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_48_n_4 ,\KER_size_1_reg_995_reg[31]_i_48_n_5 ,\KER_size_1_reg_995_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_995[31]_i_99_n_3 ,\KER_size_1_reg_995[31]_i_100_n_3 ,\KER_size_1_reg_995[31]_i_101_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_48_n_7 ,\KER_size_1_reg_995_reg[31]_i_48_n_8 ,\KER_size_1_reg_995_reg[31]_i_48_n_9 ,\KER_size_1_reg_995_reg[31]_i_48_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_102_n_3 ,\KER_size_1_reg_995[31]_i_103_n_3 ,\KER_size_1_reg_995[31]_i_104_n_3 ,\KER_size_1_reg_995[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_49 
       (.CI(\KER_size_1_reg_995_reg[25]_i_13_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_49_n_3 ,\KER_size_1_reg_995_reg[31]_i_49_n_4 ,\KER_size_1_reg_995_reg[31]_i_49_n_5 ,\KER_size_1_reg_995_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_106_n_3 ,\KER_size_1_reg_995[31]_i_107_n_3 ,\KER_size_1_reg_995[31]_i_108_n_3 ,\KER_size_1_reg_995[31]_i_109_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_49_n_7 ,\KER_size_1_reg_995_reg[31]_i_49_n_8 ,\KER_size_1_reg_995_reg[31]_i_49_n_9 ,\KER_size_1_reg_995_reg[31]_i_49_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_110_n_3 ,\KER_size_1_reg_995[31]_i_111_n_3 ,\KER_size_1_reg_995[31]_i_112_n_3 ,\KER_size_1_reg_995[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_5 
       (.CI(\KER_size_1_reg_995_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_5_n_5 ,\KER_size_1_reg_995_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_995[31]_i_10_n_3 ,\KER_size_1_reg_995[31]_i_11_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_5_n_8 ,\KER_size_1_reg_995_reg[31]_i_5_n_9 ,\KER_size_1_reg_995_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_1_reg_995[31]_i_12_n_3 ,\KER_size_1_reg_995[31]_i_13_n_3 ,\KER_size_1_reg_995[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[31]_i_50_n_3 ,\KER_size_1_reg_995_reg[31]_i_50_n_4 ,\KER_size_1_reg_995_reg[31]_i_50_n_5 ,\KER_size_1_reg_995_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_114_n_3 ,\KER_size_1_reg_995[31]_i_115_n_3 ,\KER_size_1_reg_995[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[31]_i_50_n_7 ,\KER_size_1_reg_995_reg[31]_i_50_n_8 ,\KER_size_1_reg_995_reg[31]_i_50_n_9 ,\KER_size_1_reg_995_reg[31]_i_50_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_117_n_3 ,\KER_size_1_reg_995[31]_i_118_n_3 ,\KER_size_1_reg_995[31]_i_119_n_3 ,\KER_size_1_reg_995[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_51 
       (.CI(\KER_size_1_reg_995_reg[25]_i_12_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_51_n_3 ,\KER_size_1_reg_995_reg[31]_i_51_n_4 ,\KER_size_1_reg_995_reg[31]_i_51_n_5 ,\KER_size_1_reg_995_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_121_n_3 ,\KER_size_1_reg_995[31]_i_122_n_3 ,\KER_size_1_reg_995[31]_i_123_n_3 ,\KER_size_1_reg_995[31]_i_124_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_51_n_7 ,\KER_size_1_reg_995_reg[31]_i_51_n_8 ,\KER_size_1_reg_995_reg[31]_i_51_n_9 ,\KER_size_1_reg_995_reg[31]_i_51_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_125_n_3 ,\KER_size_1_reg_995[31]_i_126_n_3 ,\KER_size_1_reg_995[31]_i_127_n_3 ,\KER_size_1_reg_995[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_52 
       (.CI(\KER_size_1_reg_995_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_52_n_5 ,\KER_size_1_reg_995_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_995[31]_i_129_n_3 ,\KER_size_1_reg_995[31]_i_130_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_52_n_8 ,\KER_size_1_reg_995_reg[31]_i_52_n_9 ,\KER_size_1_reg_995_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_1_reg_995[31]_i_131_n_3 ,\KER_size_1_reg_995[31]_i_132_n_3 ,\KER_size_1_reg_995[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_53 
       (.CI(\KER_size_1_reg_995_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_134_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_53_n_9 ,\KER_size_1_reg_995_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_995[31]_i_135_n_3 ,\KER_size_1_reg_995[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[31]_i_6_n_3 ,\KER_size_1_reg_995_reg[31]_i_6_n_4 ,\KER_size_1_reg_995_reg[31]_i_6_n_5 ,\KER_size_1_reg_995_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995_reg[31]_i_15_n_9 ,\KER_size_1_reg_995_reg[31]_i_15_n_10 ,\KER_size_1_reg_995_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[31]_i_6_n_7 ,\KER_size_1_reg_995_reg[31]_i_6_n_8 ,\KER_size_1_reg_995_reg[31]_i_6_n_9 ,\KER_size_1_reg_995_reg[31]_i_6_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_16_n_3 ,\KER_size_1_reg_995[31]_i_17_n_3 ,\KER_size_1_reg_995[31]_i_18_n_3 ,\KER_size_1_reg_995_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_7 
       (.CI(\KER_size_1_reg_995_reg[29]_i_12_n_3 ),
        .CO({\KER_size_1_reg_995_reg[31]_i_7_n_3 ,\KER_size_1_reg_995_reg[31]_i_7_n_4 ,\KER_size_1_reg_995_reg[31]_i_7_n_5 ,\KER_size_1_reg_995_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[31]_i_19_n_3 ,\KER_size_1_reg_995[31]_i_20_n_3 ,\KER_size_1_reg_995[31]_i_21_n_3 ,\KER_size_1_reg_995[31]_i_22_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_7_n_7 ,\KER_size_1_reg_995_reg[31]_i_7_n_8 ,\KER_size_1_reg_995_reg[31]_i_7_n_9 ,\KER_size_1_reg_995_reg[31]_i_7_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_23_n_3 ,\KER_size_1_reg_995[31]_i_24_n_3 ,\KER_size_1_reg_995[31]_i_25_n_3 ,\KER_size_1_reg_995[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_8 
       (.CI(\KER_size_1_reg_995_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_27_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_8_n_9 ,\KER_size_1_reg_995_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_995[31]_i_28_n_3 ,\KER_size_1_reg_995[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_88 
       (.CI(\KER_size_1_reg_995_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_1_reg_995_reg[31]_i_88_n_4 ,\KER_size_1_reg_995_reg[31]_i_88_n_5 ,\KER_size_1_reg_995_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_995[31]_i_155_n_3 ,\KER_size_1_reg_995[31]_i_156_n_3 ,\KER_size_1_reg_995[31]_i_157_n_3 }),
        .O({\KER_size_1_reg_995_reg[31]_i_88_n_7 ,\KER_size_1_reg_995_reg[31]_i_88_n_8 ,\KER_size_1_reg_995_reg[31]_i_88_n_9 ,\KER_size_1_reg_995_reg[31]_i_88_n_10 }),
        .S({\KER_size_1_reg_995[31]_i_158_n_3 ,\KER_size_1_reg_995[31]_i_159_n_3 ,\KER_size_1_reg_995[31]_i_160_n_3 ,\KER_size_1_reg_995[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_89 
       (.CI(\KER_size_1_reg_995_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_162_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_89_n_9 ,\KER_size_1_reg_995_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_995[31]_i_163_n_3 ,\KER_size_1_reg_995[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_9 
       (.CI(\KER_size_1_reg_995_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_1_reg_995_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_30_n_3 }),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_1_reg_995_reg[31]_i_9_n_9 ,\KER_size_1_reg_995_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_995[31]_i_31_n_3 ,\KER_size_1_reg_995[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[31]_i_90 
       (.CI(\KER_size_1_reg_995_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_1_reg_995_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_995_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_1_reg_995_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_995[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[3]_i_2_n_3 ,\KER_size_1_reg_995_reg[3]_i_2_n_4 ,\KER_size_1_reg_995_reg[3]_i_2_n_5 ,\KER_size_1_reg_995_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[3]_i_3_n_3 ,\KER_size_1_reg_995[3]_i_4_n_3 ,\KER_size_1_reg_995[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[3]_i_2_n_7 ,\KER_size_1_reg_995_reg[3]_i_2_n_8 ,\KER_size_1_reg_995_reg[3]_i_2_n_9 ,\KER_size_1_reg_995_reg[3]_i_2_n_10 }),
        .S({\KER_size_1_reg_995[3]_i_6_n_3 ,\KER_size_1_reg_995[3]_i_7_n_3 ,\KER_size_1_reg_995[3]_i_8_n_3 ,\KER_size_1_reg_995[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[7]_i_1_n_3 ,\KER_size_1_reg_995_reg[7]_i_1_n_4 ,\KER_size_1_reg_995_reg[7]_i_1_n_5 ,\KER_size_1_reg_995_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[7]_i_2_n_3 ,\KER_size_1_reg_995[7]_i_3_n_3 ,\KER_size_1_reg_995[7]_i_4_n_3 ,\KER_size_1_reg_995[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_1_reg_995[7]_i_6_n_3 ,\KER_size_1_reg_995[7]_i_7_n_3 ,\KER_size_1_reg_995[7]_i_8_n_3 ,\KER_size_1_reg_995[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_1 
       (.CI(\KER_size_1_reg_995_reg[7]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_1_n_3 ,\KER_size_1_reg_995_reg[8]_i_1_n_4 ,\KER_size_1_reg_995_reg[8]_i_1_n_5 ,\KER_size_1_reg_995_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_2_n_3 ,\KER_size_1_reg_995[8]_i_3_n_3 ,\KER_size_1_reg_995[8]_i_4_n_3 ,\KER_size_1_reg_995[8]_i_5_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_1_n_7 ,\KER_size_1_reg_995_reg[8]_i_1_n_8 ,\KER_size_1_reg_995_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_1_reg_995[8]_i_6_n_3 ,\KER_size_1_reg_995[8]_i_7_n_3 ,\KER_size_1_reg_995[8]_i_8_n_3 ,\KER_size_1_reg_995[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_10 
       (.CI(\KER_size_1_reg_995_reg[8]_i_14_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_10_n_3 ,\KER_size_1_reg_995_reg[8]_i_10_n_4 ,\KER_size_1_reg_995_reg[8]_i_10_n_5 ,\KER_size_1_reg_995_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_16_n_3 ,\KER_size_1_reg_995[8]_i_17_n_3 ,\KER_size_1_reg_995[8]_i_18_n_3 ,\KER_size_1_reg_995[8]_i_19_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_10_n_7 ,\KER_size_1_reg_995_reg[8]_i_10_n_8 ,\KER_size_1_reg_995_reg[8]_i_10_n_9 ,\KER_size_1_reg_995_reg[8]_i_10_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_20_n_3 ,\KER_size_1_reg_995[8]_i_21_n_3 ,\KER_size_1_reg_995[8]_i_22_n_3 ,\KER_size_1_reg_995[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_11 
       (.CI(\KER_size_1_reg_995_reg[8]_i_13_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_11_n_3 ,\KER_size_1_reg_995_reg[8]_i_11_n_4 ,\KER_size_1_reg_995_reg[8]_i_11_n_5 ,\KER_size_1_reg_995_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_24_n_3 ,\KER_size_1_reg_995[8]_i_25_n_3 ,\KER_size_1_reg_995[8]_i_26_n_3 ,\KER_size_1_reg_995[8]_i_27_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_11_n_7 ,\KER_size_1_reg_995_reg[8]_i_11_n_8 ,\KER_size_1_reg_995_reg[8]_i_11_n_9 ,\KER_size_1_reg_995_reg[8]_i_11_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_28_n_3 ,\KER_size_1_reg_995[8]_i_29_n_3 ,\KER_size_1_reg_995[8]_i_30_n_3 ,\KER_size_1_reg_995[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_12 
       (.CI(\KER_size_1_reg_995_reg[3]_i_2_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_12_n_3 ,\KER_size_1_reg_995_reg[8]_i_12_n_4 ,\KER_size_1_reg_995_reg[8]_i_12_n_5 ,\KER_size_1_reg_995_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_32_n_3 ,\KER_size_1_reg_995[8]_i_33_n_3 ,\KER_size_1_reg_995[8]_i_34_n_3 ,\KER_size_1_reg_995[8]_i_35_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_12_n_7 ,\KER_size_1_reg_995_reg[8]_i_12_n_8 ,\KER_size_1_reg_995_reg[8]_i_12_n_9 ,\KER_size_1_reg_995_reg[8]_i_12_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_36_n_3 ,\KER_size_1_reg_995[8]_i_37_n_3 ,\KER_size_1_reg_995[8]_i_38_n_3 ,\KER_size_1_reg_995[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[8]_i_13_n_3 ,\KER_size_1_reg_995_reg[8]_i_13_n_4 ,\KER_size_1_reg_995_reg[8]_i_13_n_5 ,\KER_size_1_reg_995_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_40_n_3 ,\KER_size_1_reg_995[8]_i_41_n_3 ,\KER_size_1_reg_995[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[8]_i_13_n_7 ,\KER_size_1_reg_995_reg[8]_i_13_n_8 ,\KER_size_1_reg_995_reg[8]_i_13_n_9 ,\KER_size_1_reg_995_reg[8]_i_13_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_43_n_3 ,\KER_size_1_reg_995[8]_i_44_n_3 ,\KER_size_1_reg_995[8]_i_45_n_3 ,\KER_size_1_reg_995[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_14 
       (.CI(\KER_size_1_reg_995_reg[2]_i_1_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_14_n_3 ,\KER_size_1_reg_995_reg[8]_i_14_n_4 ,\KER_size_1_reg_995_reg[8]_i_14_n_5 ,\KER_size_1_reg_995_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_47_n_3 ,\KER_size_1_reg_995[8]_i_48_n_3 ,\KER_size_1_reg_995[8]_i_49_n_3 ,\KER_size_1_reg_995[8]_i_50_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_14_n_7 ,\KER_size_1_reg_995_reg[8]_i_14_n_8 ,\KER_size_1_reg_995_reg[8]_i_14_n_9 ,\KER_size_1_reg_995_reg[8]_i_14_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_51_n_3 ,\KER_size_1_reg_995[8]_i_52_n_3 ,\KER_size_1_reg_995[8]_i_53_n_3 ,\KER_size_1_reg_995[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[8]_i_15 
       (.CI(\KER_size_1_reg_995_reg[8]_i_12_n_3 ),
        .CO({\KER_size_1_reg_995_reg[8]_i_15_n_3 ,\KER_size_1_reg_995_reg[8]_i_15_n_4 ,\KER_size_1_reg_995_reg[8]_i_15_n_5 ,\KER_size_1_reg_995_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[8]_i_55_n_3 ,\KER_size_1_reg_995[8]_i_56_n_3 ,\KER_size_1_reg_995[8]_i_57_n_3 ,\KER_size_1_reg_995[8]_i_58_n_3 }),
        .O({\KER_size_1_reg_995_reg[8]_i_15_n_7 ,\KER_size_1_reg_995_reg[8]_i_15_n_8 ,\KER_size_1_reg_995_reg[8]_i_15_n_9 ,\KER_size_1_reg_995_reg[8]_i_15_n_10 }),
        .S({\KER_size_1_reg_995[8]_i_59_n_3 ,\KER_size_1_reg_995[8]_i_60_n_3 ,\KER_size_1_reg_995[8]_i_61_n_3 ,\KER_size_1_reg_995[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_995_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_995_reg[9]_i_2_n_3 ,\KER_size_1_reg_995_reg[9]_i_2_n_4 ,\KER_size_1_reg_995_reg[9]_i_2_n_5 ,\KER_size_1_reg_995_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_995[9]_i_3_n_3 ,\KER_size_1_reg_995[9]_i_4_n_3 ,\KER_size_1_reg_995[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_995_reg[9]_i_2_n_7 ,\KER_size_1_reg_995_reg[9]_i_2_n_8 ,\KER_size_1_reg_995_reg[9]_i_2_n_9 ,\KER_size_1_reg_995_reg[9]_i_2_n_10 }),
        .S({\KER_size_1_reg_995[9]_i_6_n_3 ,\KER_size_1_reg_995[9]_i_7_n_3 ,\KER_size_1_reg_995[9]_i_8_n_3 ,\KER_size_1_reg_995[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_mul_32s_32s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_mul_32s_32s_32_1_1_16
   (D,
    Q,
    \KER_bound_reg_1000[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_bound_reg_1000[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_bound_reg_1000[13]_i_11_n_3 ;
  wire \KER_bound_reg_1000[13]_i_12_n_3 ;
  wire \KER_bound_reg_1000[13]_i_13_n_3 ;
  wire \KER_bound_reg_1000[13]_i_14_n_3 ;
  wire \KER_bound_reg_1000[13]_i_15_n_3 ;
  wire \KER_bound_reg_1000[13]_i_16_n_3 ;
  wire \KER_bound_reg_1000[13]_i_17_n_3 ;
  wire \KER_bound_reg_1000[13]_i_2_n_3 ;
  wire \KER_bound_reg_1000[13]_i_3_n_3 ;
  wire \KER_bound_reg_1000[13]_i_4_n_3 ;
  wire \KER_bound_reg_1000[13]_i_5_n_3 ;
  wire \KER_bound_reg_1000[13]_i_6_n_3 ;
  wire \KER_bound_reg_1000[13]_i_7_n_3 ;
  wire \KER_bound_reg_1000[13]_i_8_n_3 ;
  wire \KER_bound_reg_1000[13]_i_9_n_3 ;
  wire \KER_bound_reg_1000[17]_i_12_n_3 ;
  wire \KER_bound_reg_1000[17]_i_13_n_3 ;
  wire \KER_bound_reg_1000[17]_i_14_n_3 ;
  wire \KER_bound_reg_1000[17]_i_15_n_3 ;
  wire \KER_bound_reg_1000[17]_i_16_n_3 ;
  wire \KER_bound_reg_1000[17]_i_17_n_3 ;
  wire \KER_bound_reg_1000[17]_i_18_n_3 ;
  wire \KER_bound_reg_1000[17]_i_19_n_3 ;
  wire \KER_bound_reg_1000[17]_i_20_n_3 ;
  wire \KER_bound_reg_1000[17]_i_21_n_3 ;
  wire \KER_bound_reg_1000[17]_i_22_n_3 ;
  wire \KER_bound_reg_1000[17]_i_23_n_3 ;
  wire \KER_bound_reg_1000[17]_i_24_n_3 ;
  wire \KER_bound_reg_1000[17]_i_25_n_3 ;
  wire \KER_bound_reg_1000[17]_i_26_n_3 ;
  wire \KER_bound_reg_1000[17]_i_27_n_3 ;
  wire \KER_bound_reg_1000[17]_i_2_n_3 ;
  wire \KER_bound_reg_1000[17]_i_3_n_3 ;
  wire \KER_bound_reg_1000[17]_i_4_n_3 ;
  wire \KER_bound_reg_1000[17]_i_5_n_3 ;
  wire \KER_bound_reg_1000[17]_i_6_n_3 ;
  wire \KER_bound_reg_1000[17]_i_7_n_3 ;
  wire \KER_bound_reg_1000[17]_i_8_n_3 ;
  wire \KER_bound_reg_1000[17]_i_9_n_3 ;
  wire \KER_bound_reg_1000[21]_i_100_n_3 ;
  wire \KER_bound_reg_1000[21]_i_12_n_3 ;
  wire \KER_bound_reg_1000[21]_i_13_n_3 ;
  wire \KER_bound_reg_1000[21]_i_14_n_3 ;
  wire \KER_bound_reg_1000[21]_i_15_n_3 ;
  wire \KER_bound_reg_1000[21]_i_16_n_3 ;
  wire \KER_bound_reg_1000[21]_i_17_n_3 ;
  wire \KER_bound_reg_1000[21]_i_18_n_3 ;
  wire \KER_bound_reg_1000[21]_i_19_n_3 ;
  wire \KER_bound_reg_1000[21]_i_20_n_3 ;
  wire \KER_bound_reg_1000[21]_i_21_n_3 ;
  wire \KER_bound_reg_1000[21]_i_22_n_3 ;
  wire \KER_bound_reg_1000[21]_i_23_n_3 ;
  wire \KER_bound_reg_1000[21]_i_24_n_3 ;
  wire \KER_bound_reg_1000[21]_i_25_n_3 ;
  wire \KER_bound_reg_1000[21]_i_26_n_3 ;
  wire \KER_bound_reg_1000[21]_i_27_n_3 ;
  wire \KER_bound_reg_1000[21]_i_2_n_3 ;
  wire \KER_bound_reg_1000[21]_i_34_n_3 ;
  wire \KER_bound_reg_1000[21]_i_35_n_3 ;
  wire \KER_bound_reg_1000[21]_i_36_n_3 ;
  wire \KER_bound_reg_1000[21]_i_37_n_3 ;
  wire \KER_bound_reg_1000[21]_i_38_n_3 ;
  wire \KER_bound_reg_1000[21]_i_39_n_3 ;
  wire \KER_bound_reg_1000[21]_i_3_n_3 ;
  wire \KER_bound_reg_1000[21]_i_40_n_3 ;
  wire \KER_bound_reg_1000[21]_i_41_n_3 ;
  wire \KER_bound_reg_1000[21]_i_42_n_3 ;
  wire \KER_bound_reg_1000[21]_i_43_n_3 ;
  wire \KER_bound_reg_1000[21]_i_44_n_3 ;
  wire \KER_bound_reg_1000[21]_i_45_n_3 ;
  wire \KER_bound_reg_1000[21]_i_46_n_3 ;
  wire \KER_bound_reg_1000[21]_i_47_n_3 ;
  wire \KER_bound_reg_1000[21]_i_48_n_3 ;
  wire \KER_bound_reg_1000[21]_i_49_n_3 ;
  wire \KER_bound_reg_1000[21]_i_4_n_3 ;
  wire \KER_bound_reg_1000[21]_i_50_n_3 ;
  wire \KER_bound_reg_1000[21]_i_51_n_3 ;
  wire \KER_bound_reg_1000[21]_i_52_n_3 ;
  wire \KER_bound_reg_1000[21]_i_53_n_3 ;
  wire \KER_bound_reg_1000[21]_i_54_n_3 ;
  wire \KER_bound_reg_1000[21]_i_55_n_3 ;
  wire \KER_bound_reg_1000[21]_i_56_n_3 ;
  wire \KER_bound_reg_1000[21]_i_57_n_3 ;
  wire \KER_bound_reg_1000[21]_i_58_n_3 ;
  wire \KER_bound_reg_1000[21]_i_59_n_3 ;
  wire \KER_bound_reg_1000[21]_i_5_n_3 ;
  wire \KER_bound_reg_1000[21]_i_60_n_3 ;
  wire \KER_bound_reg_1000[21]_i_61_n_3 ;
  wire \KER_bound_reg_1000[21]_i_62_n_3 ;
  wire \KER_bound_reg_1000[21]_i_63_n_3 ;
  wire \KER_bound_reg_1000[21]_i_64_n_3 ;
  wire \KER_bound_reg_1000[21]_i_65_n_3 ;
  wire \KER_bound_reg_1000[21]_i_66_n_3 ;
  wire \KER_bound_reg_1000[21]_i_67_n_3 ;
  wire \KER_bound_reg_1000[21]_i_68_n_3 ;
  wire \KER_bound_reg_1000[21]_i_69_n_3 ;
  wire \KER_bound_reg_1000[21]_i_6_n_3 ;
  wire \KER_bound_reg_1000[21]_i_70_n_3 ;
  wire \KER_bound_reg_1000[21]_i_71_n_3 ;
  wire \KER_bound_reg_1000[21]_i_72_n_3 ;
  wire \KER_bound_reg_1000[21]_i_73_n_3 ;
  wire \KER_bound_reg_1000[21]_i_74_n_3 ;
  wire \KER_bound_reg_1000[21]_i_75_n_3 ;
  wire \KER_bound_reg_1000[21]_i_76_n_3 ;
  wire \KER_bound_reg_1000[21]_i_77_n_3 ;
  wire \KER_bound_reg_1000[21]_i_78_n_3 ;
  wire \KER_bound_reg_1000[21]_i_79_n_3 ;
  wire \KER_bound_reg_1000[21]_i_7_n_3 ;
  wire \KER_bound_reg_1000[21]_i_80_n_3 ;
  wire \KER_bound_reg_1000[21]_i_81_n_3 ;
  wire \KER_bound_reg_1000[21]_i_82_n_3 ;
  wire \KER_bound_reg_1000[21]_i_83_n_3 ;
  wire \KER_bound_reg_1000[21]_i_84_n_3 ;
  wire \KER_bound_reg_1000[21]_i_85_n_3 ;
  wire \KER_bound_reg_1000[21]_i_86_n_3 ;
  wire \KER_bound_reg_1000[21]_i_87_n_3 ;
  wire \KER_bound_reg_1000[21]_i_88_n_3 ;
  wire \KER_bound_reg_1000[21]_i_89_n_3 ;
  wire \KER_bound_reg_1000[21]_i_8_n_3 ;
  wire \KER_bound_reg_1000[21]_i_90_n_3 ;
  wire \KER_bound_reg_1000[21]_i_91_n_3 ;
  wire \KER_bound_reg_1000[21]_i_92_n_3 ;
  wire \KER_bound_reg_1000[21]_i_93_n_3 ;
  wire \KER_bound_reg_1000[21]_i_94_n_3 ;
  wire \KER_bound_reg_1000[21]_i_95_n_3 ;
  wire \KER_bound_reg_1000[21]_i_96_n_3 ;
  wire \KER_bound_reg_1000[21]_i_97_n_3 ;
  wire \KER_bound_reg_1000[21]_i_98_n_3 ;
  wire \KER_bound_reg_1000[21]_i_99_n_3 ;
  wire \KER_bound_reg_1000[21]_i_9_n_3 ;
  wire \KER_bound_reg_1000[25]_i_100_n_3 ;
  wire \KER_bound_reg_1000[25]_i_101_n_3 ;
  wire \KER_bound_reg_1000[25]_i_102_n_3 ;
  wire \KER_bound_reg_1000[25]_i_103_n_3 ;
  wire \KER_bound_reg_1000[25]_i_104_n_3 ;
  wire \KER_bound_reg_1000[25]_i_105_n_3 ;
  wire \KER_bound_reg_1000[25]_i_106_n_3 ;
  wire \KER_bound_reg_1000[25]_i_107_n_3 ;
  wire \KER_bound_reg_1000[25]_i_108_n_3 ;
  wire \KER_bound_reg_1000[25]_i_109_n_3 ;
  wire \KER_bound_reg_1000[25]_i_110_n_3 ;
  wire \KER_bound_reg_1000[25]_i_111_n_3 ;
  wire \KER_bound_reg_1000[25]_i_112_n_3 ;
  wire \KER_bound_reg_1000[25]_i_113_n_3 ;
  wire \KER_bound_reg_1000[25]_i_114_n_3 ;
  wire \KER_bound_reg_1000[25]_i_115_n_3 ;
  wire \KER_bound_reg_1000[25]_i_116_n_3 ;
  wire \KER_bound_reg_1000[25]_i_117_n_3 ;
  wire \KER_bound_reg_1000[25]_i_118_n_3 ;
  wire \KER_bound_reg_1000[25]_i_119_n_3 ;
  wire \KER_bound_reg_1000[25]_i_120_n_3 ;
  wire \KER_bound_reg_1000[25]_i_121_n_3 ;
  wire \KER_bound_reg_1000[25]_i_122_n_3 ;
  wire \KER_bound_reg_1000[25]_i_14_n_3 ;
  wire \KER_bound_reg_1000[25]_i_15_n_3 ;
  wire \KER_bound_reg_1000[25]_i_16_n_3 ;
  wire \KER_bound_reg_1000[25]_i_17_n_3 ;
  wire \KER_bound_reg_1000[25]_i_18_n_3 ;
  wire \KER_bound_reg_1000[25]_i_19_n_3 ;
  wire \KER_bound_reg_1000[25]_i_20_n_3 ;
  wire \KER_bound_reg_1000[25]_i_21_n_3 ;
  wire \KER_bound_reg_1000[25]_i_22_n_3 ;
  wire \KER_bound_reg_1000[25]_i_23_n_3 ;
  wire \KER_bound_reg_1000[25]_i_24_n_3 ;
  wire \KER_bound_reg_1000[25]_i_25_n_3 ;
  wire \KER_bound_reg_1000[25]_i_26_n_3 ;
  wire \KER_bound_reg_1000[25]_i_27_n_3 ;
  wire \KER_bound_reg_1000[25]_i_28_n_3 ;
  wire \KER_bound_reg_1000[25]_i_29_n_3 ;
  wire \KER_bound_reg_1000[25]_i_2_n_3 ;
  wire \KER_bound_reg_1000[25]_i_30_n_3 ;
  wire \KER_bound_reg_1000[25]_i_31_n_3 ;
  wire \KER_bound_reg_1000[25]_i_32_n_3 ;
  wire \KER_bound_reg_1000[25]_i_33_n_3 ;
  wire \KER_bound_reg_1000[25]_i_34_n_3 ;
  wire \KER_bound_reg_1000[25]_i_35_n_3 ;
  wire \KER_bound_reg_1000[25]_i_36_n_3 ;
  wire \KER_bound_reg_1000[25]_i_37_n_3 ;
  wire \KER_bound_reg_1000[25]_i_38_n_3 ;
  wire \KER_bound_reg_1000[25]_i_39_n_3 ;
  wire \KER_bound_reg_1000[25]_i_3_n_3 ;
  wire \KER_bound_reg_1000[25]_i_40_n_3 ;
  wire \KER_bound_reg_1000[25]_i_41_n_3 ;
  wire \KER_bound_reg_1000[25]_i_42_n_3 ;
  wire \KER_bound_reg_1000[25]_i_43_n_3 ;
  wire \KER_bound_reg_1000[25]_i_44_n_3 ;
  wire \KER_bound_reg_1000[25]_i_4_n_3 ;
  wire \KER_bound_reg_1000[25]_i_51_n_3 ;
  wire \KER_bound_reg_1000[25]_i_52_n_3 ;
  wire \KER_bound_reg_1000[25]_i_53_n_3 ;
  wire \KER_bound_reg_1000[25]_i_54_n_3 ;
  wire \KER_bound_reg_1000[25]_i_55_n_3 ;
  wire \KER_bound_reg_1000[25]_i_56_n_3 ;
  wire \KER_bound_reg_1000[25]_i_57_n_3 ;
  wire \KER_bound_reg_1000[25]_i_58_n_3 ;
  wire \KER_bound_reg_1000[25]_i_59_n_3 ;
  wire \KER_bound_reg_1000[25]_i_5_n_3 ;
  wire \KER_bound_reg_1000[25]_i_60_n_3 ;
  wire \KER_bound_reg_1000[25]_i_61_n_3 ;
  wire \KER_bound_reg_1000[25]_i_62_n_3 ;
  wire \KER_bound_reg_1000[25]_i_63_n_3 ;
  wire \KER_bound_reg_1000[25]_i_64_n_3 ;
  wire \KER_bound_reg_1000[25]_i_65_n_3 ;
  wire \KER_bound_reg_1000[25]_i_66_n_3 ;
  wire \KER_bound_reg_1000[25]_i_67_n_3 ;
  wire \KER_bound_reg_1000[25]_i_68_n_3 ;
  wire \KER_bound_reg_1000[25]_i_69_n_3 ;
  wire \KER_bound_reg_1000[25]_i_6_n_3 ;
  wire \KER_bound_reg_1000[25]_i_70_n_3 ;
  wire \KER_bound_reg_1000[25]_i_71_n_3 ;
  wire \KER_bound_reg_1000[25]_i_72_n_3 ;
  wire \KER_bound_reg_1000[25]_i_73_n_3 ;
  wire \KER_bound_reg_1000[25]_i_74_n_3 ;
  wire \KER_bound_reg_1000[25]_i_75_n_3 ;
  wire \KER_bound_reg_1000[25]_i_76_n_3 ;
  wire \KER_bound_reg_1000[25]_i_77_n_3 ;
  wire \KER_bound_reg_1000[25]_i_78_n_3 ;
  wire \KER_bound_reg_1000[25]_i_79_n_3 ;
  wire \KER_bound_reg_1000[25]_i_7_n_3 ;
  wire \KER_bound_reg_1000[25]_i_80_n_3 ;
  wire \KER_bound_reg_1000[25]_i_81_n_3 ;
  wire \KER_bound_reg_1000[25]_i_82_n_3 ;
  wire \KER_bound_reg_1000[25]_i_83_n_3 ;
  wire \KER_bound_reg_1000[25]_i_84_n_3 ;
  wire \KER_bound_reg_1000[25]_i_85_n_3 ;
  wire \KER_bound_reg_1000[25]_i_86_n_3 ;
  wire \KER_bound_reg_1000[25]_i_87_n_3 ;
  wire \KER_bound_reg_1000[25]_i_88_n_3 ;
  wire \KER_bound_reg_1000[25]_i_89_n_3 ;
  wire \KER_bound_reg_1000[25]_i_8_n_3 ;
  wire \KER_bound_reg_1000[25]_i_90_n_3 ;
  wire \KER_bound_reg_1000[25]_i_91_n_3 ;
  wire \KER_bound_reg_1000[25]_i_92_n_3 ;
  wire \KER_bound_reg_1000[25]_i_93_n_3 ;
  wire \KER_bound_reg_1000[25]_i_94_n_3 ;
  wire \KER_bound_reg_1000[25]_i_95_n_3 ;
  wire \KER_bound_reg_1000[25]_i_96_n_3 ;
  wire \KER_bound_reg_1000[25]_i_97_n_3 ;
  wire \KER_bound_reg_1000[25]_i_98_n_3 ;
  wire \KER_bound_reg_1000[25]_i_99_n_3 ;
  wire \KER_bound_reg_1000[25]_i_9_n_3 ;
  wire \KER_bound_reg_1000[29]_i_100_n_3 ;
  wire \KER_bound_reg_1000[29]_i_101_n_3 ;
  wire \KER_bound_reg_1000[29]_i_102_n_3 ;
  wire \KER_bound_reg_1000[29]_i_103_n_3 ;
  wire \KER_bound_reg_1000[29]_i_104_n_3 ;
  wire \KER_bound_reg_1000[29]_i_105_n_3 ;
  wire \KER_bound_reg_1000[29]_i_106_n_3 ;
  wire \KER_bound_reg_1000[29]_i_107_n_3 ;
  wire \KER_bound_reg_1000[29]_i_108_n_3 ;
  wire \KER_bound_reg_1000[29]_i_109_n_3 ;
  wire \KER_bound_reg_1000[29]_i_110_n_3 ;
  wire \KER_bound_reg_1000[29]_i_111_n_3 ;
  wire \KER_bound_reg_1000[29]_i_112_n_3 ;
  wire \KER_bound_reg_1000[29]_i_113_n_3 ;
  wire \KER_bound_reg_1000[29]_i_114_n_3 ;
  wire \KER_bound_reg_1000[29]_i_115_n_3 ;
  wire \KER_bound_reg_1000[29]_i_116_n_3 ;
  wire \KER_bound_reg_1000[29]_i_117_n_3 ;
  wire \KER_bound_reg_1000[29]_i_118_n_3 ;
  wire \KER_bound_reg_1000[29]_i_119_n_3 ;
  wire \KER_bound_reg_1000[29]_i_120_n_3 ;
  wire \KER_bound_reg_1000[29]_i_121_n_3 ;
  wire \KER_bound_reg_1000[29]_i_122_n_3 ;
  wire \KER_bound_reg_1000[29]_i_123_n_3 ;
  wire \KER_bound_reg_1000[29]_i_124_n_3 ;
  wire \KER_bound_reg_1000[29]_i_125_n_3 ;
  wire \KER_bound_reg_1000[29]_i_126_n_3 ;
  wire \KER_bound_reg_1000[29]_i_127_n_3 ;
  wire \KER_bound_reg_1000[29]_i_128_n_3 ;
  wire \KER_bound_reg_1000[29]_i_129_n_3 ;
  wire \KER_bound_reg_1000[29]_i_130_n_3 ;
  wire \KER_bound_reg_1000[29]_i_131_n_3 ;
  wire \KER_bound_reg_1000[29]_i_132_n_3 ;
  wire \KER_bound_reg_1000[29]_i_133_n_3 ;
  wire \KER_bound_reg_1000[29]_i_134_n_3 ;
  wire \KER_bound_reg_1000[29]_i_135_n_3 ;
  wire \KER_bound_reg_1000[29]_i_136_n_3 ;
  wire \KER_bound_reg_1000[29]_i_137_n_3 ;
  wire \KER_bound_reg_1000[29]_i_138_n_3 ;
  wire \KER_bound_reg_1000[29]_i_139_n_3 ;
  wire \KER_bound_reg_1000[29]_i_13_n_3 ;
  wire \KER_bound_reg_1000[29]_i_140_n_3 ;
  wire \KER_bound_reg_1000[29]_i_141_n_3 ;
  wire \KER_bound_reg_1000[29]_i_142_n_3 ;
  wire \KER_bound_reg_1000[29]_i_143_n_3 ;
  wire \KER_bound_reg_1000[29]_i_144_n_3 ;
  wire \KER_bound_reg_1000[29]_i_145_n_3 ;
  wire \KER_bound_reg_1000[29]_i_146_n_3 ;
  wire \KER_bound_reg_1000[29]_i_147_n_3 ;
  wire \KER_bound_reg_1000[29]_i_148_n_3 ;
  wire \KER_bound_reg_1000[29]_i_149_n_3 ;
  wire \KER_bound_reg_1000[29]_i_14_n_3 ;
  wire \KER_bound_reg_1000[29]_i_150_n_3 ;
  wire \KER_bound_reg_1000[29]_i_151_n_3 ;
  wire \KER_bound_reg_1000[29]_i_152_n_3 ;
  wire \KER_bound_reg_1000[29]_i_153_n_3 ;
  wire \KER_bound_reg_1000[29]_i_15_n_3 ;
  wire \KER_bound_reg_1000[29]_i_16_n_3 ;
  wire \KER_bound_reg_1000[29]_i_17_n_3 ;
  wire \KER_bound_reg_1000[29]_i_18_n_3 ;
  wire \KER_bound_reg_1000[29]_i_19_n_3 ;
  wire \KER_bound_reg_1000[29]_i_20_n_3 ;
  wire \KER_bound_reg_1000[29]_i_21_n_3 ;
  wire \KER_bound_reg_1000[29]_i_22_n_3 ;
  wire \KER_bound_reg_1000[29]_i_23_n_3 ;
  wire \KER_bound_reg_1000[29]_i_24_n_3 ;
  wire \KER_bound_reg_1000[29]_i_25_n_3 ;
  wire \KER_bound_reg_1000[29]_i_26_n_3 ;
  wire \KER_bound_reg_1000[29]_i_27_n_3 ;
  wire \KER_bound_reg_1000[29]_i_28_n_3 ;
  wire \KER_bound_reg_1000[29]_i_29_n_3 ;
  wire \KER_bound_reg_1000[29]_i_2_n_3 ;
  wire \KER_bound_reg_1000[29]_i_30_n_3 ;
  wire \KER_bound_reg_1000[29]_i_31_n_3 ;
  wire \KER_bound_reg_1000[29]_i_32_n_3 ;
  wire \KER_bound_reg_1000[29]_i_33_n_3 ;
  wire \KER_bound_reg_1000[29]_i_34_n_3 ;
  wire \KER_bound_reg_1000[29]_i_35_n_3 ;
  wire \KER_bound_reg_1000[29]_i_36_n_3 ;
  wire \KER_bound_reg_1000[29]_i_3_n_3 ;
  wire \KER_bound_reg_1000[29]_i_46_n_3 ;
  wire \KER_bound_reg_1000[29]_i_47_n_3 ;
  wire \KER_bound_reg_1000[29]_i_48_n_3 ;
  wire \KER_bound_reg_1000[29]_i_49_n_3 ;
  wire \KER_bound_reg_1000[29]_i_4_n_3 ;
  wire \KER_bound_reg_1000[29]_i_50_n_3 ;
  wire \KER_bound_reg_1000[29]_i_51_n_3 ;
  wire \KER_bound_reg_1000[29]_i_52_n_3 ;
  wire \KER_bound_reg_1000[29]_i_53_n_3 ;
  wire \KER_bound_reg_1000[29]_i_54_n_3 ;
  wire \KER_bound_reg_1000[29]_i_55_n_3 ;
  wire \KER_bound_reg_1000[29]_i_56_n_3 ;
  wire \KER_bound_reg_1000[29]_i_57_n_3 ;
  wire \KER_bound_reg_1000[29]_i_58_n_3 ;
  wire \KER_bound_reg_1000[29]_i_59_n_3 ;
  wire \KER_bound_reg_1000[29]_i_5_n_3 ;
  wire \KER_bound_reg_1000[29]_i_60_n_3 ;
  wire \KER_bound_reg_1000[29]_i_61_n_3 ;
  wire \KER_bound_reg_1000[29]_i_62_n_3 ;
  wire \KER_bound_reg_1000[29]_i_63_n_3 ;
  wire \KER_bound_reg_1000[29]_i_64_n_3 ;
  wire \KER_bound_reg_1000[29]_i_65_n_3 ;
  wire \KER_bound_reg_1000[29]_i_66_n_3 ;
  wire \KER_bound_reg_1000[29]_i_67_n_3 ;
  wire \KER_bound_reg_1000[29]_i_68_n_3 ;
  wire \KER_bound_reg_1000[29]_i_69_n_3 ;
  wire \KER_bound_reg_1000[29]_i_6_n_3 ;
  wire \KER_bound_reg_1000[29]_i_70_n_3 ;
  wire \KER_bound_reg_1000[29]_i_71_n_3 ;
  wire \KER_bound_reg_1000[29]_i_72_n_3 ;
  wire \KER_bound_reg_1000[29]_i_73_n_3 ;
  wire \KER_bound_reg_1000[29]_i_74_n_3 ;
  wire \KER_bound_reg_1000[29]_i_75_n_3 ;
  wire \KER_bound_reg_1000[29]_i_76_n_3 ;
  wire \KER_bound_reg_1000[29]_i_77_n_3 ;
  wire \KER_bound_reg_1000[29]_i_78_n_3 ;
  wire \KER_bound_reg_1000[29]_i_79_n_3 ;
  wire \KER_bound_reg_1000[29]_i_7_n_3 ;
  wire \KER_bound_reg_1000[29]_i_80_n_3 ;
  wire \KER_bound_reg_1000[29]_i_81_n_3 ;
  wire \KER_bound_reg_1000[29]_i_82_n_3 ;
  wire \KER_bound_reg_1000[29]_i_83_n_3 ;
  wire \KER_bound_reg_1000[29]_i_84_n_3 ;
  wire \KER_bound_reg_1000[29]_i_85_n_3 ;
  wire \KER_bound_reg_1000[29]_i_86_n_3 ;
  wire \KER_bound_reg_1000[29]_i_87_n_3 ;
  wire \KER_bound_reg_1000[29]_i_88_n_3 ;
  wire \KER_bound_reg_1000[29]_i_89_n_3 ;
  wire \KER_bound_reg_1000[29]_i_8_n_3 ;
  wire \KER_bound_reg_1000[29]_i_90_n_3 ;
  wire \KER_bound_reg_1000[29]_i_91_n_3 ;
  wire \KER_bound_reg_1000[29]_i_92_n_3 ;
  wire \KER_bound_reg_1000[29]_i_93_n_3 ;
  wire \KER_bound_reg_1000[29]_i_94_n_3 ;
  wire \KER_bound_reg_1000[29]_i_95_n_3 ;
  wire \KER_bound_reg_1000[29]_i_96_n_3 ;
  wire \KER_bound_reg_1000[29]_i_97_n_3 ;
  wire \KER_bound_reg_1000[29]_i_98_n_3 ;
  wire \KER_bound_reg_1000[29]_i_99_n_3 ;
  wire \KER_bound_reg_1000[29]_i_9_n_3 ;
  wire \KER_bound_reg_1000[2]_i_2_n_3 ;
  wire \KER_bound_reg_1000[2]_i_3_n_3 ;
  wire \KER_bound_reg_1000[2]_i_4_n_3 ;
  wire \KER_bound_reg_1000[2]_i_5_n_3 ;
  wire \KER_bound_reg_1000[2]_i_6_n_3 ;
  wire \KER_bound_reg_1000[2]_i_7_n_3 ;
  wire \KER_bound_reg_1000[2]_i_8_n_3 ;
  wire \KER_bound_reg_1000[31]_i_100_n_3 ;
  wire \KER_bound_reg_1000[31]_i_101_n_3 ;
  wire \KER_bound_reg_1000[31]_i_102_n_3 ;
  wire \KER_bound_reg_1000[31]_i_103_n_3 ;
  wire \KER_bound_reg_1000[31]_i_104_n_3 ;
  wire \KER_bound_reg_1000[31]_i_105_n_3 ;
  wire \KER_bound_reg_1000[31]_i_106_n_3 ;
  wire \KER_bound_reg_1000[31]_i_107_n_3 ;
  wire \KER_bound_reg_1000[31]_i_108_n_3 ;
  wire \KER_bound_reg_1000[31]_i_109_n_3 ;
  wire \KER_bound_reg_1000[31]_i_10_n_3 ;
  wire \KER_bound_reg_1000[31]_i_110_n_3 ;
  wire \KER_bound_reg_1000[31]_i_111_n_3 ;
  wire \KER_bound_reg_1000[31]_i_112_n_3 ;
  wire \KER_bound_reg_1000[31]_i_113_n_3 ;
  wire \KER_bound_reg_1000[31]_i_114_n_3 ;
  wire \KER_bound_reg_1000[31]_i_115_n_3 ;
  wire \KER_bound_reg_1000[31]_i_116_n_3 ;
  wire \KER_bound_reg_1000[31]_i_117_n_3 ;
  wire \KER_bound_reg_1000[31]_i_118_n_3 ;
  wire \KER_bound_reg_1000[31]_i_119_n_3 ;
  wire \KER_bound_reg_1000[31]_i_11_n_3 ;
  wire \KER_bound_reg_1000[31]_i_120_n_3 ;
  wire \KER_bound_reg_1000[31]_i_121_n_3 ;
  wire \KER_bound_reg_1000[31]_i_122_n_3 ;
  wire \KER_bound_reg_1000[31]_i_123_n_3 ;
  wire \KER_bound_reg_1000[31]_i_124_n_3 ;
  wire \KER_bound_reg_1000[31]_i_125_n_3 ;
  wire \KER_bound_reg_1000[31]_i_126_n_3 ;
  wire \KER_bound_reg_1000[31]_i_127_n_3 ;
  wire \KER_bound_reg_1000[31]_i_128_n_3 ;
  wire \KER_bound_reg_1000[31]_i_129_n_3 ;
  wire \KER_bound_reg_1000[31]_i_12_n_3 ;
  wire \KER_bound_reg_1000[31]_i_130_n_3 ;
  wire \KER_bound_reg_1000[31]_i_131_n_3 ;
  wire \KER_bound_reg_1000[31]_i_132_n_3 ;
  wire \KER_bound_reg_1000[31]_i_133_n_3 ;
  wire \KER_bound_reg_1000[31]_i_134_n_3 ;
  wire \KER_bound_reg_1000[31]_i_135_n_3 ;
  wire \KER_bound_reg_1000[31]_i_136_n_3 ;
  wire \KER_bound_reg_1000[31]_i_137_n_3 ;
  wire \KER_bound_reg_1000[31]_i_138_n_3 ;
  wire \KER_bound_reg_1000[31]_i_139_n_3 ;
  wire \KER_bound_reg_1000[31]_i_13_n_3 ;
  wire \KER_bound_reg_1000[31]_i_140_n_3 ;
  wire \KER_bound_reg_1000[31]_i_141_n_3 ;
  wire \KER_bound_reg_1000[31]_i_142_n_3 ;
  wire \KER_bound_reg_1000[31]_i_143_n_3 ;
  wire \KER_bound_reg_1000[31]_i_144_n_3 ;
  wire \KER_bound_reg_1000[31]_i_145_n_3 ;
  wire \KER_bound_reg_1000[31]_i_146_n_3 ;
  wire \KER_bound_reg_1000[31]_i_147_n_3 ;
  wire \KER_bound_reg_1000[31]_i_148_n_3 ;
  wire \KER_bound_reg_1000[31]_i_149_n_3 ;
  wire \KER_bound_reg_1000[31]_i_14_n_3 ;
  wire \KER_bound_reg_1000[31]_i_150_n_3 ;
  wire \KER_bound_reg_1000[31]_i_151_n_3 ;
  wire \KER_bound_reg_1000[31]_i_152_n_3 ;
  wire \KER_bound_reg_1000[31]_i_153_n_3 ;
  wire \KER_bound_reg_1000[31]_i_154_n_3 ;
  wire \KER_bound_reg_1000[31]_i_155_n_3 ;
  wire \KER_bound_reg_1000[31]_i_156_n_3 ;
  wire \KER_bound_reg_1000[31]_i_157_n_3 ;
  wire \KER_bound_reg_1000[31]_i_158_n_3 ;
  wire \KER_bound_reg_1000[31]_i_159_n_3 ;
  wire \KER_bound_reg_1000[31]_i_160_n_3 ;
  wire \KER_bound_reg_1000[31]_i_161_n_3 ;
  wire \KER_bound_reg_1000[31]_i_162_n_3 ;
  wire \KER_bound_reg_1000[31]_i_163_n_3 ;
  wire \KER_bound_reg_1000[31]_i_164_n_3 ;
  wire \KER_bound_reg_1000[31]_i_165_n_3 ;
  wire \KER_bound_reg_1000[31]_i_166_n_3 ;
  wire \KER_bound_reg_1000[31]_i_167_n_3 ;
  wire \KER_bound_reg_1000[31]_i_168_n_3 ;
  wire \KER_bound_reg_1000[31]_i_169_n_3 ;
  wire \KER_bound_reg_1000[31]_i_16_n_3 ;
  wire \KER_bound_reg_1000[31]_i_170_n_3 ;
  wire \KER_bound_reg_1000[31]_i_171_n_3 ;
  wire \KER_bound_reg_1000[31]_i_172_n_3 ;
  wire \KER_bound_reg_1000[31]_i_173_n_3 ;
  wire \KER_bound_reg_1000[31]_i_174_n_3 ;
  wire \KER_bound_reg_1000[31]_i_175_n_3 ;
  wire \KER_bound_reg_1000[31]_i_176_n_3 ;
  wire \KER_bound_reg_1000[31]_i_177_n_3 ;
  wire \KER_bound_reg_1000[31]_i_178_n_3 ;
  wire \KER_bound_reg_1000[31]_i_179_n_3 ;
  wire \KER_bound_reg_1000[31]_i_17_n_3 ;
  wire \KER_bound_reg_1000[31]_i_180_n_3 ;
  wire \KER_bound_reg_1000[31]_i_181_n_3 ;
  wire \KER_bound_reg_1000[31]_i_182_n_3 ;
  wire \KER_bound_reg_1000[31]_i_183_n_3 ;
  wire \KER_bound_reg_1000[31]_i_184_n_3 ;
  wire \KER_bound_reg_1000[31]_i_185_n_3 ;
  wire \KER_bound_reg_1000[31]_i_186_n_3 ;
  wire \KER_bound_reg_1000[31]_i_187_n_3 ;
  wire \KER_bound_reg_1000[31]_i_188_n_3 ;
  wire \KER_bound_reg_1000[31]_i_189_n_3 ;
  wire \KER_bound_reg_1000[31]_i_18_n_3 ;
  wire \KER_bound_reg_1000[31]_i_190_n_3 ;
  wire \KER_bound_reg_1000[31]_i_191_n_3 ;
  wire \KER_bound_reg_1000[31]_i_192_n_3 ;
  wire \KER_bound_reg_1000[31]_i_193_n_3 ;
  wire \KER_bound_reg_1000[31]_i_19_n_3 ;
  wire \KER_bound_reg_1000[31]_i_20_n_3 ;
  wire \KER_bound_reg_1000[31]_i_21_n_3 ;
  wire \KER_bound_reg_1000[31]_i_22_n_3 ;
  wire \KER_bound_reg_1000[31]_i_23_n_3 ;
  wire \KER_bound_reg_1000[31]_i_24_n_3 ;
  wire \KER_bound_reg_1000[31]_i_25_n_3 ;
  wire \KER_bound_reg_1000[31]_i_26_n_3 ;
  wire \KER_bound_reg_1000[31]_i_27_n_3 ;
  wire \KER_bound_reg_1000[31]_i_28_n_3 ;
  wire \KER_bound_reg_1000[31]_i_29_n_3 ;
  wire \KER_bound_reg_1000[31]_i_2_n_3 ;
  wire \KER_bound_reg_1000[31]_i_30_n_3 ;
  wire [31:0]\KER_bound_reg_1000[31]_i_31_0 ;
  wire \KER_bound_reg_1000[31]_i_31_n_3 ;
  wire \KER_bound_reg_1000[31]_i_32_n_3 ;
  wire \KER_bound_reg_1000[31]_i_38_n_3 ;
  wire \KER_bound_reg_1000[31]_i_39_n_3 ;
  wire \KER_bound_reg_1000[31]_i_3_n_3 ;
  wire \KER_bound_reg_1000[31]_i_40_n_3 ;
  wire \KER_bound_reg_1000[31]_i_41_n_3 ;
  wire \KER_bound_reg_1000[31]_i_42_n_3 ;
  wire \KER_bound_reg_1000[31]_i_43_n_3 ;
  wire \KER_bound_reg_1000[31]_i_44_n_3 ;
  wire \KER_bound_reg_1000[31]_i_45_n_3 ;
  wire \KER_bound_reg_1000[31]_i_46_n_3 ;
  wire \KER_bound_reg_1000[31]_i_4_n_3 ;
  wire \KER_bound_reg_1000[31]_i_54_n_3 ;
  wire \KER_bound_reg_1000[31]_i_55_n_3 ;
  wire \KER_bound_reg_1000[31]_i_56_n_3 ;
  wire \KER_bound_reg_1000[31]_i_57_n_3 ;
  wire \KER_bound_reg_1000[31]_i_58_n_3 ;
  wire \KER_bound_reg_1000[31]_i_59_n_3 ;
  wire \KER_bound_reg_1000[31]_i_60_n_3 ;
  wire \KER_bound_reg_1000[31]_i_61_n_3 ;
  wire \KER_bound_reg_1000[31]_i_62_n_3 ;
  wire \KER_bound_reg_1000[31]_i_63_n_3 ;
  wire \KER_bound_reg_1000[31]_i_64_n_3 ;
  wire \KER_bound_reg_1000[31]_i_65_n_3 ;
  wire \KER_bound_reg_1000[31]_i_66_n_3 ;
  wire \KER_bound_reg_1000[31]_i_67_n_3 ;
  wire \KER_bound_reg_1000[31]_i_68_n_3 ;
  wire \KER_bound_reg_1000[31]_i_69_n_3 ;
  wire \KER_bound_reg_1000[31]_i_70_n_3 ;
  wire \KER_bound_reg_1000[31]_i_71_n_3 ;
  wire \KER_bound_reg_1000[31]_i_72_n_3 ;
  wire \KER_bound_reg_1000[31]_i_73_n_3 ;
  wire \KER_bound_reg_1000[31]_i_74_n_3 ;
  wire \KER_bound_reg_1000[31]_i_75_n_3 ;
  wire \KER_bound_reg_1000[31]_i_76_n_3 ;
  wire \KER_bound_reg_1000[31]_i_77_n_3 ;
  wire \KER_bound_reg_1000[31]_i_78_n_3 ;
  wire \KER_bound_reg_1000[31]_i_79_n_3 ;
  wire \KER_bound_reg_1000[31]_i_80_n_3 ;
  wire \KER_bound_reg_1000[31]_i_81_n_3 ;
  wire \KER_bound_reg_1000[31]_i_82_n_3 ;
  wire \KER_bound_reg_1000[31]_i_83_n_3 ;
  wire \KER_bound_reg_1000[31]_i_84_n_3 ;
  wire \KER_bound_reg_1000[31]_i_85_n_3 ;
  wire \KER_bound_reg_1000[31]_i_86_n_3 ;
  wire \KER_bound_reg_1000[31]_i_87_n_3 ;
  wire \KER_bound_reg_1000[31]_i_91_n_3 ;
  wire \KER_bound_reg_1000[31]_i_92_n_3 ;
  wire \KER_bound_reg_1000[31]_i_93_n_3 ;
  wire \KER_bound_reg_1000[31]_i_94_n_3 ;
  wire \KER_bound_reg_1000[31]_i_95_n_3 ;
  wire \KER_bound_reg_1000[31]_i_96_n_3 ;
  wire \KER_bound_reg_1000[31]_i_97_n_3 ;
  wire \KER_bound_reg_1000[31]_i_98_n_3 ;
  wire \KER_bound_reg_1000[31]_i_99_n_3 ;
  wire \KER_bound_reg_1000[3]_i_3_n_3 ;
  wire \KER_bound_reg_1000[3]_i_4_n_3 ;
  wire \KER_bound_reg_1000[3]_i_5_n_3 ;
  wire \KER_bound_reg_1000[3]_i_6_n_3 ;
  wire \KER_bound_reg_1000[3]_i_7_n_3 ;
  wire \KER_bound_reg_1000[3]_i_8_n_3 ;
  wire \KER_bound_reg_1000[3]_i_9_n_3 ;
  wire \KER_bound_reg_1000[7]_i_2_n_3 ;
  wire \KER_bound_reg_1000[7]_i_3_n_3 ;
  wire \KER_bound_reg_1000[7]_i_4_n_3 ;
  wire \KER_bound_reg_1000[7]_i_5_n_3 ;
  wire \KER_bound_reg_1000[7]_i_6_n_3 ;
  wire \KER_bound_reg_1000[7]_i_7_n_3 ;
  wire \KER_bound_reg_1000[7]_i_8_n_3 ;
  wire \KER_bound_reg_1000[7]_i_9_n_3 ;
  wire \KER_bound_reg_1000[8]_i_16_n_3 ;
  wire \KER_bound_reg_1000[8]_i_17_n_3 ;
  wire \KER_bound_reg_1000[8]_i_18_n_3 ;
  wire \KER_bound_reg_1000[8]_i_19_n_3 ;
  wire \KER_bound_reg_1000[8]_i_20_n_3 ;
  wire \KER_bound_reg_1000[8]_i_21_n_3 ;
  wire \KER_bound_reg_1000[8]_i_22_n_3 ;
  wire \KER_bound_reg_1000[8]_i_23_n_3 ;
  wire \KER_bound_reg_1000[8]_i_24_n_3 ;
  wire \KER_bound_reg_1000[8]_i_25_n_3 ;
  wire \KER_bound_reg_1000[8]_i_26_n_3 ;
  wire \KER_bound_reg_1000[8]_i_27_n_3 ;
  wire \KER_bound_reg_1000[8]_i_28_n_3 ;
  wire \KER_bound_reg_1000[8]_i_29_n_3 ;
  wire \KER_bound_reg_1000[8]_i_2_n_3 ;
  wire \KER_bound_reg_1000[8]_i_30_n_3 ;
  wire \KER_bound_reg_1000[8]_i_31_n_3 ;
  wire \KER_bound_reg_1000[8]_i_32_n_3 ;
  wire \KER_bound_reg_1000[8]_i_33_n_3 ;
  wire \KER_bound_reg_1000[8]_i_34_n_3 ;
  wire \KER_bound_reg_1000[8]_i_35_n_3 ;
  wire \KER_bound_reg_1000[8]_i_36_n_3 ;
  wire \KER_bound_reg_1000[8]_i_37_n_3 ;
  wire \KER_bound_reg_1000[8]_i_38_n_3 ;
  wire \KER_bound_reg_1000[8]_i_39_n_3 ;
  wire \KER_bound_reg_1000[8]_i_3_n_3 ;
  wire \KER_bound_reg_1000[8]_i_40_n_3 ;
  wire \KER_bound_reg_1000[8]_i_41_n_3 ;
  wire \KER_bound_reg_1000[8]_i_42_n_3 ;
  wire \KER_bound_reg_1000[8]_i_43_n_3 ;
  wire \KER_bound_reg_1000[8]_i_44_n_3 ;
  wire \KER_bound_reg_1000[8]_i_45_n_3 ;
  wire \KER_bound_reg_1000[8]_i_46_n_3 ;
  wire \KER_bound_reg_1000[8]_i_47_n_3 ;
  wire \KER_bound_reg_1000[8]_i_48_n_3 ;
  wire \KER_bound_reg_1000[8]_i_49_n_3 ;
  wire \KER_bound_reg_1000[8]_i_4_n_3 ;
  wire \KER_bound_reg_1000[8]_i_50_n_3 ;
  wire \KER_bound_reg_1000[8]_i_51_n_3 ;
  wire \KER_bound_reg_1000[8]_i_52_n_3 ;
  wire \KER_bound_reg_1000[8]_i_53_n_3 ;
  wire \KER_bound_reg_1000[8]_i_54_n_3 ;
  wire \KER_bound_reg_1000[8]_i_55_n_3 ;
  wire \KER_bound_reg_1000[8]_i_56_n_3 ;
  wire \KER_bound_reg_1000[8]_i_57_n_3 ;
  wire \KER_bound_reg_1000[8]_i_58_n_3 ;
  wire \KER_bound_reg_1000[8]_i_59_n_3 ;
  wire \KER_bound_reg_1000[8]_i_5_n_3 ;
  wire \KER_bound_reg_1000[8]_i_60_n_3 ;
  wire \KER_bound_reg_1000[8]_i_61_n_3 ;
  wire \KER_bound_reg_1000[8]_i_62_n_3 ;
  wire \KER_bound_reg_1000[8]_i_63_n_3 ;
  wire \KER_bound_reg_1000[8]_i_64_n_3 ;
  wire \KER_bound_reg_1000[8]_i_65_n_3 ;
  wire \KER_bound_reg_1000[8]_i_66_n_3 ;
  wire \KER_bound_reg_1000[8]_i_67_n_3 ;
  wire \KER_bound_reg_1000[8]_i_68_n_3 ;
  wire \KER_bound_reg_1000[8]_i_69_n_3 ;
  wire \KER_bound_reg_1000[8]_i_6_n_3 ;
  wire \KER_bound_reg_1000[8]_i_70_n_3 ;
  wire \KER_bound_reg_1000[8]_i_71_n_3 ;
  wire \KER_bound_reg_1000[8]_i_72_n_3 ;
  wire \KER_bound_reg_1000[8]_i_73_n_3 ;
  wire \KER_bound_reg_1000[8]_i_74_n_3 ;
  wire \KER_bound_reg_1000[8]_i_75_n_3 ;
  wire \KER_bound_reg_1000[8]_i_76_n_3 ;
  wire \KER_bound_reg_1000[8]_i_77_n_3 ;
  wire \KER_bound_reg_1000[8]_i_78_n_3 ;
  wire \KER_bound_reg_1000[8]_i_79_n_3 ;
  wire \KER_bound_reg_1000[8]_i_7_n_3 ;
  wire \KER_bound_reg_1000[8]_i_80_n_3 ;
  wire \KER_bound_reg_1000[8]_i_81_n_3 ;
  wire \KER_bound_reg_1000[8]_i_82_n_3 ;
  wire \KER_bound_reg_1000[8]_i_8_n_3 ;
  wire \KER_bound_reg_1000[8]_i_9_n_3 ;
  wire \KER_bound_reg_1000[9]_i_3_n_3 ;
  wire \KER_bound_reg_1000[9]_i_4_n_3 ;
  wire \KER_bound_reg_1000[9]_i_5_n_3 ;
  wire \KER_bound_reg_1000[9]_i_6_n_3 ;
  wire \KER_bound_reg_1000[9]_i_7_n_3 ;
  wire \KER_bound_reg_1000[9]_i_8_n_3 ;
  wire \KER_bound_reg_1000[9]_i_9_n_3 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[13]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[13]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[13]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[13]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[13]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[17]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_10 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_3 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_4 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_5 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_6 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_7 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_8 ;
  wire \KER_bound_reg_1000_reg[17]_i_11_n_9 ;
  wire \KER_bound_reg_1000_reg[17]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[17]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[17]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[17]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_11_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_28_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_29_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_30_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_31_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_32_n_9 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_10 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_3 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_4 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_5 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_6 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_7 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_8 ;
  wire \KER_bound_reg_1000_reg[21]_i_33_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_11_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_12_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_13_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_45_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_46_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_47_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_48_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_49_n_9 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_10 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_3 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_4 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_5 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_6 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_7 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_8 ;
  wire \KER_bound_reg_1000_reg[25]_i_50_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_11_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_12_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_37_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_38_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_39_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_40_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_41_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_42_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_43_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_44_n_9 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_10 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_3 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_4 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_5 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_6 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_7 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_8 ;
  wire \KER_bound_reg_1000_reg[29]_i_45_n_9 ;
  wire \KER_bound_reg_1000_reg[2]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[2]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[2]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[2]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[2]_i_1_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_15_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_33_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_33_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_33_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_33_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_33_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_34_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_35_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_36_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_37_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_47_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_48_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_49_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_50_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_51_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_52_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_52_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_52_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_52_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_52_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_53_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_53_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_53_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_5_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_5_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_5_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_5_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_5_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_6_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_3 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_7_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_4 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_5 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_7 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_8 ;
  wire \KER_bound_reg_1000_reg[31]_i_88_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_89_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_89_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_89_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_8_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_8_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_8_n_9 ;
  wire \KER_bound_reg_1000_reg[31]_i_90_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_9_n_10 ;
  wire \KER_bound_reg_1000_reg[31]_i_9_n_6 ;
  wire \KER_bound_reg_1000_reg[31]_i_9_n_9 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_10 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_3 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_4 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_5 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_6 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_7 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_8 ;
  wire \KER_bound_reg_1000_reg[3]_i_2_n_9 ;
  wire \KER_bound_reg_1000_reg[7]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[7]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[7]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[7]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_10_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_11_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_12_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_13_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_14_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_10 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_15_n_9 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_3 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_4 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_5 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_6 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_7 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_8 ;
  wire \KER_bound_reg_1000_reg[8]_i_1_n_9 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_10 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_3 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_4 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_5 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_6 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_7 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_8 ;
  wire \KER_bound_reg_1000_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_1000_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1000_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1000_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_1000_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1000_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[13]_i_12 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .O(\KER_bound_reg_1000[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[13]_i_14 
       (.I0(\KER_bound_reg_1000[13]_i_11_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[13]_i_16 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .O(\KER_bound_reg_1000[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_bound_reg_1000[13]_i_2 
       (.I0(\KER_bound_reg_1000_reg[17]_i_11_n_10 ),
        .I1(\KER_bound_reg_1000_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1000_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_1000[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[13]_i_3 
       (.I0(\KER_bound_reg_1000_reg[8]_i_1_n_7 ),
        .I1(\KER_bound_reg_1000_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_1000[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[13]_i_4 
       (.I0(\KER_bound_reg_1000_reg[8]_i_1_n_8 ),
        .I1(\KER_bound_reg_1000_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_1000[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[13]_i_5 
       (.I0(\KER_bound_reg_1000_reg[8]_i_1_n_9 ),
        .I1(\KER_bound_reg_1000_reg[9]_i_2_n_10 ),
        .O(\KER_bound_reg_1000[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_bound_reg_1000[13]_i_6 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_1000_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1000_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_1000_reg[17]_i_11_n_9 ),
        .I4(\KER_bound_reg_1000_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_1000[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1000[13]_i_7 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_1_n_7 ),
        .I2(\KER_bound_reg_1000_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_1000_reg[9]_i_2_n_7 ),
        .I4(\KER_bound_reg_1000_reg[13]_i_10_n_10 ),
        .O(\KER_bound_reg_1000[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[13]_i_8 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_1_n_8 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_1_n_7 ),
        .I3(\KER_bound_reg_1000_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_1000[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[13]_i_9 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_1_n_9 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_1_n_8 ),
        .I3(\KER_bound_reg_1000_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_1000[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[17]_i_12 
       (.I0(\KER_bound_reg_1000_reg[21]_i_30_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_1000_reg[13]_i_10_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_13 
       (.I0(\KER_bound_reg_1000_reg[13]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_14 
       (.I0(\KER_bound_reg_1000_reg[13]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_15 
       (.I0(\KER_bound_reg_1000_reg[13]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[17]_i_16 
       (.I0(\KER_bound_reg_1000_reg[13]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_30_n_7 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_28_n_10 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_29_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1000[17]_i_17 
       (.I0(\KER_bound_reg_1000_reg[21]_i_30_n_9 ),
        .I1(\KER_bound_reg_1000_reg[13]_i_10_n_8 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_1000_reg[13]_i_10_n_7 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_29_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_18 
       (.I0(\KER_bound_reg_1000_reg[21]_i_30_n_10 ),
        .I1(\KER_bound_reg_1000_reg[13]_i_10_n_9 ),
        .I2(\KER_bound_reg_1000_reg[13]_i_10_n_8 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_19 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_1000_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1000_reg[13]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_2 
       (.I0(\KER_bound_reg_1000_reg[21]_i_11_n_10 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[17]_i_20 
       (.I0(\KER_bound_reg_1000_reg[21]_i_33_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_15_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[17]_i_21 
       (.I0(\KER_bound_reg_1000_reg[21]_i_33_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_15_n_8 ),
        .O(\KER_bound_reg_1000[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[17]_i_22 
       (.I0(\KER_bound_reg_1000_reg[21]_i_33_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_15_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[17]_i_23 
       (.I0(\KER_bound_reg_1000_reg[8]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_15_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[17]_i_24 
       (.I0(\KER_bound_reg_1000_reg[8]_i_15_n_7 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_33_n_8 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_33_n_7 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_31_n_10 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_32_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[17]_i_25 
       (.I0(\KER_bound_reg_1000_reg[8]_i_15_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_33_n_9 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_33_n_8 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_15_n_7 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_32_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[17]_i_26 
       (.I0(\KER_bound_reg_1000_reg[8]_i_15_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_33_n_10 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_33_n_9 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_15_n_8 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_11_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[17]_i_27 
       (.I0(\KER_bound_reg_1000_reg[8]_i_15_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_10_n_7 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_33_n_10 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_15_n_9 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_11_n_8 ),
        .O(\KER_bound_reg_1000[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_3 
       (.I0(\KER_bound_reg_1000_reg[17]_i_11_n_7 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_1000[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_4 
       (.I0(\KER_bound_reg_1000_reg[17]_i_11_n_8 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[17]_i_5 
       (.I0(\KER_bound_reg_1000_reg[17]_i_11_n_9 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_6 
       (.I0(\KER_bound_reg_1000_reg[17]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_11_n_9 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_1000[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_7 
       (.I0(\KER_bound_reg_1000_reg[17]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_11_n_10 ),
        .I3(\KER_bound_reg_1000_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_1000[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_8 
       (.I0(\KER_bound_reg_1000_reg[17]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[17]_i_11_n_7 ),
        .I3(\KER_bound_reg_1000_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_1000[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[17]_i_9 
       (.I0(\KER_bound_reg_1000_reg[17]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[17]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[17]_i_11_n_8 ),
        .I3(\KER_bound_reg_1000_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_1000[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_100 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_12 
       (.I0(\KER_bound_reg_1000_reg[25]_i_47_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_28_n_7 ),
        .O(\KER_bound_reg_1000[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_13 
       (.I0(\KER_bound_reg_1000_reg[25]_i_47_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_28_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_14 
       (.I0(\KER_bound_reg_1000_reg[25]_i_47_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_28_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_15 
       (.I0(\KER_bound_reg_1000_reg[21]_i_30_n_7 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_28_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_16 
       (.I0(\KER_bound_reg_1000_reg[21]_i_28_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_47_n_8 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_47_n_7 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_45_n_10 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_46_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_17 
       (.I0(\KER_bound_reg_1000_reg[21]_i_28_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_47_n_9 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_47_n_8 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_28_n_7 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_46_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_18 
       (.I0(\KER_bound_reg_1000_reg[21]_i_28_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_47_n_10 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_47_n_9 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_28_n_8 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_29_n_7 ),
        .O(\KER_bound_reg_1000[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_19 
       (.I0(\KER_bound_reg_1000_reg[21]_i_28_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_30_n_7 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_47_n_10 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_28_n_9 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_29_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_2 
       (.I0(\KER_bound_reg_1000_reg[21]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_12_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_20 
       (.I0(\KER_bound_reg_1000_reg[25]_i_50_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_31_n_7 ),
        .O(\KER_bound_reg_1000[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_21 
       (.I0(\KER_bound_reg_1000_reg[25]_i_50_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_31_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_22 
       (.I0(\KER_bound_reg_1000_reg[25]_i_50_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_31_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_23 
       (.I0(\KER_bound_reg_1000_reg[21]_i_33_n_7 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_31_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_24 
       (.I0(\KER_bound_reg_1000_reg[21]_i_31_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_50_n_8 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_50_n_7 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_48_n_10 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_49_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_25 
       (.I0(\KER_bound_reg_1000_reg[21]_i_31_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_50_n_9 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_50_n_8 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_31_n_7 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_49_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_26 
       (.I0(\KER_bound_reg_1000_reg[21]_i_31_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_50_n_10 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_50_n_9 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_31_n_8 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_32_n_7 ),
        .O(\KER_bound_reg_1000[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_27 
       (.I0(\KER_bound_reg_1000_reg[21]_i_31_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_33_n_7 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_50_n_10 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_31_n_9 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_32_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_3 
       (.I0(\KER_bound_reg_1000_reg[21]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_12_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_34 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_35 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_36 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_37 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_38 
       (.I0(\KER_bound_reg_1000[21]_i_34_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_81_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_39 
       (.I0(\KER_bound_reg_1000[21]_i_35_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_82_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[21]_i_4 
       (.I0(\KER_bound_reg_1000_reg[21]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_12_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_40 
       (.I0(\KER_bound_reg_1000[21]_i_36_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_83_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_41 
       (.I0(\KER_bound_reg_1000[21]_i_37_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_84_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[21]_i_43 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .O(\KER_bound_reg_1000[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[21]_i_45 
       (.I0(\KER_bound_reg_1000[21]_i_42_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[21]_i_47 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .O(\KER_bound_reg_1000[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[21]_i_5 
       (.I0(\KER_bound_reg_1000_reg[21]_i_11_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_52 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_53 
       (.I0(\KER_bound_reg_1000[21]_i_49_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_85_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_54 
       (.I0(\KER_bound_reg_1000[21]_i_50_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_86_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_55 
       (.I0(\KER_bound_reg_1000[21]_i_51_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_87_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_56 
       (.I0(\KER_bound_reg_1000[21]_i_52_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_88_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_6 
       (.I0(\KER_bound_reg_1000_reg[25]_i_12_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_10_n_7 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_10_n_10 ),
        .I4(\KER_bound_reg_1000[25]_i_14_n_3 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_11_n_9 ),
        .O(\KER_bound_reg_1000[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_61 
       (.I0(\KER_bound_reg_1000[21]_i_57_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_89_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_62 
       (.I0(\KER_bound_reg_1000[21]_i_58_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_90_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_63 
       (.I0(\KER_bound_reg_1000[21]_i_59_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_91_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_64 
       (.I0(\KER_bound_reg_1000[21]_i_60_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_92_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_69 
       (.I0(\KER_bound_reg_1000[21]_i_65_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_93_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_7 
       (.I0(\KER_bound_reg_1000_reg[25]_i_12_n_9 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_10_n_8 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_10_n_7 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_12_n_8 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_11_n_10 ),
        .O(\KER_bound_reg_1000[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_70 
       (.I0(\KER_bound_reg_1000[21]_i_66_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_94_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_71 
       (.I0(\KER_bound_reg_1000[21]_i_67_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_95_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_72 
       (.I0(\KER_bound_reg_1000[21]_i_68_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_96_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_77 
       (.I0(\KER_bound_reg_1000[21]_i_73_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_97_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_78 
       (.I0(\KER_bound_reg_1000[21]_i_74_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_98_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_79 
       (.I0(\KER_bound_reg_1000[21]_i_75_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_99_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[21]_i_8 
       (.I0(\KER_bound_reg_1000_reg[25]_i_12_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[21]_i_10_n_8 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_12_n_9 ),
        .I5(\KER_bound_reg_1000_reg[21]_i_11_n_7 ),
        .O(\KER_bound_reg_1000[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[21]_i_80 
       (.I0(\KER_bound_reg_1000[21]_i_76_n_3 ),
        .I1(\KER_bound_reg_1000[21]_i_100_n_3 ),
        .O(\KER_bound_reg_1000[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1000[21]_i_9 
       (.I0(\KER_bound_reg_1000_reg[21]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[21]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_12_n_10 ),
        .I4(\KER_bound_reg_1000_reg[21]_i_11_n_8 ),
        .O(\KER_bound_reg_1000[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_97 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_98 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[21]_i_99 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_119 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_120 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_121 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_122 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_14 
       (.I0(\KER_bound_reg_1000_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_15 
       (.I0(\KER_bound_reg_1000_reg[29]_i_39_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_45_n_7 ),
        .O(\KER_bound_reg_1000[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_16 
       (.I0(\KER_bound_reg_1000_reg[29]_i_39_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_45_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_17 
       (.I0(\KER_bound_reg_1000_reg[29]_i_39_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_45_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_18 
       (.I0(\KER_bound_reg_1000_reg[25]_i_47_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_45_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_19 
       (.I0(\KER_bound_reg_1000_reg[25]_i_45_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_39_n_8 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_39_n_7 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_37_n_10 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_38_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_2 
       (.I0(\KER_bound_reg_1000_reg[25]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_12_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_20 
       (.I0(\KER_bound_reg_1000_reg[25]_i_45_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_39_n_9 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_39_n_8 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_45_n_7 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_38_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_21 
       (.I0(\KER_bound_reg_1000_reg[25]_i_45_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_39_n_10 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_39_n_9 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_45_n_8 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_46_n_7 ),
        .O(\KER_bound_reg_1000[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_22 
       (.I0(\KER_bound_reg_1000_reg[25]_i_45_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_47_n_7 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_39_n_10 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_45_n_9 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_46_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_23 
       (.I0(\KER_bound_reg_1000_reg[29]_i_44_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_48_n_7 ),
        .O(\KER_bound_reg_1000[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_24 
       (.I0(\KER_bound_reg_1000_reg[29]_i_44_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_48_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_25 
       (.I0(\KER_bound_reg_1000_reg[29]_i_44_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_48_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_26 
       (.I0(\KER_bound_reg_1000_reg[25]_i_50_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_48_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_27 
       (.I0(\KER_bound_reg_1000_reg[25]_i_48_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_44_n_8 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_44_n_7 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_42_n_10 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_43_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_28 
       (.I0(\KER_bound_reg_1000_reg[25]_i_48_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_44_n_9 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_44_n_8 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_48_n_7 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_43_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_29 
       (.I0(\KER_bound_reg_1000_reg[25]_i_48_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_44_n_10 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_44_n_9 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_48_n_8 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_49_n_7 ),
        .O(\KER_bound_reg_1000[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_3 
       (.I0(\KER_bound_reg_1000_reg[25]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_12_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_30 
       (.I0(\KER_bound_reg_1000_reg[25]_i_48_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_50_n_7 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_44_n_10 ),
        .I4(\KER_bound_reg_1000_reg[25]_i_48_n_9 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_49_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[25]_i_32 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .O(\KER_bound_reg_1000[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[25]_i_34 
       (.I0(\KER_bound_reg_1000[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[25]_i_36 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .O(\KER_bound_reg_1000[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[25]_i_39 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[25]_i_4 
       (.I0(\KER_bound_reg_1000_reg[25]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_12_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .O(\KER_bound_reg_1000[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[25]_i_41 
       (.I0(\KER_bound_reg_1000[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[25]_i_43 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .O(\KER_bound_reg_1000[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_bound_reg_1000[25]_i_5 
       (.I0(\KER_bound_reg_1000_reg[25]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_12_n_7 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_53 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_54 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_55 
       (.I0(\KER_bound_reg_1000[25]_i_51_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_99_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_56 
       (.I0(\KER_bound_reg_1000[25]_i_52_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_100_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_57 
       (.I0(\KER_bound_reg_1000[25]_i_53_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_101_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_58 
       (.I0(\KER_bound_reg_1000[25]_i_54_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_102_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_59 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_6 
       (.I0(\KER_bound_reg_1000_reg[29]_i_12_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_10_n_7 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_10_n_10 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_12_n_7 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_11_n_9 ),
        .O(\KER_bound_reg_1000[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_60 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_61 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_62 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_63 
       (.I0(\KER_bound_reg_1000[25]_i_59_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_103_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_64 
       (.I0(\KER_bound_reg_1000[25]_i_60_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_104_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_65 
       (.I0(\KER_bound_reg_1000[25]_i_61_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_105_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_66 
       (.I0(\KER_bound_reg_1000[25]_i_62_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_106_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_7 
       (.I0(\KER_bound_reg_1000_reg[29]_i_12_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_10_n_8 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_10_n_7 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_12_n_8 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_11_n_10 ),
        .O(\KER_bound_reg_1000[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_71 
       (.I0(\KER_bound_reg_1000[25]_i_67_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_107_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_72 
       (.I0(\KER_bound_reg_1000[25]_i_68_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_108_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_73 
       (.I0(\KER_bound_reg_1000[25]_i_69_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_109_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_74 
       (.I0(\KER_bound_reg_1000[25]_i_70_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_110_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1000[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1000[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1000[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1000[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_79 
       (.I0(\KER_bound_reg_1000[25]_i_75_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_111_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_8 
       (.I0(\KER_bound_reg_1000_reg[29]_i_12_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_10_n_8 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_12_n_9 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_11_n_7 ),
        .O(\KER_bound_reg_1000[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_80 
       (.I0(\KER_bound_reg_1000[25]_i_76_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_112_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_81 
       (.I0(\KER_bound_reg_1000[25]_i_77_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_113_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_82 
       (.I0(\KER_bound_reg_1000[25]_i_78_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_114_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_87 
       (.I0(\KER_bound_reg_1000[25]_i_83_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_115_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_88 
       (.I0(\KER_bound_reg_1000[25]_i_84_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_116_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_89 
       (.I0(\KER_bound_reg_1000[25]_i_85_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_117_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[25]_i_9 
       (.I0(\KER_bound_reg_1000[25]_i_14_n_3 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_10_n_10 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_10_n_9 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_12_n_10 ),
        .I5(\KER_bound_reg_1000_reg[25]_i_11_n_8 ),
        .O(\KER_bound_reg_1000[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_90 
       (.I0(\KER_bound_reg_1000[25]_i_86_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_118_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1000[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1000[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1000[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1000[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_95 
       (.I0(\KER_bound_reg_1000[25]_i_91_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_119_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_96 
       (.I0(\KER_bound_reg_1000[25]_i_92_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_120_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_97 
       (.I0(\KER_bound_reg_1000[25]_i_93_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_121_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[25]_i_98 
       (.I0(\KER_bound_reg_1000[25]_i_94_n_3 ),
        .I1(\KER_bound_reg_1000[25]_i_122_n_3 ),
        .O(\KER_bound_reg_1000[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_100 
       (.I0(\KER_bound_reg_1000[29]_i_96_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_144_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_101 
       (.I0(\KER_bound_reg_1000[29]_i_97_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_145_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1000[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1000[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1000[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1000[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_106 
       (.I0(\KER_bound_reg_1000[29]_i_102_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_146_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_107 
       (.I0(\KER_bound_reg_1000[29]_i_103_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_147_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_108 
       (.I0(\KER_bound_reg_1000[29]_i_104_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_148_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_109 
       (.I0(\KER_bound_reg_1000[29]_i_105_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_149_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_1000[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1000[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_1000[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1000[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_114 
       (.I0(\KER_bound_reg_1000[29]_i_110_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_150_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_115 
       (.I0(\KER_bound_reg_1000[29]_i_111_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_151_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_116 
       (.I0(\KER_bound_reg_1000[29]_i_112_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_152_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_117 
       (.I0(\KER_bound_reg_1000[29]_i_113_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_153_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_13 
       (.I0(\KER_bound_reg_1000_reg[31]_i_36_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_37_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_130 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_131 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_132 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_133 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_14 
       (.I0(\KER_bound_reg_1000_reg[31]_i_36_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_37_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_146 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_147 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_148 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_149 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_15 
       (.I0(\KER_bound_reg_1000_reg[31]_i_36_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_37_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_16 
       (.I0(\KER_bound_reg_1000_reg[29]_i_39_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_37_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_17 
       (.I0(\KER_bound_reg_1000_reg[29]_i_37_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_36_n_8 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_36_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_35_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_34_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_18 
       (.I0(\KER_bound_reg_1000_reg[29]_i_37_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_36_n_9 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_36_n_8 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_37_n_7 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_34_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_19 
       (.I0(\KER_bound_reg_1000_reg[29]_i_37_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_36_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_36_n_9 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_37_n_8 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_38_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_2 
       (.I0(\KER_bound_reg_1000_reg[29]_i_10_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_7_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_20 
       (.I0(\KER_bound_reg_1000_reg[29]_i_37_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_39_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_36_n_10 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_37_n_9 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_38_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_21 
       (.I0(\KER_bound_reg_1000_reg[29]_i_40_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_42_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_22 
       (.I0(\KER_bound_reg_1000_reg[29]_i_40_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_42_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_23 
       (.I0(\KER_bound_reg_1000_reg[29]_i_40_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_42_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_24 
       (.I0(\KER_bound_reg_1000_reg[29]_i_44_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_42_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_25 
       (.I0(\KER_bound_reg_1000_reg[29]_i_42_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_40_n_8 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_40_n_7 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_45_n_10 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_41_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_26 
       (.I0(\KER_bound_reg_1000_reg[29]_i_42_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_40_n_9 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_40_n_8 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_42_n_7 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_41_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_27 
       (.I0(\KER_bound_reg_1000_reg[29]_i_42_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_40_n_10 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_40_n_9 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_42_n_8 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_43_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_28 
       (.I0(\KER_bound_reg_1000_reg[29]_i_42_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_44_n_7 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_40_n_10 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_42_n_9 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_43_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_29 
       (.I0(\KER_bound_reg_1000_reg[31]_i_51_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_13_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_3 
       (.I0(\KER_bound_reg_1000_reg[29]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_7_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[29]_i_30 
       (.I0(\KER_bound_reg_1000_reg[25]_i_13_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[29]_i_31 
       (.I0(\KER_bound_reg_1000_reg[25]_i_13_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[29]_i_32 
       (.I0(\KER_bound_reg_1000_reg[25]_i_13_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_12_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_33 
       (.I0(\KER_bound_reg_1000_reg[25]_i_13_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_51_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_49_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_50_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1000[29]_i_34 
       (.I0(\KER_bound_reg_1000_reg[31]_i_51_n_9 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_13_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_1000_reg[25]_i_13_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_50_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[29]_i_35 
       (.I0(\KER_bound_reg_1000_reg[31]_i_51_n_10 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_13_n_9 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_13_n_8 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[29]_i_36 
       (.I0(\KER_bound_reg_1000_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_1000_reg[25]_i_13_n_10 ),
        .I2(\KER_bound_reg_1000_reg[25]_i_13_n_9 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_4 
       (.I0(\KER_bound_reg_1000_reg[29]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_7_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[29]_i_5 
       (.I0(\KER_bound_reg_1000_reg[29]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_12_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_50 
       (.I0(\KER_bound_reg_1000[29]_i_46_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_118_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_51 
       (.I0(\KER_bound_reg_1000[29]_i_47_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_119_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_52 
       (.I0(\KER_bound_reg_1000[29]_i_48_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_120_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_53 
       (.I0(\KER_bound_reg_1000[29]_i_49_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_121_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_54 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_55 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_56 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_57 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_58 
       (.I0(\KER_bound_reg_1000[29]_i_54_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_122_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_59 
       (.I0(\KER_bound_reg_1000[29]_i_55_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_123_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_6 
       (.I0(\KER_bound_reg_1000_reg[31]_i_7_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_10_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_5_n_10 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_7_n_7 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_6_n_7 ),
        .O(\KER_bound_reg_1000[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_60 
       (.I0(\KER_bound_reg_1000[29]_i_56_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_124_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_61 
       (.I0(\KER_bound_reg_1000[29]_i_57_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_125_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_66 
       (.I0(\KER_bound_reg_1000[29]_i_62_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_126_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_67 
       (.I0(\KER_bound_reg_1000[29]_i_63_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_127_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_68 
       (.I0(\KER_bound_reg_1000[29]_i_64_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_128_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_69 
       (.I0(\KER_bound_reg_1000[29]_i_65_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_129_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_7 
       (.I0(\KER_bound_reg_1000_reg[31]_i_7_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_10_n_8 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_10_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_7_n_8 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_6_n_8 ),
        .O(\KER_bound_reg_1000[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_1000[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1000[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_1000[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1000[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_74 
       (.I0(\KER_bound_reg_1000[29]_i_70_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_130_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_75 
       (.I0(\KER_bound_reg_1000[29]_i_71_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_131_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_76 
       (.I0(\KER_bound_reg_1000[29]_i_72_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_132_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_77 
       (.I0(\KER_bound_reg_1000[29]_i_73_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_133_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1000[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1000[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_8 
       (.I0(\KER_bound_reg_1000_reg[31]_i_7_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_10_n_8 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_7_n_9 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_6_n_9 ),
        .O(\KER_bound_reg_1000[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1000[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1000[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_82 
       (.I0(\KER_bound_reg_1000[29]_i_78_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_134_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_83 
       (.I0(\KER_bound_reg_1000[29]_i_79_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_135_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_84 
       (.I0(\KER_bound_reg_1000[29]_i_80_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_136_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_85 
       (.I0(\KER_bound_reg_1000[29]_i_81_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_137_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1000[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1000[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1000[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1000[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[29]_i_9 
       (.I0(\KER_bound_reg_1000_reg[29]_i_12_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_10_n_10 ),
        .I3(\KER_bound_reg_1000_reg[29]_i_10_n_9 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_7_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_6_n_10 ),
        .O(\KER_bound_reg_1000[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_90 
       (.I0(\KER_bound_reg_1000[29]_i_86_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_138_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_91 
       (.I0(\KER_bound_reg_1000[29]_i_87_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_139_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_92 
       (.I0(\KER_bound_reg_1000[29]_i_88_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_140_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_93 
       (.I0(\KER_bound_reg_1000[29]_i_89_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_141_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1000[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1000[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1000[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1000[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_98 
       (.I0(\KER_bound_reg_1000[29]_i_94_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_142_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[29]_i_99 
       (.I0(\KER_bound_reg_1000[29]_i_95_n_3 ),
        .I1(\KER_bound_reg_1000[29]_i_143_n_3 ),
        .O(\KER_bound_reg_1000[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[2]_i_2 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[2]_i_3 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .O(\KER_bound_reg_1000[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[2]_i_5 
       (.I0(\KER_bound_reg_1000[2]_i_2_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[2]_i_7 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .O(\KER_bound_reg_1000[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_10 
       (.I0(\KER_bound_reg_1000_reg[31]_i_33_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_35_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_100 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1000[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_101 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1000[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I2(\KER_bound_reg_1000[31]_i_170_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_103 
       (.I0(\KER_bound_reg_1000[31]_i_99_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_171_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_104 
       (.I0(\KER_bound_reg_1000[31]_i_100_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_172_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_105 
       (.I0(\KER_bound_reg_1000[31]_i_101_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_173_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_106 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_107 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_108 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_109 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_11 
       (.I0(\KER_bound_reg_1000_reg[31]_i_36_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_35_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_110 
       (.I0(\KER_bound_reg_1000[31]_i_106_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_174_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_111 
       (.I0(\KER_bound_reg_1000[31]_i_107_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_175_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_112 
       (.I0(\KER_bound_reg_1000[31]_i_108_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_176_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_113 
       (.I0(\KER_bound_reg_1000[31]_i_109_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_177_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[31]_i_115 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .O(\KER_bound_reg_1000[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[31]_i_117 
       (.I0(\KER_bound_reg_1000[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[31]_i_119 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_12 
       (.I0(\KER_bound_reg_1000_reg[31]_i_33_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_35_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_34_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_33_n_8 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_35_n_7 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_37_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .O(\KER_bound_reg_1000[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_121 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_122 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_123 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_124 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_125 
       (.I0(\KER_bound_reg_1000[31]_i_121_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_178_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_126 
       (.I0(\KER_bound_reg_1000[31]_i_122_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_179_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_127 
       (.I0(\KER_bound_reg_1000[31]_i_123_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_180_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_128 
       (.I0(\KER_bound_reg_1000[31]_i_124_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_181_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_129 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_13 
       (.I0(\KER_bound_reg_1000_reg[31]_i_35_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_33_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_33_n_9 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_35_n_8 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_34_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_130 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1000[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(\KER_bound_reg_1000[31]_i_182_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_132 
       (.I0(\KER_bound_reg_1000[31]_i_129_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_183_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_133 
       (.I0(\KER_bound_reg_1000[31]_i_130_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_184_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_134 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(\KER_bound_reg_1000[31]_i_185_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_136 
       (.I0(\KER_bound_reg_1000[31]_i_134_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_186_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[31]_i_137 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_138 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .O(\KER_bound_reg_1000[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_14 
       (.I0(\KER_bound_reg_1000_reg[31]_i_35_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_36_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_33_n_10 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_35_n_9 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_34_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1000[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1000[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_bound_reg_1000[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_bound_reg_1000[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1000[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1000[31]_i_158 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_bound_reg_1000[31]_i_187_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_159 
       (.I0(\KER_bound_reg_1000[31]_i_155_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_188_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_bound_reg_1000[31]_i_16 
       (.I0(\KER_bound_reg_1000[31]_i_45_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I3(\KER_bound_reg_1000[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_bound_reg_1000_reg[31]_i_15_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_160 
       (.I0(\KER_bound_reg_1000[31]_i_156_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_189_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_161 
       (.I0(\KER_bound_reg_1000[31]_i_157_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_190_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1000[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1000[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(\KER_bound_reg_1000[31]_i_191_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_164 
       (.I0(\KER_bound_reg_1000[31]_i_162_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_192_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(\KER_bound_reg_1000[31]_i_193_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_bound_reg_1000[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I4(\KER_bound_reg_1000_reg[31]_i_15_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_170 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1000[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1000[31]_i_18 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_bound_reg_1000_reg[29]_i_11_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_182 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1000[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1000[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_188 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_189 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_19 
       (.I0(\KER_bound_reg_1000_reg[31]_i_47_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_49_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_190 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1000[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_2 
       (.I0(\KER_bound_reg_1000_reg[31]_i_5_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_7_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_20 
       (.I0(\KER_bound_reg_1000_reg[31]_i_47_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_49_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_21 
       (.I0(\KER_bound_reg_1000_reg[31]_i_47_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_49_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_22 
       (.I0(\KER_bound_reg_1000_reg[31]_i_51_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_49_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_23 
       (.I0(\KER_bound_reg_1000_reg[31]_i_49_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_47_n_8 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_47_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_52_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_48_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_24 
       (.I0(\KER_bound_reg_1000_reg[31]_i_49_n_8 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_47_n_9 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_47_n_8 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_49_n_7 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_48_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_25 
       (.I0(\KER_bound_reg_1000_reg[31]_i_49_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_47_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_47_n_9 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_49_n_8 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_50_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_26 
       (.I0(\KER_bound_reg_1000_reg[31]_i_49_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_51_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_47_n_10 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_49_n_9 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_50_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_27 
       (.I0(\KER_bound_reg_1000_reg[31]_i_47_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_52_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_28 
       (.I0(\KER_bound_reg_1000_reg[31]_i_53_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_52_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_48_n_8 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_53_n_9 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_52_n_8 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_48_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_29 
       (.I0(\KER_bound_reg_1000_reg[31]_i_52_n_10 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_47_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_53_n_10 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_52_n_9 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_48_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_3 
       (.I0(\KER_bound_reg_1000_reg[31]_i_5_n_9 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_8_n_10 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_9_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_5_n_8 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_8_n_9 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_9_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1000[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [30]),
        .I2(\KER_bound_reg_1000_reg[31]_i_15_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_bound_reg_1000[31]_i_31 
       (.I0(\KER_bound_reg_1000_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1000[31]_i_54_n_3 ),
        .I4(\KER_bound_reg_1000[31]_i_55_n_3 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_15_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_bound_reg_1000[31]_i_32 
       (.I0(\KER_bound_reg_1000_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1000[31]_i_56_n_3 ),
        .I4(\KER_bound_reg_1000[31]_i_57_n_3 ),
        .I5(\KER_bound_reg_1000[31]_i_58_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_38 
       (.I0(\KER_bound_reg_1000_reg[31]_i_88_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_45_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_39 
       (.I0(\KER_bound_reg_1000_reg[31]_i_88_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_45_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_4 
       (.I0(\KER_bound_reg_1000_reg[31]_i_7_n_7 ),
        .I1(\KER_bound_reg_1000_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_5_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_5_n_9 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_8_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_9_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[31]_i_40 
       (.I0(\KER_bound_reg_1000_reg[29]_i_40_n_7 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_45_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_41 
       (.I0(\KER_bound_reg_1000_reg[31]_i_88_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_45_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_89_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_88_n_7 ),
        .I4(\KER_bound_reg_1000_reg[31]_i_90_n_10 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_89_n_9 ),
        .O(\KER_bound_reg_1000[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_42 
       (.I0(\KER_bound_reg_1000_reg[29]_i_45_n_8 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_88_n_9 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_88_n_8 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_45_n_7 ),
        .I5(\KER_bound_reg_1000_reg[31]_i_89_n_10 ),
        .O(\KER_bound_reg_1000[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_43 
       (.I0(\KER_bound_reg_1000_reg[29]_i_45_n_9 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_1000_reg[31]_i_88_n_10 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_88_n_9 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_45_n_8 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_41_n_7 ),
        .O(\KER_bound_reg_1000[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[31]_i_44 
       (.I0(\KER_bound_reg_1000_reg[29]_i_45_n_10 ),
        .I1(\KER_bound_reg_1000_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_1000_reg[29]_i_40_n_7 ),
        .I3(\KER_bound_reg_1000_reg[31]_i_88_n_10 ),
        .I4(\KER_bound_reg_1000_reg[29]_i_45_n_9 ),
        .I5(\KER_bound_reg_1000_reg[29]_i_41_n_8 ),
        .O(\KER_bound_reg_1000[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_bound_reg_1000[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .O(\KER_bound_reg_1000[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_bound_reg_1000[31]_i_54 
       (.I0(\KER_bound_reg_1000[31]_i_137_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_138_n_3 ),
        .I2(\KER_bound_reg_1000[31]_i_57_n_3 ),
        .I3(\KER_bound_reg_1000[31]_i_58_n_3 ),
        .I4(\KER_bound_reg_1000[31]_i_56_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_bound_reg_1000[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [31]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [30]),
        .O(\KER_bound_reg_1000[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_bound_reg_1000[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .O(\KER_bound_reg_1000[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[31]_i_57 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_bound_reg_1000[31]_i_58 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [29]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1000[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1000[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(\KER_bound_reg_1000[31]_i_139_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_62 
       (.I0(\KER_bound_reg_1000[31]_i_59_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_140_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_63 
       (.I0(\KER_bound_reg_1000[31]_i_60_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_141_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1000[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1000[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_66 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1000[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_67 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1000[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_68 
       (.I0(\KER_bound_reg_1000[31]_i_64_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_142_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_69 
       (.I0(\KER_bound_reg_1000[31]_i_65_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_143_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_70 
       (.I0(\KER_bound_reg_1000[31]_i_66_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_144_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_71 
       (.I0(\KER_bound_reg_1000[31]_i_67_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_145_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1000[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1000[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1000[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [12]),
        .I2(\KER_bound_reg_1000[31]_i_146_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_76 
       (.I0(\KER_bound_reg_1000[31]_i_72_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_147_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_77 
       (.I0(\KER_bound_reg_1000[31]_i_73_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_148_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_78 
       (.I0(\KER_bound_reg_1000[31]_i_74_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_149_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1000[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1000[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1000[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1000[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_83 
       (.I0(\KER_bound_reg_1000[31]_i_79_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_150_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_84 
       (.I0(\KER_bound_reg_1000[31]_i_80_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_151_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_85 
       (.I0(\KER_bound_reg_1000[31]_i_81_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_152_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_86 
       (.I0(\KER_bound_reg_1000[31]_i_82_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_153_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1000[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [15]),
        .I2(\KER_bound_reg_1000[31]_i_154_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_91 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_92 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_93 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_94 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_95 
       (.I0(\KER_bound_reg_1000[31]_i_91_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_166_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_96 
       (.I0(\KER_bound_reg_1000[31]_i_92_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_167_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_97 
       (.I0(\KER_bound_reg_1000[31]_i_93_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_168_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[31]_i_98 
       (.I0(\KER_bound_reg_1000[31]_i_94_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_169_n_3 ),
        .O(\KER_bound_reg_1000[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[31]_i_99 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1000[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[3]_i_1 
       (.I0(\KER_bound_reg_1000_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_1000_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[3]_i_4 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .O(\KER_bound_reg_1000[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[3]_i_6 
       (.I0(\KER_bound_reg_1000[3]_i_3_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[3]_i_8 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .O(\KER_bound_reg_1000[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[7]_i_2 
       (.I0(\KER_bound_reg_1000_reg[8]_i_14_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_1000_reg[3]_i_2_n_7 ),
        .O(\KER_bound_reg_1000[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[7]_i_3 
       (.I0(\KER_bound_reg_1000_reg[3]_i_2_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_1000[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[7]_i_4 
       (.I0(\KER_bound_reg_1000_reg[3]_i_2_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_1000[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[7]_i_5 
       (.I0(\KER_bound_reg_1000_reg[3]_i_2_n_10 ),
        .I1(\KER_bound_reg_1000_reg[2]_i_1_n_7 ),
        .O(\KER_bound_reg_1000[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[7]_i_6 
       (.I0(\KER_bound_reg_1000_reg[3]_i_2_n_7 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_14_n_7 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_12_n_10 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_13_n_9 ),
        .O(\KER_bound_reg_1000[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1000[7]_i_7 
       (.I0(\KER_bound_reg_1000_reg[8]_i_14_n_9 ),
        .I1(\KER_bound_reg_1000_reg[3]_i_2_n_8 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_1000_reg[3]_i_2_n_7 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_13_n_10 ),
        .O(\KER_bound_reg_1000[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[7]_i_8 
       (.I0(\KER_bound_reg_1000_reg[8]_i_14_n_10 ),
        .I1(\KER_bound_reg_1000_reg[3]_i_2_n_9 ),
        .I2(\KER_bound_reg_1000_reg[3]_i_2_n_8 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_1000[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1000[7]_i_9 
       (.I0(\KER_bound_reg_1000_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_1000_reg[3]_i_2_n_10 ),
        .I2(\KER_bound_reg_1000_reg[3]_i_2_n_9 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_1000[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[8]_i_2 
       (.I0(\KER_bound_reg_1000_reg[8]_i_10_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_12_n_7 ),
        .O(\KER_bound_reg_1000[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_20 
       (.I0(\KER_bound_reg_1000[8]_i_16_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_63_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_21 
       (.I0(\KER_bound_reg_1000[8]_i_17_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_64_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_22 
       (.I0(\KER_bound_reg_1000[8]_i_18_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_65_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_23 
       (.I0(\KER_bound_reg_1000[8]_i_19_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_66_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_28 
       (.I0(\KER_bound_reg_1000[8]_i_24_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_67_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_29 
       (.I0(\KER_bound_reg_1000[8]_i_25_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_68_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[8]_i_3 
       (.I0(\KER_bound_reg_1000_reg[8]_i_10_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_12_n_8 ),
        .O(\KER_bound_reg_1000[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_30 
       (.I0(\KER_bound_reg_1000[8]_i_26_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_69_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_31 
       (.I0(\KER_bound_reg_1000[8]_i_27_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_70_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_36 
       (.I0(\KER_bound_reg_1000[8]_i_32_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_71_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_37 
       (.I0(\KER_bound_reg_1000[8]_i_33_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_72_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_38 
       (.I0(\KER_bound_reg_1000[8]_i_34_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_73_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_39 
       (.I0(\KER_bound_reg_1000[8]_i_35_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_74_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[8]_i_4 
       (.I0(\KER_bound_reg_1000_reg[8]_i_10_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_12_n_9 ),
        .O(\KER_bound_reg_1000[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[8]_i_41 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .O(\KER_bound_reg_1000[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[8]_i_43 
       (.I0(\KER_bound_reg_1000[8]_i_40_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[8]_i_45 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .O(\KER_bound_reg_1000[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1000[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1000[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1000[8]_i_5 
       (.I0(\KER_bound_reg_1000_reg[8]_i_14_n_7 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_12_n_10 ),
        .O(\KER_bound_reg_1000[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1000[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_51 
       (.I0(\KER_bound_reg_1000[8]_i_47_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_75_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_52 
       (.I0(\KER_bound_reg_1000[8]_i_48_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_76_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_53 
       (.I0(\KER_bound_reg_1000[8]_i_49_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_77_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_54 
       (.I0(\KER_bound_reg_1000[8]_i_50_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_78_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1000[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1000[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1000[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1000[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1000[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_59 
       (.I0(\KER_bound_reg_1000[8]_i_55_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_79_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[8]_i_6 
       (.I0(\KER_bound_reg_1000_reg[8]_i_12_n_7 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_10_n_8 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_10_n_7 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_15_n_10 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_11_n_9 ),
        .O(\KER_bound_reg_1000[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_60 
       (.I0(\KER_bound_reg_1000[8]_i_56_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_80_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_61 
       (.I0(\KER_bound_reg_1000[8]_i_57_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_81_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[8]_i_62 
       (.I0(\KER_bound_reg_1000[8]_i_58_n_3 ),
        .I1(\KER_bound_reg_1000[8]_i_82_n_3 ),
        .O(\KER_bound_reg_1000[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_63 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_64 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_65 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_66 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[8]_i_7 
       (.I0(\KER_bound_reg_1000_reg[8]_i_12_n_8 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_10_n_9 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_10_n_8 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_12_n_7 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_11_n_10 ),
        .O(\KER_bound_reg_1000[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1000[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_75 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_76 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_77 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_78 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1000[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[8]_i_8 
       (.I0(\KER_bound_reg_1000_reg[8]_i_12_n_9 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_10_n_10 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_10_n_9 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_12_n_8 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_13_n_7 ),
        .O(\KER_bound_reg_1000[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1000[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1000[8]_i_9 
       (.I0(\KER_bound_reg_1000_reg[8]_i_12_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_1000_reg[8]_i_14_n_7 ),
        .I3(\KER_bound_reg_1000_reg[8]_i_10_n_10 ),
        .I4(\KER_bound_reg_1000_reg[8]_i_12_n_9 ),
        .I5(\KER_bound_reg_1000_reg[8]_i_13_n_8 ),
        .O(\KER_bound_reg_1000[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1000[9]_i_1 
       (.I0(\KER_bound_reg_1000_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_1000_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1000[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1000[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[9]_i_4 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .O(\KER_bound_reg_1000[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1000[9]_i_6 
       (.I0(\KER_bound_reg_1000[9]_i_3_n_3 ),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1000[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1000[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I4(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1000[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1000[9]_i_8 
       (.I0(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1000[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1000[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1000[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1000[31]_i_31_0 [9]),
        .O(\KER_bound_reg_1000[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[13]_i_1_n_3 ,\KER_bound_reg_1000_reg[13]_i_1_n_4 ,\KER_bound_reg_1000_reg[13]_i_1_n_5 ,\KER_bound_reg_1000_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[13]_i_2_n_3 ,\KER_bound_reg_1000[13]_i_3_n_3 ,\KER_bound_reg_1000[13]_i_4_n_3 ,\KER_bound_reg_1000[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_bound_reg_1000[13]_i_6_n_3 ,\KER_bound_reg_1000[13]_i_7_n_3 ,\KER_bound_reg_1000[13]_i_8_n_3 ,\KER_bound_reg_1000[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[13]_i_10_n_3 ,\KER_bound_reg_1000_reg[13]_i_10_n_4 ,\KER_bound_reg_1000_reg[13]_i_10_n_5 ,\KER_bound_reg_1000_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[13]_i_11_n_3 ,\KER_bound_reg_1000[13]_i_12_n_3 ,\KER_bound_reg_1000[13]_i_13_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[13]_i_10_n_7 ,\KER_bound_reg_1000_reg[13]_i_10_n_8 ,\KER_bound_reg_1000_reg[13]_i_10_n_9 ,\KER_bound_reg_1000_reg[13]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[13]_i_14_n_3 ,\KER_bound_reg_1000[13]_i_15_n_3 ,\KER_bound_reg_1000[13]_i_16_n_3 ,\KER_bound_reg_1000[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[17]_i_1 
       (.CI(\KER_bound_reg_1000_reg[13]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[17]_i_1_n_3 ,\KER_bound_reg_1000_reg[17]_i_1_n_4 ,\KER_bound_reg_1000_reg[17]_i_1_n_5 ,\KER_bound_reg_1000_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[17]_i_2_n_3 ,\KER_bound_reg_1000[17]_i_3_n_3 ,\KER_bound_reg_1000[17]_i_4_n_3 ,\KER_bound_reg_1000[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_bound_reg_1000[17]_i_6_n_3 ,\KER_bound_reg_1000[17]_i_7_n_3 ,\KER_bound_reg_1000[17]_i_8_n_3 ,\KER_bound_reg_1000[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[17]_i_10_n_3 ,\KER_bound_reg_1000_reg[17]_i_10_n_4 ,\KER_bound_reg_1000_reg[17]_i_10_n_5 ,\KER_bound_reg_1000_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[17]_i_12_n_3 ,\KER_bound_reg_1000[17]_i_13_n_3 ,\KER_bound_reg_1000[17]_i_14_n_3 ,\KER_bound_reg_1000[17]_i_15_n_3 }),
        .O({\KER_bound_reg_1000_reg[17]_i_10_n_7 ,\KER_bound_reg_1000_reg[17]_i_10_n_8 ,\KER_bound_reg_1000_reg[17]_i_10_n_9 ,\KER_bound_reg_1000_reg[17]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[17]_i_16_n_3 ,\KER_bound_reg_1000[17]_i_17_n_3 ,\KER_bound_reg_1000[17]_i_18_n_3 ,\KER_bound_reg_1000[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[17]_i_11 
       (.CI(\KER_bound_reg_1000_reg[8]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[17]_i_11_n_3 ,\KER_bound_reg_1000_reg[17]_i_11_n_4 ,\KER_bound_reg_1000_reg[17]_i_11_n_5 ,\KER_bound_reg_1000_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[17]_i_20_n_3 ,\KER_bound_reg_1000[17]_i_21_n_3 ,\KER_bound_reg_1000[17]_i_22_n_3 ,\KER_bound_reg_1000[17]_i_23_n_3 }),
        .O({\KER_bound_reg_1000_reg[17]_i_11_n_7 ,\KER_bound_reg_1000_reg[17]_i_11_n_8 ,\KER_bound_reg_1000_reg[17]_i_11_n_9 ,\KER_bound_reg_1000_reg[17]_i_11_n_10 }),
        .S({\KER_bound_reg_1000[17]_i_24_n_3 ,\KER_bound_reg_1000[17]_i_25_n_3 ,\KER_bound_reg_1000[17]_i_26_n_3 ,\KER_bound_reg_1000[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_1 
       (.CI(\KER_bound_reg_1000_reg[17]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_1_n_3 ,\KER_bound_reg_1000_reg[21]_i_1_n_4 ,\KER_bound_reg_1000_reg[21]_i_1_n_5 ,\KER_bound_reg_1000_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_2_n_3 ,\KER_bound_reg_1000[21]_i_3_n_3 ,\KER_bound_reg_1000[21]_i_4_n_3 ,\KER_bound_reg_1000[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_bound_reg_1000[21]_i_6_n_3 ,\KER_bound_reg_1000[21]_i_7_n_3 ,\KER_bound_reg_1000[21]_i_8_n_3 ,\KER_bound_reg_1000[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_10 
       (.CI(\KER_bound_reg_1000_reg[17]_i_10_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_10_n_3 ,\KER_bound_reg_1000_reg[21]_i_10_n_4 ,\KER_bound_reg_1000_reg[21]_i_10_n_5 ,\KER_bound_reg_1000_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_12_n_3 ,\KER_bound_reg_1000[21]_i_13_n_3 ,\KER_bound_reg_1000[21]_i_14_n_3 ,\KER_bound_reg_1000[21]_i_15_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_10_n_7 ,\KER_bound_reg_1000_reg[21]_i_10_n_8 ,\KER_bound_reg_1000_reg[21]_i_10_n_9 ,\KER_bound_reg_1000_reg[21]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_16_n_3 ,\KER_bound_reg_1000[21]_i_17_n_3 ,\KER_bound_reg_1000[21]_i_18_n_3 ,\KER_bound_reg_1000[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_11 
       (.CI(\KER_bound_reg_1000_reg[17]_i_11_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_11_n_3 ,\KER_bound_reg_1000_reg[21]_i_11_n_4 ,\KER_bound_reg_1000_reg[21]_i_11_n_5 ,\KER_bound_reg_1000_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_20_n_3 ,\KER_bound_reg_1000[21]_i_21_n_3 ,\KER_bound_reg_1000[21]_i_22_n_3 ,\KER_bound_reg_1000[21]_i_23_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_11_n_7 ,\KER_bound_reg_1000_reg[21]_i_11_n_8 ,\KER_bound_reg_1000_reg[21]_i_11_n_9 ,\KER_bound_reg_1000_reg[21]_i_11_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_24_n_3 ,\KER_bound_reg_1000[21]_i_25_n_3 ,\KER_bound_reg_1000[21]_i_26_n_3 ,\KER_bound_reg_1000[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_28 
       (.CI(\KER_bound_reg_1000_reg[13]_i_10_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_28_n_3 ,\KER_bound_reg_1000_reg[21]_i_28_n_4 ,\KER_bound_reg_1000_reg[21]_i_28_n_5 ,\KER_bound_reg_1000_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_34_n_3 ,\KER_bound_reg_1000[21]_i_35_n_3 ,\KER_bound_reg_1000[21]_i_36_n_3 ,\KER_bound_reg_1000[21]_i_37_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_28_n_7 ,\KER_bound_reg_1000_reg[21]_i_28_n_8 ,\KER_bound_reg_1000_reg[21]_i_28_n_9 ,\KER_bound_reg_1000_reg[21]_i_28_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_38_n_3 ,\KER_bound_reg_1000[21]_i_39_n_3 ,\KER_bound_reg_1000[21]_i_40_n_3 ,\KER_bound_reg_1000[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[21]_i_29_n_3 ,\KER_bound_reg_1000_reg[21]_i_29_n_4 ,\KER_bound_reg_1000_reg[21]_i_29_n_5 ,\KER_bound_reg_1000_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_42_n_3 ,\KER_bound_reg_1000[21]_i_43_n_3 ,\KER_bound_reg_1000[21]_i_44_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[21]_i_29_n_7 ,\KER_bound_reg_1000_reg[21]_i_29_n_8 ,\KER_bound_reg_1000_reg[21]_i_29_n_9 ,\KER_bound_reg_1000_reg[21]_i_29_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_45_n_3 ,\KER_bound_reg_1000[21]_i_46_n_3 ,\KER_bound_reg_1000[21]_i_47_n_3 ,\KER_bound_reg_1000[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_30 
       (.CI(\KER_bound_reg_1000_reg[9]_i_2_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_30_n_3 ,\KER_bound_reg_1000_reg[21]_i_30_n_4 ,\KER_bound_reg_1000_reg[21]_i_30_n_5 ,\KER_bound_reg_1000_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_49_n_3 ,\KER_bound_reg_1000[21]_i_50_n_3 ,\KER_bound_reg_1000[21]_i_51_n_3 ,\KER_bound_reg_1000[21]_i_52_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_30_n_7 ,\KER_bound_reg_1000_reg[21]_i_30_n_8 ,\KER_bound_reg_1000_reg[21]_i_30_n_9 ,\KER_bound_reg_1000_reg[21]_i_30_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_53_n_3 ,\KER_bound_reg_1000[21]_i_54_n_3 ,\KER_bound_reg_1000[21]_i_55_n_3 ,\KER_bound_reg_1000[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_31 
       (.CI(\KER_bound_reg_1000_reg[8]_i_15_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_31_n_3 ,\KER_bound_reg_1000_reg[21]_i_31_n_4 ,\KER_bound_reg_1000_reg[21]_i_31_n_5 ,\KER_bound_reg_1000_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_57_n_3 ,\KER_bound_reg_1000[21]_i_58_n_3 ,\KER_bound_reg_1000[21]_i_59_n_3 ,\KER_bound_reg_1000[21]_i_60_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_31_n_7 ,\KER_bound_reg_1000_reg[21]_i_31_n_8 ,\KER_bound_reg_1000_reg[21]_i_31_n_9 ,\KER_bound_reg_1000_reg[21]_i_31_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_61_n_3 ,\KER_bound_reg_1000[21]_i_62_n_3 ,\KER_bound_reg_1000[21]_i_63_n_3 ,\KER_bound_reg_1000[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_32 
       (.CI(\KER_bound_reg_1000_reg[8]_i_11_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_32_n_3 ,\KER_bound_reg_1000_reg[21]_i_32_n_4 ,\KER_bound_reg_1000_reg[21]_i_32_n_5 ,\KER_bound_reg_1000_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_65_n_3 ,\KER_bound_reg_1000[21]_i_66_n_3 ,\KER_bound_reg_1000[21]_i_67_n_3 ,\KER_bound_reg_1000[21]_i_68_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_32_n_7 ,\KER_bound_reg_1000_reg[21]_i_32_n_8 ,\KER_bound_reg_1000_reg[21]_i_32_n_9 ,\KER_bound_reg_1000_reg[21]_i_32_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_69_n_3 ,\KER_bound_reg_1000[21]_i_70_n_3 ,\KER_bound_reg_1000[21]_i_71_n_3 ,\KER_bound_reg_1000[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[21]_i_33 
       (.CI(\KER_bound_reg_1000_reg[8]_i_10_n_3 ),
        .CO({\KER_bound_reg_1000_reg[21]_i_33_n_3 ,\KER_bound_reg_1000_reg[21]_i_33_n_4 ,\KER_bound_reg_1000_reg[21]_i_33_n_5 ,\KER_bound_reg_1000_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[21]_i_73_n_3 ,\KER_bound_reg_1000[21]_i_74_n_3 ,\KER_bound_reg_1000[21]_i_75_n_3 ,\KER_bound_reg_1000[21]_i_76_n_3 }),
        .O({\KER_bound_reg_1000_reg[21]_i_33_n_7 ,\KER_bound_reg_1000_reg[21]_i_33_n_8 ,\KER_bound_reg_1000_reg[21]_i_33_n_9 ,\KER_bound_reg_1000_reg[21]_i_33_n_10 }),
        .S({\KER_bound_reg_1000[21]_i_77_n_3 ,\KER_bound_reg_1000[21]_i_78_n_3 ,\KER_bound_reg_1000[21]_i_79_n_3 ,\KER_bound_reg_1000[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_1 
       (.CI(\KER_bound_reg_1000_reg[21]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_1_n_3 ,\KER_bound_reg_1000_reg[25]_i_1_n_4 ,\KER_bound_reg_1000_reg[25]_i_1_n_5 ,\KER_bound_reg_1000_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_2_n_3 ,\KER_bound_reg_1000[25]_i_3_n_3 ,\KER_bound_reg_1000[25]_i_4_n_3 ,\KER_bound_reg_1000[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_bound_reg_1000[25]_i_6_n_3 ,\KER_bound_reg_1000[25]_i_7_n_3 ,\KER_bound_reg_1000[25]_i_8_n_3 ,\KER_bound_reg_1000[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_10 
       (.CI(\KER_bound_reg_1000_reg[21]_i_10_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_10_n_3 ,\KER_bound_reg_1000_reg[25]_i_10_n_4 ,\KER_bound_reg_1000_reg[25]_i_10_n_5 ,\KER_bound_reg_1000_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_15_n_3 ,\KER_bound_reg_1000[25]_i_16_n_3 ,\KER_bound_reg_1000[25]_i_17_n_3 ,\KER_bound_reg_1000[25]_i_18_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_10_n_7 ,\KER_bound_reg_1000_reg[25]_i_10_n_8 ,\KER_bound_reg_1000_reg[25]_i_10_n_9 ,\KER_bound_reg_1000_reg[25]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_19_n_3 ,\KER_bound_reg_1000[25]_i_20_n_3 ,\KER_bound_reg_1000[25]_i_21_n_3 ,\KER_bound_reg_1000[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_11 
       (.CI(\KER_bound_reg_1000_reg[21]_i_11_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_11_n_3 ,\KER_bound_reg_1000_reg[25]_i_11_n_4 ,\KER_bound_reg_1000_reg[25]_i_11_n_5 ,\KER_bound_reg_1000_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_23_n_3 ,\KER_bound_reg_1000[25]_i_24_n_3 ,\KER_bound_reg_1000[25]_i_25_n_3 ,\KER_bound_reg_1000[25]_i_26_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_11_n_7 ,\KER_bound_reg_1000_reg[25]_i_11_n_8 ,\KER_bound_reg_1000_reg[25]_i_11_n_9 ,\KER_bound_reg_1000_reg[25]_i_11_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_27_n_3 ,\KER_bound_reg_1000[25]_i_28_n_3 ,\KER_bound_reg_1000[25]_i_29_n_3 ,\KER_bound_reg_1000[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[25]_i_12_n_3 ,\KER_bound_reg_1000_reg[25]_i_12_n_4 ,\KER_bound_reg_1000_reg[25]_i_12_n_5 ,\KER_bound_reg_1000_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_31_n_3 ,\KER_bound_reg_1000[25]_i_32_n_3 ,\KER_bound_reg_1000[25]_i_33_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[25]_i_12_n_7 ,\KER_bound_reg_1000_reg[25]_i_12_n_8 ,\KER_bound_reg_1000_reg[25]_i_12_n_9 ,\KER_bound_reg_1000_reg[25]_i_12_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_34_n_3 ,\KER_bound_reg_1000[25]_i_35_n_3 ,\KER_bound_reg_1000[25]_i_36_n_3 ,\KER_bound_reg_1000[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[25]_i_13_n_3 ,\KER_bound_reg_1000_reg[25]_i_13_n_4 ,\KER_bound_reg_1000_reg[25]_i_13_n_5 ,\KER_bound_reg_1000_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_38_n_3 ,\KER_bound_reg_1000[25]_i_39_n_3 ,\KER_bound_reg_1000[25]_i_40_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[25]_i_13_n_7 ,\KER_bound_reg_1000_reg[25]_i_13_n_8 ,\KER_bound_reg_1000_reg[25]_i_13_n_9 ,\KER_bound_reg_1000_reg[25]_i_13_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_41_n_3 ,\KER_bound_reg_1000[25]_i_42_n_3 ,\KER_bound_reg_1000[25]_i_43_n_3 ,\KER_bound_reg_1000[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_45 
       (.CI(\KER_bound_reg_1000_reg[21]_i_28_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_45_n_3 ,\KER_bound_reg_1000_reg[25]_i_45_n_4 ,\KER_bound_reg_1000_reg[25]_i_45_n_5 ,\KER_bound_reg_1000_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_51_n_3 ,\KER_bound_reg_1000[25]_i_52_n_3 ,\KER_bound_reg_1000[25]_i_53_n_3 ,\KER_bound_reg_1000[25]_i_54_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_45_n_7 ,\KER_bound_reg_1000_reg[25]_i_45_n_8 ,\KER_bound_reg_1000_reg[25]_i_45_n_9 ,\KER_bound_reg_1000_reg[25]_i_45_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_55_n_3 ,\KER_bound_reg_1000[25]_i_56_n_3 ,\KER_bound_reg_1000[25]_i_57_n_3 ,\KER_bound_reg_1000[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_46 
       (.CI(\KER_bound_reg_1000_reg[21]_i_29_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_46_n_3 ,\KER_bound_reg_1000_reg[25]_i_46_n_4 ,\KER_bound_reg_1000_reg[25]_i_46_n_5 ,\KER_bound_reg_1000_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_59_n_3 ,\KER_bound_reg_1000[25]_i_60_n_3 ,\KER_bound_reg_1000[25]_i_61_n_3 ,\KER_bound_reg_1000[25]_i_62_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_46_n_7 ,\KER_bound_reg_1000_reg[25]_i_46_n_8 ,\KER_bound_reg_1000_reg[25]_i_46_n_9 ,\KER_bound_reg_1000_reg[25]_i_46_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_63_n_3 ,\KER_bound_reg_1000[25]_i_64_n_3 ,\KER_bound_reg_1000[25]_i_65_n_3 ,\KER_bound_reg_1000[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_47 
       (.CI(\KER_bound_reg_1000_reg[21]_i_30_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_47_n_3 ,\KER_bound_reg_1000_reg[25]_i_47_n_4 ,\KER_bound_reg_1000_reg[25]_i_47_n_5 ,\KER_bound_reg_1000_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_67_n_3 ,\KER_bound_reg_1000[25]_i_68_n_3 ,\KER_bound_reg_1000[25]_i_69_n_3 ,\KER_bound_reg_1000[25]_i_70_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_47_n_7 ,\KER_bound_reg_1000_reg[25]_i_47_n_8 ,\KER_bound_reg_1000_reg[25]_i_47_n_9 ,\KER_bound_reg_1000_reg[25]_i_47_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_71_n_3 ,\KER_bound_reg_1000[25]_i_72_n_3 ,\KER_bound_reg_1000[25]_i_73_n_3 ,\KER_bound_reg_1000[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_48 
       (.CI(\KER_bound_reg_1000_reg[21]_i_31_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_48_n_3 ,\KER_bound_reg_1000_reg[25]_i_48_n_4 ,\KER_bound_reg_1000_reg[25]_i_48_n_5 ,\KER_bound_reg_1000_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_75_n_3 ,\KER_bound_reg_1000[25]_i_76_n_3 ,\KER_bound_reg_1000[25]_i_77_n_3 ,\KER_bound_reg_1000[25]_i_78_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_48_n_7 ,\KER_bound_reg_1000_reg[25]_i_48_n_8 ,\KER_bound_reg_1000_reg[25]_i_48_n_9 ,\KER_bound_reg_1000_reg[25]_i_48_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_79_n_3 ,\KER_bound_reg_1000[25]_i_80_n_3 ,\KER_bound_reg_1000[25]_i_81_n_3 ,\KER_bound_reg_1000[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_49 
       (.CI(\KER_bound_reg_1000_reg[21]_i_32_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_49_n_3 ,\KER_bound_reg_1000_reg[25]_i_49_n_4 ,\KER_bound_reg_1000_reg[25]_i_49_n_5 ,\KER_bound_reg_1000_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_83_n_3 ,\KER_bound_reg_1000[25]_i_84_n_3 ,\KER_bound_reg_1000[25]_i_85_n_3 ,\KER_bound_reg_1000[25]_i_86_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_49_n_7 ,\KER_bound_reg_1000_reg[25]_i_49_n_8 ,\KER_bound_reg_1000_reg[25]_i_49_n_9 ,\KER_bound_reg_1000_reg[25]_i_49_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_87_n_3 ,\KER_bound_reg_1000[25]_i_88_n_3 ,\KER_bound_reg_1000[25]_i_89_n_3 ,\KER_bound_reg_1000[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[25]_i_50 
       (.CI(\KER_bound_reg_1000_reg[21]_i_33_n_3 ),
        .CO({\KER_bound_reg_1000_reg[25]_i_50_n_3 ,\KER_bound_reg_1000_reg[25]_i_50_n_4 ,\KER_bound_reg_1000_reg[25]_i_50_n_5 ,\KER_bound_reg_1000_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[25]_i_91_n_3 ,\KER_bound_reg_1000[25]_i_92_n_3 ,\KER_bound_reg_1000[25]_i_93_n_3 ,\KER_bound_reg_1000[25]_i_94_n_3 }),
        .O({\KER_bound_reg_1000_reg[25]_i_50_n_7 ,\KER_bound_reg_1000_reg[25]_i_50_n_8 ,\KER_bound_reg_1000_reg[25]_i_50_n_9 ,\KER_bound_reg_1000_reg[25]_i_50_n_10 }),
        .S({\KER_bound_reg_1000[25]_i_95_n_3 ,\KER_bound_reg_1000[25]_i_96_n_3 ,\KER_bound_reg_1000[25]_i_97_n_3 ,\KER_bound_reg_1000[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_1 
       (.CI(\KER_bound_reg_1000_reg[25]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_1_n_3 ,\KER_bound_reg_1000_reg[29]_i_1_n_4 ,\KER_bound_reg_1000_reg[29]_i_1_n_5 ,\KER_bound_reg_1000_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_2_n_3 ,\KER_bound_reg_1000[29]_i_3_n_3 ,\KER_bound_reg_1000[29]_i_4_n_3 ,\KER_bound_reg_1000[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_bound_reg_1000[29]_i_6_n_3 ,\KER_bound_reg_1000[29]_i_7_n_3 ,\KER_bound_reg_1000[29]_i_8_n_3 ,\KER_bound_reg_1000[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_10 
       (.CI(\KER_bound_reg_1000_reg[25]_i_10_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_10_n_3 ,\KER_bound_reg_1000_reg[29]_i_10_n_4 ,\KER_bound_reg_1000_reg[29]_i_10_n_5 ,\KER_bound_reg_1000_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_13_n_3 ,\KER_bound_reg_1000[29]_i_14_n_3 ,\KER_bound_reg_1000[29]_i_15_n_3 ,\KER_bound_reg_1000[29]_i_16_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_10_n_7 ,\KER_bound_reg_1000_reg[29]_i_10_n_8 ,\KER_bound_reg_1000_reg[29]_i_10_n_9 ,\KER_bound_reg_1000_reg[29]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_17_n_3 ,\KER_bound_reg_1000[29]_i_18_n_3 ,\KER_bound_reg_1000[29]_i_19_n_3 ,\KER_bound_reg_1000[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_11 
       (.CI(\KER_bound_reg_1000_reg[25]_i_11_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_11_n_3 ,\KER_bound_reg_1000_reg[29]_i_11_n_4 ,\KER_bound_reg_1000_reg[29]_i_11_n_5 ,\KER_bound_reg_1000_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_21_n_3 ,\KER_bound_reg_1000[29]_i_22_n_3 ,\KER_bound_reg_1000[29]_i_23_n_3 ,\KER_bound_reg_1000[29]_i_24_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_11_n_7 ,\KER_bound_reg_1000_reg[29]_i_11_n_8 ,\KER_bound_reg_1000_reg[29]_i_11_n_9 ,\KER_bound_reg_1000_reg[29]_i_11_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_25_n_3 ,\KER_bound_reg_1000[29]_i_26_n_3 ,\KER_bound_reg_1000[29]_i_27_n_3 ,\KER_bound_reg_1000[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[29]_i_12_n_3 ,\KER_bound_reg_1000_reg[29]_i_12_n_4 ,\KER_bound_reg_1000_reg[29]_i_12_n_5 ,\KER_bound_reg_1000_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_29_n_3 ,\KER_bound_reg_1000[29]_i_30_n_3 ,\KER_bound_reg_1000[29]_i_31_n_3 ,\KER_bound_reg_1000[29]_i_32_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_12_n_7 ,\KER_bound_reg_1000_reg[29]_i_12_n_8 ,\KER_bound_reg_1000_reg[29]_i_12_n_9 ,\KER_bound_reg_1000_reg[29]_i_12_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_33_n_3 ,\KER_bound_reg_1000[29]_i_34_n_3 ,\KER_bound_reg_1000[29]_i_35_n_3 ,\KER_bound_reg_1000[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_37 
       (.CI(\KER_bound_reg_1000_reg[25]_i_45_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_37_n_3 ,\KER_bound_reg_1000_reg[29]_i_37_n_4 ,\KER_bound_reg_1000_reg[29]_i_37_n_5 ,\KER_bound_reg_1000_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_46_n_3 ,\KER_bound_reg_1000[29]_i_47_n_3 ,\KER_bound_reg_1000[29]_i_48_n_3 ,\KER_bound_reg_1000[29]_i_49_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_37_n_7 ,\KER_bound_reg_1000_reg[29]_i_37_n_8 ,\KER_bound_reg_1000_reg[29]_i_37_n_9 ,\KER_bound_reg_1000_reg[29]_i_37_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_50_n_3 ,\KER_bound_reg_1000[29]_i_51_n_3 ,\KER_bound_reg_1000[29]_i_52_n_3 ,\KER_bound_reg_1000[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_38 
       (.CI(\KER_bound_reg_1000_reg[25]_i_46_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_38_n_3 ,\KER_bound_reg_1000_reg[29]_i_38_n_4 ,\KER_bound_reg_1000_reg[29]_i_38_n_5 ,\KER_bound_reg_1000_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_54_n_3 ,\KER_bound_reg_1000[29]_i_55_n_3 ,\KER_bound_reg_1000[29]_i_56_n_3 ,\KER_bound_reg_1000[29]_i_57_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_38_n_7 ,\KER_bound_reg_1000_reg[29]_i_38_n_8 ,\KER_bound_reg_1000_reg[29]_i_38_n_9 ,\KER_bound_reg_1000_reg[29]_i_38_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_58_n_3 ,\KER_bound_reg_1000[29]_i_59_n_3 ,\KER_bound_reg_1000[29]_i_60_n_3 ,\KER_bound_reg_1000[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_39 
       (.CI(\KER_bound_reg_1000_reg[25]_i_47_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_39_n_3 ,\KER_bound_reg_1000_reg[29]_i_39_n_4 ,\KER_bound_reg_1000_reg[29]_i_39_n_5 ,\KER_bound_reg_1000_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_62_n_3 ,\KER_bound_reg_1000[29]_i_63_n_3 ,\KER_bound_reg_1000[29]_i_64_n_3 ,\KER_bound_reg_1000[29]_i_65_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_39_n_7 ,\KER_bound_reg_1000_reg[29]_i_39_n_8 ,\KER_bound_reg_1000_reg[29]_i_39_n_9 ,\KER_bound_reg_1000_reg[29]_i_39_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_66_n_3 ,\KER_bound_reg_1000[29]_i_67_n_3 ,\KER_bound_reg_1000[29]_i_68_n_3 ,\KER_bound_reg_1000[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_40 
       (.CI(\KER_bound_reg_1000_reg[29]_i_44_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_40_n_3 ,\KER_bound_reg_1000_reg[29]_i_40_n_4 ,\KER_bound_reg_1000_reg[29]_i_40_n_5 ,\KER_bound_reg_1000_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_70_n_3 ,\KER_bound_reg_1000[29]_i_71_n_3 ,\KER_bound_reg_1000[29]_i_72_n_3 ,\KER_bound_reg_1000[29]_i_73_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_40_n_7 ,\KER_bound_reg_1000_reg[29]_i_40_n_8 ,\KER_bound_reg_1000_reg[29]_i_40_n_9 ,\KER_bound_reg_1000_reg[29]_i_40_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_74_n_3 ,\KER_bound_reg_1000[29]_i_75_n_3 ,\KER_bound_reg_1000[29]_i_76_n_3 ,\KER_bound_reg_1000[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_41 
       (.CI(\KER_bound_reg_1000_reg[29]_i_43_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_41_n_3 ,\KER_bound_reg_1000_reg[29]_i_41_n_4 ,\KER_bound_reg_1000_reg[29]_i_41_n_5 ,\KER_bound_reg_1000_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_78_n_3 ,\KER_bound_reg_1000[29]_i_79_n_3 ,\KER_bound_reg_1000[29]_i_80_n_3 ,\KER_bound_reg_1000[29]_i_81_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_41_n_7 ,\KER_bound_reg_1000_reg[29]_i_41_n_8 ,\KER_bound_reg_1000_reg[29]_i_41_n_9 ,\KER_bound_reg_1000_reg[29]_i_41_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_82_n_3 ,\KER_bound_reg_1000[29]_i_83_n_3 ,\KER_bound_reg_1000[29]_i_84_n_3 ,\KER_bound_reg_1000[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_42 
       (.CI(\KER_bound_reg_1000_reg[25]_i_48_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_42_n_3 ,\KER_bound_reg_1000_reg[29]_i_42_n_4 ,\KER_bound_reg_1000_reg[29]_i_42_n_5 ,\KER_bound_reg_1000_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_86_n_3 ,\KER_bound_reg_1000[29]_i_87_n_3 ,\KER_bound_reg_1000[29]_i_88_n_3 ,\KER_bound_reg_1000[29]_i_89_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_42_n_7 ,\KER_bound_reg_1000_reg[29]_i_42_n_8 ,\KER_bound_reg_1000_reg[29]_i_42_n_9 ,\KER_bound_reg_1000_reg[29]_i_42_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_90_n_3 ,\KER_bound_reg_1000[29]_i_91_n_3 ,\KER_bound_reg_1000[29]_i_92_n_3 ,\KER_bound_reg_1000[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_43 
       (.CI(\KER_bound_reg_1000_reg[25]_i_49_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_43_n_3 ,\KER_bound_reg_1000_reg[29]_i_43_n_4 ,\KER_bound_reg_1000_reg[29]_i_43_n_5 ,\KER_bound_reg_1000_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_94_n_3 ,\KER_bound_reg_1000[29]_i_95_n_3 ,\KER_bound_reg_1000[29]_i_96_n_3 ,\KER_bound_reg_1000[29]_i_97_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_43_n_7 ,\KER_bound_reg_1000_reg[29]_i_43_n_8 ,\KER_bound_reg_1000_reg[29]_i_43_n_9 ,\KER_bound_reg_1000_reg[29]_i_43_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_98_n_3 ,\KER_bound_reg_1000[29]_i_99_n_3 ,\KER_bound_reg_1000[29]_i_100_n_3 ,\KER_bound_reg_1000[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_44 
       (.CI(\KER_bound_reg_1000_reg[25]_i_50_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_44_n_3 ,\KER_bound_reg_1000_reg[29]_i_44_n_4 ,\KER_bound_reg_1000_reg[29]_i_44_n_5 ,\KER_bound_reg_1000_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_102_n_3 ,\KER_bound_reg_1000[29]_i_103_n_3 ,\KER_bound_reg_1000[29]_i_104_n_3 ,\KER_bound_reg_1000[29]_i_105_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_44_n_7 ,\KER_bound_reg_1000_reg[29]_i_44_n_8 ,\KER_bound_reg_1000_reg[29]_i_44_n_9 ,\KER_bound_reg_1000_reg[29]_i_44_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_106_n_3 ,\KER_bound_reg_1000[29]_i_107_n_3 ,\KER_bound_reg_1000[29]_i_108_n_3 ,\KER_bound_reg_1000[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[29]_i_45 
       (.CI(\KER_bound_reg_1000_reg[29]_i_42_n_3 ),
        .CO({\KER_bound_reg_1000_reg[29]_i_45_n_3 ,\KER_bound_reg_1000_reg[29]_i_45_n_4 ,\KER_bound_reg_1000_reg[29]_i_45_n_5 ,\KER_bound_reg_1000_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[29]_i_110_n_3 ,\KER_bound_reg_1000[29]_i_111_n_3 ,\KER_bound_reg_1000[29]_i_112_n_3 ,\KER_bound_reg_1000[29]_i_113_n_3 }),
        .O({\KER_bound_reg_1000_reg[29]_i_45_n_7 ,\KER_bound_reg_1000_reg[29]_i_45_n_8 ,\KER_bound_reg_1000_reg[29]_i_45_n_9 ,\KER_bound_reg_1000_reg[29]_i_45_n_10 }),
        .S({\KER_bound_reg_1000[29]_i_114_n_3 ,\KER_bound_reg_1000[29]_i_115_n_3 ,\KER_bound_reg_1000[29]_i_116_n_3 ,\KER_bound_reg_1000[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[2]_i_1_n_3 ,\KER_bound_reg_1000_reg[2]_i_1_n_4 ,\KER_bound_reg_1000_reg[2]_i_1_n_5 ,\KER_bound_reg_1000_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[2]_i_2_n_3 ,\KER_bound_reg_1000[2]_i_3_n_3 ,\KER_bound_reg_1000[2]_i_4_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_bound_reg_1000[2]_i_5_n_3 ,\KER_bound_reg_1000[2]_i_6_n_3 ,\KER_bound_reg_1000[2]_i_7_n_3 ,\KER_bound_reg_1000[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_1 
       (.CI(\KER_bound_reg_1000_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_2_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_bound_reg_1000[31]_i_3_n_3 ,\KER_bound_reg_1000[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_15 
       (.CI(\KER_bound_reg_1000_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_15_CO_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_15_n_4 ,\KER_bound_reg_1000_reg[31]_i_15_n_5 ,\KER_bound_reg_1000_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1000[31]_i_38_n_3 ,\KER_bound_reg_1000[31]_i_39_n_3 ,\KER_bound_reg_1000[31]_i_40_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_15_n_7 ,\KER_bound_reg_1000_reg[31]_i_15_n_8 ,\KER_bound_reg_1000_reg[31]_i_15_n_9 ,\KER_bound_reg_1000_reg[31]_i_15_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_41_n_3 ,\KER_bound_reg_1000[31]_i_42_n_3 ,\KER_bound_reg_1000[31]_i_43_n_3 ,\KER_bound_reg_1000[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_33 
       (.CI(\KER_bound_reg_1000_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_33_n_5 ,\KER_bound_reg_1000_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1000[31]_i_59_n_3 ,\KER_bound_reg_1000[31]_i_60_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_33_O_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_33_n_8 ,\KER_bound_reg_1000_reg[31]_i_33_n_9 ,\KER_bound_reg_1000_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_bound_reg_1000[31]_i_61_n_3 ,\KER_bound_reg_1000[31]_i_62_n_3 ,\KER_bound_reg_1000[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_34 
       (.CI(\KER_bound_reg_1000_reg[29]_i_38_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_34_n_3 ,\KER_bound_reg_1000_reg[31]_i_34_n_4 ,\KER_bound_reg_1000_reg[31]_i_34_n_5 ,\KER_bound_reg_1000_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_64_n_3 ,\KER_bound_reg_1000[31]_i_65_n_3 ,\KER_bound_reg_1000[31]_i_66_n_3 ,\KER_bound_reg_1000[31]_i_67_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_34_n_7 ,\KER_bound_reg_1000_reg[31]_i_34_n_8 ,\KER_bound_reg_1000_reg[31]_i_34_n_9 ,\KER_bound_reg_1000_reg[31]_i_34_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_68_n_3 ,\KER_bound_reg_1000[31]_i_69_n_3 ,\KER_bound_reg_1000[31]_i_70_n_3 ,\KER_bound_reg_1000[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_35 
       (.CI(\KER_bound_reg_1000_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_35_CO_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_35_n_4 ,\KER_bound_reg_1000_reg[31]_i_35_n_5 ,\KER_bound_reg_1000_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1000[31]_i_72_n_3 ,\KER_bound_reg_1000[31]_i_73_n_3 ,\KER_bound_reg_1000[31]_i_74_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_35_n_7 ,\KER_bound_reg_1000_reg[31]_i_35_n_8 ,\KER_bound_reg_1000_reg[31]_i_35_n_9 ,\KER_bound_reg_1000_reg[31]_i_35_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_75_n_3 ,\KER_bound_reg_1000[31]_i_76_n_3 ,\KER_bound_reg_1000[31]_i_77_n_3 ,\KER_bound_reg_1000[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_36 
       (.CI(\KER_bound_reg_1000_reg[29]_i_39_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_36_n_3 ,\KER_bound_reg_1000_reg[31]_i_36_n_4 ,\KER_bound_reg_1000_reg[31]_i_36_n_5 ,\KER_bound_reg_1000_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_79_n_3 ,\KER_bound_reg_1000[31]_i_80_n_3 ,\KER_bound_reg_1000[31]_i_81_n_3 ,\KER_bound_reg_1000[31]_i_82_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_36_n_7 ,\KER_bound_reg_1000_reg[31]_i_36_n_8 ,\KER_bound_reg_1000_reg[31]_i_36_n_9 ,\KER_bound_reg_1000_reg[31]_i_36_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_83_n_3 ,\KER_bound_reg_1000[31]_i_84_n_3 ,\KER_bound_reg_1000[31]_i_85_n_3 ,\KER_bound_reg_1000[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_37 
       (.CI(\KER_bound_reg_1000_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_bound_reg_1000_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_47 
       (.CI(\KER_bound_reg_1000_reg[31]_i_51_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_47_n_3 ,\KER_bound_reg_1000_reg[31]_i_47_n_4 ,\KER_bound_reg_1000_reg[31]_i_47_n_5 ,\KER_bound_reg_1000_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_91_n_3 ,\KER_bound_reg_1000[31]_i_92_n_3 ,\KER_bound_reg_1000[31]_i_93_n_3 ,\KER_bound_reg_1000[31]_i_94_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_47_n_7 ,\KER_bound_reg_1000_reg[31]_i_47_n_8 ,\KER_bound_reg_1000_reg[31]_i_47_n_9 ,\KER_bound_reg_1000_reg[31]_i_47_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_95_n_3 ,\KER_bound_reg_1000[31]_i_96_n_3 ,\KER_bound_reg_1000[31]_i_97_n_3 ,\KER_bound_reg_1000[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_48 
       (.CI(\KER_bound_reg_1000_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_48_CO_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_48_n_4 ,\KER_bound_reg_1000_reg[31]_i_48_n_5 ,\KER_bound_reg_1000_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1000[31]_i_99_n_3 ,\KER_bound_reg_1000[31]_i_100_n_3 ,\KER_bound_reg_1000[31]_i_101_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_48_n_7 ,\KER_bound_reg_1000_reg[31]_i_48_n_8 ,\KER_bound_reg_1000_reg[31]_i_48_n_9 ,\KER_bound_reg_1000_reg[31]_i_48_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_102_n_3 ,\KER_bound_reg_1000[31]_i_103_n_3 ,\KER_bound_reg_1000[31]_i_104_n_3 ,\KER_bound_reg_1000[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_49 
       (.CI(\KER_bound_reg_1000_reg[25]_i_13_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_49_n_3 ,\KER_bound_reg_1000_reg[31]_i_49_n_4 ,\KER_bound_reg_1000_reg[31]_i_49_n_5 ,\KER_bound_reg_1000_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_106_n_3 ,\KER_bound_reg_1000[31]_i_107_n_3 ,\KER_bound_reg_1000[31]_i_108_n_3 ,\KER_bound_reg_1000[31]_i_109_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_49_n_7 ,\KER_bound_reg_1000_reg[31]_i_49_n_8 ,\KER_bound_reg_1000_reg[31]_i_49_n_9 ,\KER_bound_reg_1000_reg[31]_i_49_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_110_n_3 ,\KER_bound_reg_1000[31]_i_111_n_3 ,\KER_bound_reg_1000[31]_i_112_n_3 ,\KER_bound_reg_1000[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_5 
       (.CI(\KER_bound_reg_1000_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_5_n_5 ,\KER_bound_reg_1000_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1000[31]_i_10_n_3 ,\KER_bound_reg_1000[31]_i_11_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_5_O_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_5_n_8 ,\KER_bound_reg_1000_reg[31]_i_5_n_9 ,\KER_bound_reg_1000_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_bound_reg_1000[31]_i_12_n_3 ,\KER_bound_reg_1000[31]_i_13_n_3 ,\KER_bound_reg_1000[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[31]_i_50_n_3 ,\KER_bound_reg_1000_reg[31]_i_50_n_4 ,\KER_bound_reg_1000_reg[31]_i_50_n_5 ,\KER_bound_reg_1000_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_114_n_3 ,\KER_bound_reg_1000[31]_i_115_n_3 ,\KER_bound_reg_1000[31]_i_116_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[31]_i_50_n_7 ,\KER_bound_reg_1000_reg[31]_i_50_n_8 ,\KER_bound_reg_1000_reg[31]_i_50_n_9 ,\KER_bound_reg_1000_reg[31]_i_50_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_117_n_3 ,\KER_bound_reg_1000[31]_i_118_n_3 ,\KER_bound_reg_1000[31]_i_119_n_3 ,\KER_bound_reg_1000[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_51 
       (.CI(\KER_bound_reg_1000_reg[25]_i_12_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_51_n_3 ,\KER_bound_reg_1000_reg[31]_i_51_n_4 ,\KER_bound_reg_1000_reg[31]_i_51_n_5 ,\KER_bound_reg_1000_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_121_n_3 ,\KER_bound_reg_1000[31]_i_122_n_3 ,\KER_bound_reg_1000[31]_i_123_n_3 ,\KER_bound_reg_1000[31]_i_124_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_51_n_7 ,\KER_bound_reg_1000_reg[31]_i_51_n_8 ,\KER_bound_reg_1000_reg[31]_i_51_n_9 ,\KER_bound_reg_1000_reg[31]_i_51_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_125_n_3 ,\KER_bound_reg_1000[31]_i_126_n_3 ,\KER_bound_reg_1000[31]_i_127_n_3 ,\KER_bound_reg_1000[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_52 
       (.CI(\KER_bound_reg_1000_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_52_n_5 ,\KER_bound_reg_1000_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1000[31]_i_129_n_3 ,\KER_bound_reg_1000[31]_i_130_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_52_O_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_52_n_8 ,\KER_bound_reg_1000_reg[31]_i_52_n_9 ,\KER_bound_reg_1000_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_bound_reg_1000[31]_i_131_n_3 ,\KER_bound_reg_1000[31]_i_132_n_3 ,\KER_bound_reg_1000[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_53 
       (.CI(\KER_bound_reg_1000_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_134_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_53_n_9 ,\KER_bound_reg_1000_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1000[31]_i_135_n_3 ,\KER_bound_reg_1000[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[31]_i_6_n_3 ,\KER_bound_reg_1000_reg[31]_i_6_n_4 ,\KER_bound_reg_1000_reg[31]_i_6_n_5 ,\KER_bound_reg_1000_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000_reg[31]_i_15_n_9 ,\KER_bound_reg_1000_reg[31]_i_15_n_10 ,\KER_bound_reg_1000_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[31]_i_6_n_7 ,\KER_bound_reg_1000_reg[31]_i_6_n_8 ,\KER_bound_reg_1000_reg[31]_i_6_n_9 ,\KER_bound_reg_1000_reg[31]_i_6_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_16_n_3 ,\KER_bound_reg_1000[31]_i_17_n_3 ,\KER_bound_reg_1000[31]_i_18_n_3 ,\KER_bound_reg_1000_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_7 
       (.CI(\KER_bound_reg_1000_reg[29]_i_12_n_3 ),
        .CO({\KER_bound_reg_1000_reg[31]_i_7_n_3 ,\KER_bound_reg_1000_reg[31]_i_7_n_4 ,\KER_bound_reg_1000_reg[31]_i_7_n_5 ,\KER_bound_reg_1000_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[31]_i_19_n_3 ,\KER_bound_reg_1000[31]_i_20_n_3 ,\KER_bound_reg_1000[31]_i_21_n_3 ,\KER_bound_reg_1000[31]_i_22_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_7_n_7 ,\KER_bound_reg_1000_reg[31]_i_7_n_8 ,\KER_bound_reg_1000_reg[31]_i_7_n_9 ,\KER_bound_reg_1000_reg[31]_i_7_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_23_n_3 ,\KER_bound_reg_1000[31]_i_24_n_3 ,\KER_bound_reg_1000[31]_i_25_n_3 ,\KER_bound_reg_1000[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_8 
       (.CI(\KER_bound_reg_1000_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_27_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_8_n_9 ,\KER_bound_reg_1000_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1000[31]_i_28_n_3 ,\KER_bound_reg_1000[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_88 
       (.CI(\KER_bound_reg_1000_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_88_CO_UNCONNECTED [3],\KER_bound_reg_1000_reg[31]_i_88_n_4 ,\KER_bound_reg_1000_reg[31]_i_88_n_5 ,\KER_bound_reg_1000_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1000[31]_i_155_n_3 ,\KER_bound_reg_1000[31]_i_156_n_3 ,\KER_bound_reg_1000[31]_i_157_n_3 }),
        .O({\KER_bound_reg_1000_reg[31]_i_88_n_7 ,\KER_bound_reg_1000_reg[31]_i_88_n_8 ,\KER_bound_reg_1000_reg[31]_i_88_n_9 ,\KER_bound_reg_1000_reg[31]_i_88_n_10 }),
        .S({\KER_bound_reg_1000[31]_i_158_n_3 ,\KER_bound_reg_1000[31]_i_159_n_3 ,\KER_bound_reg_1000[31]_i_160_n_3 ,\KER_bound_reg_1000[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_89 
       (.CI(\KER_bound_reg_1000_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_162_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_89_n_9 ,\KER_bound_reg_1000_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1000[31]_i_163_n_3 ,\KER_bound_reg_1000[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_9 
       (.CI(\KER_bound_reg_1000_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_bound_reg_1000_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_30_n_3 }),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_bound_reg_1000_reg[31]_i_9_n_9 ,\KER_bound_reg_1000_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1000[31]_i_31_n_3 ,\KER_bound_reg_1000[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[31]_i_90 
       (.CI(\KER_bound_reg_1000_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_bound_reg_1000_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_1000_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_bound_reg_1000_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_1000[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[3]_i_2_n_3 ,\KER_bound_reg_1000_reg[3]_i_2_n_4 ,\KER_bound_reg_1000_reg[3]_i_2_n_5 ,\KER_bound_reg_1000_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[3]_i_3_n_3 ,\KER_bound_reg_1000[3]_i_4_n_3 ,\KER_bound_reg_1000[3]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[3]_i_2_n_7 ,\KER_bound_reg_1000_reg[3]_i_2_n_8 ,\KER_bound_reg_1000_reg[3]_i_2_n_9 ,\KER_bound_reg_1000_reg[3]_i_2_n_10 }),
        .S({\KER_bound_reg_1000[3]_i_6_n_3 ,\KER_bound_reg_1000[3]_i_7_n_3 ,\KER_bound_reg_1000[3]_i_8_n_3 ,\KER_bound_reg_1000[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[7]_i_1_n_3 ,\KER_bound_reg_1000_reg[7]_i_1_n_4 ,\KER_bound_reg_1000_reg[7]_i_1_n_5 ,\KER_bound_reg_1000_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[7]_i_2_n_3 ,\KER_bound_reg_1000[7]_i_3_n_3 ,\KER_bound_reg_1000[7]_i_4_n_3 ,\KER_bound_reg_1000[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_bound_reg_1000[7]_i_6_n_3 ,\KER_bound_reg_1000[7]_i_7_n_3 ,\KER_bound_reg_1000[7]_i_8_n_3 ,\KER_bound_reg_1000[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_1 
       (.CI(\KER_bound_reg_1000_reg[7]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_1_n_3 ,\KER_bound_reg_1000_reg[8]_i_1_n_4 ,\KER_bound_reg_1000_reg[8]_i_1_n_5 ,\KER_bound_reg_1000_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_2_n_3 ,\KER_bound_reg_1000[8]_i_3_n_3 ,\KER_bound_reg_1000[8]_i_4_n_3 ,\KER_bound_reg_1000[8]_i_5_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_1_n_7 ,\KER_bound_reg_1000_reg[8]_i_1_n_8 ,\KER_bound_reg_1000_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_bound_reg_1000[8]_i_6_n_3 ,\KER_bound_reg_1000[8]_i_7_n_3 ,\KER_bound_reg_1000[8]_i_8_n_3 ,\KER_bound_reg_1000[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_10 
       (.CI(\KER_bound_reg_1000_reg[8]_i_14_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_10_n_3 ,\KER_bound_reg_1000_reg[8]_i_10_n_4 ,\KER_bound_reg_1000_reg[8]_i_10_n_5 ,\KER_bound_reg_1000_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_16_n_3 ,\KER_bound_reg_1000[8]_i_17_n_3 ,\KER_bound_reg_1000[8]_i_18_n_3 ,\KER_bound_reg_1000[8]_i_19_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_10_n_7 ,\KER_bound_reg_1000_reg[8]_i_10_n_8 ,\KER_bound_reg_1000_reg[8]_i_10_n_9 ,\KER_bound_reg_1000_reg[8]_i_10_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_20_n_3 ,\KER_bound_reg_1000[8]_i_21_n_3 ,\KER_bound_reg_1000[8]_i_22_n_3 ,\KER_bound_reg_1000[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_11 
       (.CI(\KER_bound_reg_1000_reg[8]_i_13_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_11_n_3 ,\KER_bound_reg_1000_reg[8]_i_11_n_4 ,\KER_bound_reg_1000_reg[8]_i_11_n_5 ,\KER_bound_reg_1000_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_24_n_3 ,\KER_bound_reg_1000[8]_i_25_n_3 ,\KER_bound_reg_1000[8]_i_26_n_3 ,\KER_bound_reg_1000[8]_i_27_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_11_n_7 ,\KER_bound_reg_1000_reg[8]_i_11_n_8 ,\KER_bound_reg_1000_reg[8]_i_11_n_9 ,\KER_bound_reg_1000_reg[8]_i_11_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_28_n_3 ,\KER_bound_reg_1000[8]_i_29_n_3 ,\KER_bound_reg_1000[8]_i_30_n_3 ,\KER_bound_reg_1000[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_12 
       (.CI(\KER_bound_reg_1000_reg[3]_i_2_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_12_n_3 ,\KER_bound_reg_1000_reg[8]_i_12_n_4 ,\KER_bound_reg_1000_reg[8]_i_12_n_5 ,\KER_bound_reg_1000_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_32_n_3 ,\KER_bound_reg_1000[8]_i_33_n_3 ,\KER_bound_reg_1000[8]_i_34_n_3 ,\KER_bound_reg_1000[8]_i_35_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_12_n_7 ,\KER_bound_reg_1000_reg[8]_i_12_n_8 ,\KER_bound_reg_1000_reg[8]_i_12_n_9 ,\KER_bound_reg_1000_reg[8]_i_12_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_36_n_3 ,\KER_bound_reg_1000[8]_i_37_n_3 ,\KER_bound_reg_1000[8]_i_38_n_3 ,\KER_bound_reg_1000[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[8]_i_13_n_3 ,\KER_bound_reg_1000_reg[8]_i_13_n_4 ,\KER_bound_reg_1000_reg[8]_i_13_n_5 ,\KER_bound_reg_1000_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_40_n_3 ,\KER_bound_reg_1000[8]_i_41_n_3 ,\KER_bound_reg_1000[8]_i_42_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[8]_i_13_n_7 ,\KER_bound_reg_1000_reg[8]_i_13_n_8 ,\KER_bound_reg_1000_reg[8]_i_13_n_9 ,\KER_bound_reg_1000_reg[8]_i_13_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_43_n_3 ,\KER_bound_reg_1000[8]_i_44_n_3 ,\KER_bound_reg_1000[8]_i_45_n_3 ,\KER_bound_reg_1000[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_14 
       (.CI(\KER_bound_reg_1000_reg[2]_i_1_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_14_n_3 ,\KER_bound_reg_1000_reg[8]_i_14_n_4 ,\KER_bound_reg_1000_reg[8]_i_14_n_5 ,\KER_bound_reg_1000_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_47_n_3 ,\KER_bound_reg_1000[8]_i_48_n_3 ,\KER_bound_reg_1000[8]_i_49_n_3 ,\KER_bound_reg_1000[8]_i_50_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_14_n_7 ,\KER_bound_reg_1000_reg[8]_i_14_n_8 ,\KER_bound_reg_1000_reg[8]_i_14_n_9 ,\KER_bound_reg_1000_reg[8]_i_14_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_51_n_3 ,\KER_bound_reg_1000[8]_i_52_n_3 ,\KER_bound_reg_1000[8]_i_53_n_3 ,\KER_bound_reg_1000[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[8]_i_15 
       (.CI(\KER_bound_reg_1000_reg[8]_i_12_n_3 ),
        .CO({\KER_bound_reg_1000_reg[8]_i_15_n_3 ,\KER_bound_reg_1000_reg[8]_i_15_n_4 ,\KER_bound_reg_1000_reg[8]_i_15_n_5 ,\KER_bound_reg_1000_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[8]_i_55_n_3 ,\KER_bound_reg_1000[8]_i_56_n_3 ,\KER_bound_reg_1000[8]_i_57_n_3 ,\KER_bound_reg_1000[8]_i_58_n_3 }),
        .O({\KER_bound_reg_1000_reg[8]_i_15_n_7 ,\KER_bound_reg_1000_reg[8]_i_15_n_8 ,\KER_bound_reg_1000_reg[8]_i_15_n_9 ,\KER_bound_reg_1000_reg[8]_i_15_n_10 }),
        .S({\KER_bound_reg_1000[8]_i_59_n_3 ,\KER_bound_reg_1000[8]_i_60_n_3 ,\KER_bound_reg_1000[8]_i_61_n_3 ,\KER_bound_reg_1000[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1000_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1000_reg[9]_i_2_n_3 ,\KER_bound_reg_1000_reg[9]_i_2_n_4 ,\KER_bound_reg_1000_reg[9]_i_2_n_5 ,\KER_bound_reg_1000_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1000[9]_i_3_n_3 ,\KER_bound_reg_1000[9]_i_4_n_3 ,\KER_bound_reg_1000[9]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_1000_reg[9]_i_2_n_7 ,\KER_bound_reg_1000_reg[9]_i_2_n_8 ,\KER_bound_reg_1000_reg[9]_i_2_n_9 ,\KER_bound_reg_1000_reg[9]_i_2_n_10 }),
        .S({\KER_bound_reg_1000[9]_i_6_n_3 ,\KER_bound_reg_1000[9]_i_7_n_3 ,\KER_bound_reg_1000[9]_i_8_n_3 ,\KER_bound_reg_1000[9]_i_9_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_regslice_both
   (D,
    \B_V_data_1_state_reg[0]_0 ,
    in_r_TVALID_int_regslice,
    \ap_CS_fsm_reg[5] ,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[63]_0 ,
    \B_V_data_1_payload_A_reg[31]_0 ,
    \B_V_data_1_payload_A_reg[63]_0 ,
    \B_V_data_1_payload_A_reg[31]_1 ,
    ack_in,
    Q,
    \ap_CS_fsm[1]_i_3_0 ,
    in_r_TREADY_int_regslice,
    in_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    in_r_TDATA,
    ap_rst_n);
  output [31:0]D;
  output [1:0]\B_V_data_1_state_reg[0]_0 ;
  output in_r_TVALID_int_regslice;
  output \ap_CS_fsm_reg[5] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  input \B_V_data_1_payload_A_reg[31]_0 ;
  input [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input \B_V_data_1_payload_A_reg[31]_1 ;
  input ack_in;
  input [48:0]Q;
  input \ap_CS_fsm[1]_i_3_0 ;
  input in_r_TREADY_int_regslice;
  input in_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]in_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg[31]_1 ;
  wire [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire [1:0]\B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [31:0]D;
  wire [48:0]Q;
  wire ack_in;
  wire \ap_CS_fsm[1]_i_10_n_3 ;
  wire \ap_CS_fsm[1]_i_11_n_3 ;
  wire \ap_CS_fsm[1]_i_12_n_3 ;
  wire \ap_CS_fsm[1]_i_13_n_3 ;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[1]_i_3_0 ;
  wire \ap_CS_fsm[1]_i_3_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[1]_i_6_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm[1]_i_8_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY_int_regslice;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;

  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[30]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .I3(\B_V_data_1_payload_A_reg[31]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .I5(\B_V_data_1_payload_A_reg[31]_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    \B_V_data_1_payload_A[63]_i_6 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(in_r_TVALID_int_regslice),
        .I4(ack_in),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in_r_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TREADY_int_regslice),
        .I2(in_r_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(in_r_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(in_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80808080808F8080)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ack_in),
        .I1(in_r_TVALID_int_regslice),
        .I2(Q[0]),
        .I3(\ap_CS_fsm[1]_i_2_n_3 ),
        .I4(\ap_CS_fsm[1]_i_3_n_3 ),
        .I5(\ap_CS_fsm[1]_i_4_n_3 ),
        .O(\B_V_data_1_state_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[29]),
        .O(\ap_CS_fsm[1]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[39]),
        .O(\ap_CS_fsm[1]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(Q[43]),
        .I1(Q[42]),
        .I2(Q[40]),
        .I3(Q[41]),
        .I4(\ap_CS_fsm[1]_i_13_n_3 ),
        .O(\ap_CS_fsm[1]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(Q[45]),
        .I3(Q[44]),
        .O(\ap_CS_fsm[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_5_n_3 ),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .I4(Q[16]),
        .I5(\ap_CS_fsm[1]_i_6_n_3 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\ap_CS_fsm[1]_i_8_n_3 ),
        .O(\ap_CS_fsm[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_9_n_3 ),
        .I1(Q[2]),
        .I2(Q[48]),
        .I3(Q[1]),
        .I4(in_r_TVALID_int_regslice),
        .I5(ack_in),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\ap_CS_fsm[1]_i_10_n_3 ),
        .O(\ap_CS_fsm[1]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm[1]_i_3_0 ),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\ap_CS_fsm[1]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm[1]_i_11_n_3 ),
        .I1(Q[32]),
        .I2(Q[33]),
        .I3(Q[35]),
        .I4(Q[34]),
        .I5(\ap_CS_fsm[1]_i_12_n_3 ),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[32]_i_1 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [49]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [59]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [63]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "maxPool_CIF_0_1_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxPool_CIF_0_1_regslice_both_17
   (\B_V_data_1_state_reg[1]_0 ,
    ack_in,
    ap_block_pp0_stage0_subdone,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[8] ,
    D,
    \B_V_data_1_state_reg[0]_0 ,
    E,
    regslice_both_out_r_U_apdone_blk,
    out_r_TDATA,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    B_V_data_1_sel_wr_reg_0,
    grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1,
    out_r_TREADY,
    in_r_TVALID_int_regslice,
    tmp_product,
    tmp_product_0,
    tmp_product_1,
    \B_V_data_1_payload_A_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[63]_0 ,
    ap_rst_n);
  output \B_V_data_1_state_reg[1]_0 ;
  output ack_in;
  output ap_block_pp0_stage0_subdone;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[8] ;
  output [6:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]E;
  output regslice_both_out_r_U_apdone_blk;
  output [63:0]out_r_TDATA;
  input [12:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input B_V_data_1_sel_wr_reg_0;
  input grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  input out_r_TREADY;
  input in_r_TVALID_int_regslice;
  input tmp_product;
  input [1:0]tmp_product_0;
  input tmp_product_1;
  input \B_V_data_1_payload_A_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__0_n_3 ;
  wire \B_V_data_1_payload_A[63]_i_5_n_3 ;
  wire \B_V_data_1_payload_A_reg[31]_0 ;
  wire [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire B_V_data_1_sel_wr_reg_0;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [6:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1;
  wire in_r_TVALID_int_regslice;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID_int_regslice;
  wire regslice_both_out_r_U_apdone_blk;
  wire tmp_product;
  wire [1:0]tmp_product_0;
  wire tmp_product_1;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \B_V_data_1_payload_A[63]_i_3 
       (.I0(Q[7]),
        .I1(\B_V_data_1_payload_A[63]_i_5_n_3 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[31]_0 ),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \B_V_data_1_payload_A[63]_i_5 
       (.I0(ack_in),
        .I1(in_r_TVALID_int_regslice),
        .O(\B_V_data_1_payload_A[63]_i_5_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(out_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(out_r_TREADY),
        .I2(out_r_TVALID_int_regslice),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(Q[11]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ack_in),
        .O(out_r_TVALID_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(out_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IFMCH_curr[31]_i_1 
       (.I0(tmp_product),
        .I1(Q[8]),
        .I2(ack_in),
        .I3(tmp_product_0[1]),
        .I4(tmp_product_0[0]),
        .I5(tmp_product_1),
        .O(E));
  LUT6 #(
    .INIT(64'hB0FFFFFFB030B030)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[12]),
        .I3(ack_in),
        .I4(in_r_TVALID_int_regslice),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[2]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[3]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[4]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[51]_i_3 
       (.I0(out_r_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(regslice_both_out_r_U_apdone_blk));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[5]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[6]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC02A)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[7]),
        .I1(ack_in),
        .I2(in_r_TVALID_int_regslice),
        .I3(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_loop_init_int_i_2__0
       (.I0(ack_in),
        .I1(Q[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \buf_10_addr_reg_876[4]_i_2 
       (.I0(ack_in),
        .I1(Q[11]),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[32]_INST_0 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[33]_INST_0 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[34]_INST_0 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[35]_INST_0 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[36]_INST_0 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[37]_INST_0 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[38]_INST_0 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[39]_INST_0 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[40]_INST_0 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[41]_INST_0 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[42]_INST_0 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[43]_INST_0 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[44]_INST_0 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[45]_INST_0 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[46]_INST_0 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[47]_INST_0 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[48]_INST_0 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[48]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[49]_INST_0 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[50]_INST_0 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[51]_INST_0 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[52]_INST_0 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[53]_INST_0 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[54]_INST_0 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[55]_INST_0 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[56]_INST_0 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[57]_INST_0 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[58]_INST_0 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[59]_INST_0 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[60]_INST_0 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[61]_INST_0 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[62]_INST_0 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[62]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[63]_INST_0 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_0_31_0_0_i_40
       (.I0(Q[8]),
        .I1(ack_in),
        .I2(grp_maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10_fu_603_acc_ce1),
        .I3(Q[10]),
        .O(\ap_CS_fsm_reg[8] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
