{"John A. Nestor": [0, ["Defining and implementing a multilevel design representation with simulation applications", ["John A. Nestor", "Donald E. Thomas"], "https://doi.org/10.1145/800263.809284", 7, "dac", 1982]], "Ajoy K. Bose": [0, ["A fault simulator for MOS LSI circuits", ["Ajoy K. Bose", "Patrick Kozak", "Chi-Yuan Lo", "Hao N. Nham", "Ernesto Pacas-Skewes", "Kwok W. Wu"], "https://doi.org/10.1145/800263.809236", 10, "dac", 1982]], "Vijay Pitchumani": [0, ["A formal method for computer design verification", ["Vijay Pitchumani", "Edward P. Stabler"], "https://doi.org/10.1145/800263.809294", 6, "dac", 1982]], "Ernst G. Ulrich": [0, ["Speed and accuracy in digital network simulation based on structural modeling", ["Ernst G. Ulrich", "Dennis Hebert"], "https://doi.org/10.1145/800263.809263", 7, "dac", 1982]], "G. J. Wipfler": [0, ["A combined force and cut algorithm for hierarchical VLSI layout", ["G. J. Wipfler", "Manfred Wiesel", "Dieter A. Mlynski"], "https://doi.org/10.1145/800263.809274", 7, "dac", 1982]], "Pradip Bose": [0, ["Test generation for programmable logic arrays", ["Pradip Bose", "Jacob A. Abraham"], "https://doi.org/10.1145/800263.809261", 7, "dac", 1982]], "Jere L. Sanborn": [0, ["Evolution of the engineering design system data base", ["Jere L. Sanborn"], "https://doi.org/10.1145/800263.809209", 5, "dac", 1982]], "Harold R. Marcotte": [0, ["Robotics: The new automation tool", ["Harold R. Marcotte"], "https://doi.org/10.1145/800263.809177", 7, "dac", 1982]], "Markku Tamminen": [0, ["The excell method for efficient geometric access to data", ["Markku Tamminen", "Reijo Sulonen"], "https://doi.org/10.1145/800263.809228", 7, "dac", 1982]], "Ronald L. Rivest": [0, ["A \"greedy\" channel router", ["Ronald L. Rivest", "Charles M. Fiduccia"], "https://doi.org/10.1145/800263.809239", 7, "dac", 1982], ["The \"PI\" (placement and interconnect) system", ["Ronald L. Rivest"], "https://doi.org/10.1145/800263.809247", 7, "dac", 1982]], "J. D. Nash": [0, ["VLSI design methodology workshop", ["J. D. Nash"], "https://doi.org/10.1145/800263.809287", 0, "dac", 1982]], "William R. Heller": [0, ["The planar package planner for system designers", ["William R. Heller", "Gregory B. Sorkin", "Klim Maling"], "https://doi.org/10.1145/800263.809215", 8, "dac", 1982]], "James B. Rawlings": [0, ["VHSIC HDL", ["James B. Rawlings"], "https://doi.org/10.1145/800263.809208", 0, "dac", 1982]], "J. R. Egan": [0, ["Optimal bipartite folding of PLA", ["J. R. Egan", "C. L. Liu"], "https://doi.org/10.1145/800263.809199", 6, "dac", 1982]], "Tsuneo Matsuda": [0, ["LAMBDA: A quick, low cost layout design system for master-slice LSI s", ["Tsuneo Matsuda", "Tomyyuki Fujita", "K. Takamizawa", "H. Mizumura", "H. Nakamura", "F. Kitajima", "Satoshi Goto"], "https://doi.org/10.1145/800263.809293", 7, "dac", 1982]], "Maciej J. Ciesielski": [0, ["An analytical method for compacting routing area in integrated circuits", ["Maciej J. Ciesielski", "Edwin Kinnen"], "https://doi.org/10.1145/800263.809182", 8, "dac", 1982]], "Bill Teel": [0, ["A logic minimizer for VLSI PLA design", ["Bill Teel", "Doran Wilde"], "https://doi.org/10.1145/800263.809201", 7, "dac", 1982]], "Tohru Adachi": [0, ["Hierarchical top-down layout design method for VLSI chip", ["Tohru Adachi", "Hitoshi Kitazawa", "Mitsuyoshi Nagatani", "Tsuneta Sudo"], "https://doi.org/10.1145/800263.809291", 7, "dac", 1982]], "Takeshi Sakai": [0, ["An Interactive Simulation System for structured logic design - ISS", ["Takeshi Sakai", "Yoshiyuki Tsuchida", "Hiroto Yasuura", "Yasushi Ooi", "Yoshitsugu Ono", "Hiroshi Kano", "Shinji Kimura", "Shuzo Yajima"], "https://doi.org/10.1145/800263.809285", 8, "dac", 1982]], "P. J. DesMarais": [0, ["A functional level modelling language for digital simulation", ["P. J. DesMarais", "E. S. Y. Shew", "Philip S. Wilcox"], "https://doi.org/10.1145/800263.809223", 6, "dac", 1982]], "Tetsuo Asano": [0, ["Parametric pattern router", ["Tetsuo Asano"], "https://doi.org/10.1145/800263.809238", 7, "dac", 1982]], "Minoru Nomura": [0, ["Timing verification system based on delay time hierarchical nature", ["Minoru Nomura", "Shinichi Sato", "Nobuo Takano", "Toshinori Aoyama", "Akihiko Yamada"], "https://doi.org/10.1145/800263.809267", 7, "dac", 1982]], "Klim Maling": [0, ["On finding most optimal rectangular package plans", ["Klim Maling", "Steven H. Mueller", "William R. Heller"], "https://doi.org/10.1145/800263.809273", 8, "dac", 1982]], "Lee F. Todd": [0, ["CGALA-a multi technology Gate Array Layout system", ["Lee F. Todd", "J. M. Hansen", "S. V. Pantulu", "John L. Barron", "D. J. Gilbert", "R. J. Anderson", "A. K. Biyani"], "https://doi.org/10.1145/800263.809292", 10, "dac", 1982]], "Yinghua Min": [3.751830512932486e-10, ["Testing functional faults in VLSI", ["Yinghua Min", "Stephen Y. H. Su"], "https://doi.org/10.1145/800263.809234", 9, "dac", 1982]], "Antoni A. Szepieniec": [0, ["SAGA: An Experimental Silicon Assembler", ["Antoni A. Szepieniec"], "https://doi.org/10.1145/800263.809231", 6, "dac", 1982]], "David Kaplan": [0, ["A \"non-restrictive\" artwork verification program for printed circuit boards", ["David Kaplan"], "https://doi.org/10.1145/800263.809258", 8, "dac", 1982]], "E. Kronstadt": [0, ["Software support for the Yorktown Simulation Engine", ["E. Kronstadt", "Gregory F. Pfister"], "https://doi.org/10.1145/800263.809187", 5, "dac", 1982]], "Adam Pawlak": [0, ["Digital logic modeling system based on MODLAN", ["Adam Pawlak"], "https://doi.org/10.1145/800263.809288", 8, "dac", 1982]], "Walter Heyns": [0, ["The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers", ["Walter Heyns"], "https://doi.org/10.1145/800263.809195", 8, "dac", 1982]], "Robert A. Mueller": [0, ["Formal semantics for the automated derivation of micro-code", ["Robert A. Mueller", "Joseph Varghese"], "https://doi.org/10.1145/800263.809295", 10, "dac", 1982]], "David Grabel": [0, ["Object data structures towards distributed graphics processing", ["David Grabel"], "https://doi.org/10.1145/800263.809230", 7, "dac", 1982]], "Zahir A. Syed": [0, ["On routing for custom integrated circuits", ["Zahir A. Syed", "Abbas El Gamal", "Melvin A. Breuer"], "https://doi.org/10.1145/800263.809304", 7, "dac", 1982]], "Leon I. Maissel": [0, ["Interactive design language: A unified approach to hardware simulation, synthesis and documentation", ["Leon I. Maissel", "Daniel L. Ostapko"], "https://doi.org/10.1145/800263.809206", 9, "dac", 1982]], "Michael Monachino": [0, ["Design verification system for large-scale LSI designs", ["Michael Monachino"], "https://doi.org/10.1145/800263.809191", 8, "dac", 1982]], "Melvin A. Breuer": [0, ["A survey of the state-of-the-art of design automation an invited presentation", ["Melvin A. Breuer"], "https://doi.org/10.1145/800263.809176", 0, "dac", 1982]], "Donald Robbins": [0, ["Making the wire frame solid", ["Donald Robbins"], "https://doi.org/10.1145/800263.809271", 5, "dac", 1982]], "Jeffrey Z. Gingerich": [0, ["A hybrid CAD/CAM system for mechanical applications", ["Jeffrey Z. Gingerich", "Michael P. Carroll", "E. J. Chelius", "Po-Kuan Lu"], "https://doi.org/10.1145/800263.809270", 7, "dac", 1982]], "Robert Piloty": [0, ["The conlan project: Status and future plans", ["Robert Piloty", "Dominique Borrione"], "https://doi.org/10.1145/800263.809207", 11, "dac", 1982]], "Kazuyuki Inoue": [0, ["A layout system for high precision design of progressive die", ["Kazuyuki Inoue", "Masahiko Adachi", "Toru Funayama"], "https://doi.org/10.1145/800263.809214", 7, "dac", 1982]], "Robert Alan Friendenson": [0, ["Designer's Workbench: Delivery of cad tools", ["Robert Alan Friendenson", "J. R. Breiland", "T. J. Thompson"], "https://doi.org/10.1145/800263.809180", 8, "dac", 1982]], "Clive A. Collins": [0, ["IBM 3081 system overview and technology", ["Clive A. Collins"], "https://doi.org/10.1145/800263.809190", 8, "dac", 1982]], "Catherine Bellon": [0, ["Automatic generation of microprocessor test programs", ["Catherine Bellon", "A. Liothin", "Sylvain Sadier", "Gabriele Saucier", "Raoul Velazco", "Francois Grillot", "M. Issenman"], "https://doi.org/10.1145/800263.809260", 8, "dac", 1982]], "William A. Dees Jr.": [0, ["Automated rip-up and reroute techniques", ["William A. Dees Jr.", "Patrick G. Karger"], "https://doi.org/10.1145/800263.809241", 8, "dac", 1982]], "R. Alan Eustace": [0, ["A Deterministic finite automaton approach to design rule checking for VLSI", ["R. Alan Eustace", "Amar Mukhopadhyay"], "https://doi.org/10.1145/800263.809280", 6, "dac", 1982]], "Makoto Takashima": [0, ["Programs for verifying circuit connectivity of mos/lsi mask artwork", ["Makoto Takashima", "Takashi Mitsuhashi", "Toshiaki Chiba", "Kenji Yoshida"], "https://doi.org/10.1145/800263.809257", 7, "dac", 1982]], "Hiroshi Shiraishi": [0, ["ICAD/PCB: Integrated computer aided design system for printed circuit boards", ["Hiroshi Shiraishi", "Mitsuo Ishii", "Shoichi Kurita", "Masaaki Nagamine"], "https://doi.org/10.1145/800263.809282", 6, "dac", 1982]], "Lynne A. Price": [0, ["Design of command menus for CAD systems", ["Lynne A. Price"], "https://doi.org/10.1145/800263.809244", 7, "dac", 1982]], "Farhad Arbab": [0, ["Toward CAM-oriented CAD", ["Farhad Arbab", "Larry Lichten", "Michel A. Melkanoff"], "https://doi.org/10.1145/800263.809213", 7, "dac", 1982]], "Robert B. Hitchcock Sr.": [0, ["Timing Verification and the Timing Analysis program", ["Robert B. Hitchcock Sr."], "https://doi.org/10.1145/800263.809264", 11, "dac", 1982]], "Ravi Nair": [0, ["Global wiring on a wire routing machine", ["Ravi Nair", "Se June Hong", "Sandy Liles", "Ray Villani"], "https://doi.org/10.1145/800263.809211", 8, "dac", 1982]], "Ralph H. J. M. Otten": [0, ["Automatic floorplan design", ["Ralph H. J. M. Otten"], "https://doi.org/10.1145/800263.809216", 7, "dac", 1982]], "John K. Ousterhout": [0, ["Measurements of a VLSI design", ["John K. Ousterhout", "David M. Ungar"], "https://doi.org/10.1145/800263.809306", 6, "dac", 1982]], "John P. Hayes": [0, ["A fault simulation methodology for VLSI", ["John P. Hayes"], "https://doi.org/10.1145/800263.809235", 7, "dac", 1982]], "Lawrence A. ONeill": [0, ["A retrospective on software engineering in design automation", ["Lawrence A. ONeill"], "https://doi.org/10.1145/800263.809179", 5, "dac", 1982]], "Miron Abramovici": [0, ["A logic simulation machine", ["Miron Abramovici", "Ytzhak H. Levendel", "Premachandran R. Menon"], "https://doi.org/10.1145/800263.809188", 9, "dac", 1982]], "Saul Yermie Levy": [0, ["Distributed computation for design aids", ["Saul Yermie Levy"], "https://doi.org/10.1145/800263.809307", 7, "dac", 1982]], "Xian-Long Hong": [5.6014105354051935e-08, ["QCADS-a LSI CAD system for minicomputer", ["Xian-Long Hong", "Ren-kung Yin", "Xi-ling Liu"], "https://doi.org/10.1145/800263.809279", 6, "dac", 1982]], "Stacey J. Gelman": [0, ["VEEP A VEctor Editor and Preparer", ["Stacey J. Gelman"], "https://doi.org/10.1145/800263.809289", 6, "dac", 1982]], "Robert F. Woodward": [0, ["Operational aspects of design automation for the IBM 3081", ["Robert F. Woodward"], "https://doi.org/10.1145/800263.809192", 5, "dac", 1982]], "Yaohan Chu": [0.009153271559625864, ["Computer system design description", ["Yaohan Chu"], "https://doi.org/10.1145/800263.809298", 9, "dac", 1982]], "Vincent J. Freund Jr.": [0, ["Automated conversion of design data for building the IBM 3081", ["Vincent J. Freund Jr.", "J. A. Guerin"], "https://doi.org/10.1145/800263.809193", 8, "dac", 1982]], "Gary D. Hachtel": [0, ["Techniques for programmable logic array folding", ["Gary D. Hachtel", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/800263.809200", 9, "dac", 1982]], "Ekachai Lelarasmee": [0, ["Relax: A new circuit for large scale MOS integrated circuits", ["Ekachai Lelarasmee", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/800263.809276", 6, "dac", 1982]], "R. W. Allen": [0, ["DORA: : CAD interface to automatic diagnostics", ["R. W. Allen", "M. M. Ervin-Willis", "Rodham E. Tulloss"], "https://doi.org/10.1145/800263.809259", 7, "dac", 1982]], "Robert P. Larsen": [0, ["Aw expanded logic equation list for checkout", ["Robert P. Larsen", "James Allen Luisi", "A. K. Singh"], "https://doi.org/10.1145/800263.809220", 9, "dac", 1982]], "Masayuki Terai": [0, ["A consideration of the number of horizontal grids used in the routing of a masterslice layout", ["Masayuki Terai", "Hajime Kanada", "Koji Sato", "Toshihiko Yahara"], "https://doi.org/10.1145/800263.809196", 8, "dac", 1982]], "Rathin Putatunda": [0, ["Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips", ["Rathin Putatunda"], "https://doi.org/10.1145/800263.809266", 6, "dac", 1982]], "James E. Hassett": [0, ["Automated layout in ASHLAR: An approach to the problems of \"General Cell\" layout for VLSI", ["James E. Hassett"], "https://doi.org/10.1145/800263.809290", 8, "dac", 1982]], "Deepak K. Goel": [0, ["An interactive testability analysis program - ITTAP", ["Deepak K. Goel", "Robert M. McDermott"], "https://doi.org/10.1145/800263.809262", 6, "dac", 1982]], "Michael R. Lightner": [0, ["Implication algorithms for MOS switch level functional macromodeling implication and testing", ["Michael R. Lightner", "Gary D. Hachtel"], "https://doi.org/10.1145/800263.809277", 8, "dac", 1982]], "Ted M. Sparr": [0, ["A language for a scientific and engineering database system", ["Ted M. Sparr"], "https://doi.org/10.1145/800263.809301", 7, "dac", 1982]], "Michael H. Arnold": [0, ["Lyra: A new approach to geometric layout rule checking", ["Michael H. Arnold", "John K. Ousterhout"], "https://doi.org/10.1145/800263.809255", 7, "dac", 1982]], "Yehuda E. Kalay": [0, ["Modeling polyhedral solids bounded by multi-curved parametric surfaces", ["Yehuda E. Kalay"], "https://doi.org/10.1145/800263.809251", 7, "dac", 1982]], "Robert M. McDermott": [0, ["Transmission gate modeling in an existing three-value simulator", ["Robert M. McDermott"], "https://doi.org/10.1145/800263.809275", 4, "dac", 1982]], "Sajjan G. Shiva": [0, ["Modular description/simulation/synthesis using DDL", ["Sajjan G. Shiva", "J. A. Covington"], "https://doi.org/10.1145/800263.809224", 9, "dac", 1982]], "Ron Y. Pinter": [0, ["On routing two-point nets across a channel", ["Ron Y. Pinter"], "https://doi.org/10.1145/800263.809305", 9, "dac", 1982]], "Kenneth J. Supowit": [0, ["A minimum-impact routing algorithm", ["Kenneth J. Supowit"], "https://doi.org/10.1145/800263.809194", 9, "dac", 1982]], "Manfred Wiesel": [0, ["Two-dimensional channel routing and channel intersection problems", ["Manfred Wiesel", "Dieter A. Mlynski"], "https://doi.org/10.1145/800263.809283", 7, "dac", 1982]], "David C. Smith": [0, ["A low cost, transportable, data management system for LSI/VLSI design", ["David C. Smith", "Barry S. Wagner"], "https://doi.org/10.1145/800263.809219", 8, "dac", 1982]], "Samuel Chuquillanqui": [0, ["PAOLA: A tool for topological optimization of large PLAS", ["Samuel Chuquillanqui", "Tomas Perez Segovia"], "https://doi.org/10.1145/800263.809221", 7, "dac", 1982]], "Werner Grass": [0, ["A depth-first branch-and-bound algorithm for optimal PLA folding", ["Werner Grass"], "https://doi.org/10.1145/800263.809198", 8, "dac", 1982]], "Edward J. McCluskey": [0, ["Verification testing", ["Edward J. McCluskey"], "https://doi.org/10.1145/800263.809250", 6, "dac", 1982]], "Kewal K. Saluja": [0, ["An enhancement of lssd to reduce test pattern generation effort and increase fault coverage", ["Kewal K. Saluja"], "https://doi.org/10.1145/800263.809249", 6, "dac", 1982]], "Raghunath Raghavan": [0, ["Optimal single row router", ["Raghunath Raghavan", "Sartaj Sahni"], "https://doi.org/10.1145/800263.809183", 8, "dac", 1982]], "Clive K. Liu": [0, ["Design of a graphic processor for computer-aided drafting", ["Clive K. Liu", "Charles M. Eastman"], "https://doi.org/10.1145/800263.809253", 7, "dac", 1982]], "Philippe Basset": [0, ["Top down design and testability of VLSI circuits", ["Philippe Basset", "Gabriele Saucier"], "https://doi.org/10.1145/800263.809299", 7, "dac", 1982]], "Kazuyuki Hirakawa": [0, ["Logic simulation for LSI", ["Kazuyuki Hirakawa", "Noboru Shiraki", "Michiaki Muraoka"], "https://doi.org/10.1145/800263.809286", 7, "dac", 1982]], "Thomas W. Williams": [0, ["Design for testability", ["Thomas W. Williams"], "https://doi.org/10.1145/800263.809178", 0, "dac", 1982]], "Larry Seiler": [0, ["A hardware assisted design rule check architecture", ["Larry Seiler"], "https://doi.org/10.1145/800263.809212", 7, "dac", 1982]], "Gregory F. Pfister": [0, ["The Yorktown Simulation Engine: Introduction", ["Gregory F. Pfister"], "https://doi.org/10.1145/800263.809185", 4, "dac", 1982]], "Charles M. Fiduccia": [0, ["A linear-time heuristic for improving network partitions", ["Charles M. Fiduccia", "Robert M. Mattheyses"], "https://doi.org/10.1145/800263.809204", 7, "dac", 1982]], "T. J. Thompson": [0, ["A utilitarian approach to CAD", ["T. J. Thompson"], "https://doi.org/10.1145/800263.809181", 7, "dac", 1982]], "A. M. Beyls": [0, ["A design methodology based upon symbolic layout and integrated cad tools", ["A. M. Beyls", "B. Hennion", "Jacques Lecourvoisier", "Guy Mazare", "Alain Puissochet"], "https://doi.org/10.1145/800263.809302", 7, "dac", 1982]], "Gotaro Odawara": [0, ["Arbitrarily-sized module location technique in the lop system", ["Gotaro Odawara", "Kazuhiko Iijima", "Tetsuro Kiyomatsu"], "https://doi.org/10.1145/800263.809281", 9, "dac", 1982]], "Mandalagiri S. Chandrasekhar": [0, ["Optimum placement of two rectangular blocks", ["Mandalagiri S. Chandrasekhar", "Melvin A. Breuer"], "https://doi.org/10.1145/800263.809303", 8, "dac", 1982]], "Richard L. Donze": [0, ["Philo-a VLSI design system", ["Richard L. Donze", "Jacob Sanders", "Michael Jenkins", "George Sporzynski"], "https://doi.org/10.1145/800263.809202", 7, "dac", 1982]], "Monty Denneau": [0, ["The Yorktown Simulation Engine", ["Monty Denneau"], "https://doi.org/10.1145/800263.809186", 5, "dac", 1982]], "H. G. Adshead": [0, ["Towards VLSI complexity: The DA algorithm scaling problem: can special DA hardware help?", ["H. G. Adshead"], "https://doi.org/10.1145/800263.809227", 6, "dac", 1982]], "Erik Damm": [0, ["Hardware support for automatic routing", ["Erik Damm", "H. Gethoffer", "K. Kaiser"], "https://doi.org/10.1145/800263.809210", 5, "dac", 1982]], "John P. Gray": [0, ["Designing gate arrays using a silicon compiler", ["John P. Gray", "Irene Buchanan", "Peter Salkeld Robertson"], "https://doi.org/10.1145/800263.809233", 7, "dac", 1982]], "T. H. Bruggere": [0, ["Special purpose vs. general purpose hardware for da", ["T. H. Bruggere"], "https://doi.org/10.1145/800263.809226", 0, "dac", 1982]], "Margaret Lie": [0, ["A bus router for IC layout", ["Margaret Lie", "Chi-Song Horng"], "https://doi.org/10.1145/800263.809197", 4, "dac", 1982]], "G. Cosmai": [0, ["An interactive drafting system based on two dimensional primitives", ["G. Cosmai", "Umberto Cugini", "Piero Mussio", "Amri Napolitano"], "https://doi.org/10.1145/800263.809254", 9, "dac", 1982]], "Robert K. Korn": [0, ["An efficient variable-cost maze router", ["Robert K. Korn"], "https://doi.org/10.1145/800263.809240", 7, "dac", 1982]], "Nobuaki Kawato": [0, ["An interactive logic synthesis system based upon AI techniques", ["Nobuaki Kawato", "Takao Uehara", "Sadaki Hirose", "Takao Saito"], "https://doi.org/10.1145/800263.809300", 7, "dac", 1982]], "Gershon Kedem": [0, ["The quad-CIF tree: A data structure for hierarchical on-line algorithms", ["Gershon Kedem"], "https://doi.org/10.1145/800263.809229", 6, "dac", 1982]], "Thomas S. Payne": [0, ["Automated partitioning of hierarchically specified digital systems", ["Thomas S. Payne", "William M. van Cleemput"], "https://doi.org/10.1145/800263.809205", 11, "dac", 1982]], "Prabhakar Goel": [0, ["Electronic Chip-in-Place Test", ["Prabhakar Goel", "M. T. McMahon"], "https://doi.org/10.1145/800263.809248", 7, "dac", 1982]], "Gregory John Glass": [0, ["A user interface for architectural design, a case study", ["Gregory John Glass"], "https://doi.org/10.1145/800263.809252", 6, "dac", 1982]], "Fumihiro Maruyama": [0, ["A verification technique for hardware designs", ["Fumihiro Maruyama", "Takao Uehara", "Nobuaki Kawato", "Takao Saito"], "https://doi.org/10.1145/800263.809297", 10, "dac", 1982]], "Abe R. Shliferstein": [0, ["Experiments using interactive color raster graphics for CAD", ["Abe R. Shliferstein"], "https://doi.org/10.1145/800263.809243", 8, "dac", 1982]], "Trevor N. Mudge": [0, ["Cellular image processing techniques for VLSI circuit layout validation and routing", ["Trevor N. Mudge", "Rob A. Rutenbar", "Robert M. Lougheed", "Daniel E. Atkins"], "https://doi.org/10.1145/800263.809256", 7, "dac", 1982]], "Takashi Kambe": [0, ["A placement algorithm for polycell LSI and ITS evaluation", ["Takashi Kambe", "Toru Chiba", "Seiji Kimura", "Tsuneo Inufushi", "Noboru Okuda", "Ikuo Nishioka"], "https://doi.org/10.1145/800263.809272", 8, "dac", 1982]], "Stephen Trimberger": [0, ["Riot - a simple graphical chip assembly tool", ["Stephen Trimberger", "James A. Rowson"], "https://doi.org/10.1145/800263.809232", 6, "dac", 1982]], "Joseph Peled": [0, ["Simplified data structure for \"mini-based\" turnkey CAD systems", ["Joseph Peled"], "https://doi.org/10.1145/800263.809269", 7, "dac", 1982]], "Richard J. Lipton": [0, ["Design automation algorithms: Research and applications", ["Richard J. Lipton", "J. D. Nash"], "https://doi.org/10.1145/800263.809237", 0, "dac", 1982], ["ALI: A procedural language to describe VLSI layouts", ["Richard J. Lipton", "Stephen C. North", "Robert Sedgewick", "Jacobo Valdes", "Gopalakrishnan Vijayan"], "https://doi.org/10.1145/800263.809246", 8, "dac", 1982]], "Sany M. Leinwand": [0, ["Logical correctness by construction", ["Sany M. Leinwand"], "https://doi.org/10.1145/800263.809296", 7, "dac", 1982]], "Joseph F. P. Luhukay": [0, ["A layout synthesis system for NMOS gate-cells", ["Joseph F. P. Luhukay", "William J. Kubitz"], "https://doi.org/10.1145/800263.809222", 8, "dac", 1982]], "Jack Bennett": [0, ["A database management system for design engineers", ["Jack Bennett"], "https://doi.org/10.1145/800263.809217", 6, "dac", 1982]], "Hriday R. Prasad": [0, ["Workshop - industrial robotics", ["Hriday R. Prasad"], "https://doi.org/10.1145/800263.809189", 0, "dac", 1982]], "Kenneth H. Keller": [0, ["A symbolic design system for integrated circuits", ["Kenneth H. Keller", "A. Richard Newton", "S. Ellis"], "https://doi.org/10.1145/800263.809245", 7, "dac", 1982]], "Sung-Mo Kang": [0.8804953843355179, ["Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design", ["Sung-Mo Kang", "Robert H. Krambeck", "Hung-Fai Stephen Law"], "https://doi.org/10.1145/800263.809203", 5, "dac", 1982]], "Fontaine Richardson": [0, ["Important criteria in selecting engineering work stations", ["Fontaine Richardson"], "https://doi.org/10.1145/800263.809242", 5, "dac", 1982]], "Lionel Bening": [0, ["Developments in logic network path delay analysis", ["Lionel Bening", "Thomas A. Lane", "Curtis R. Alexander", "James E. Smith"], "https://doi.org/10.1145/800263.809265", 11, "dac", 1982]], "Vishwani D. Agrawal": [0, ["Synchronous path analysis in MOS circuit simulator", ["Vishwani D. Agrawal"], "https://doi.org/10.1145/800263.809268", 7, "dac", 1982]], "Chi-Ping Hsu": [0, ["A new two-dimensional routing algorithm", ["Chi-Ping Hsu"], "https://doi.org/10.1145/800263.809184", 5, "dac", 1982]], "Randy H. Katz": [0, ["A database approach for managing VLSI design data", ["Randy H. Katz"], "https://doi.org/10.1145/800263.809218", 9, "dac", 1982]], "William A. Noon": [0, ["A design system approach to data integrity", ["William A. Noon", "Ken N. Robbins", "M. Ted Roberts"], "https://doi.org/10.1145/800263.809278", 7, "dac", 1982]], "James H. Tracey": [0, ["A hardware description language for processor based digital systems", ["James H. Tracey", "Kovvali Surya Kumar"], "https://doi.org/10.1145/800263.809225", 8, "dac", 1982]]}