
*** Running vivado
    with args -log lab3_VGA_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_VGA_Controller_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab3_VGA_Controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/albert.poblador/ip_repo/VGA_Controller_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab3_v2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top lab3_VGA_Controller_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1115.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3_VGA_Controller_0_0' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ip/lab3_VGA_Controller_0_0/synth/lab3_VGA_Controller_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Controller_v1_0' declared at 'c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0.vhd:5' bound to instance 'U0' of component 'VGA_Controller_v1_0' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ip/lab3_VGA_Controller_0_0/synth/lab3_VGA_Controller_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller_v1_0' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Controller_v1_0_S00_AXI' declared at 'c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:5' bound to instance 'VGA_Controller_v1_0_S00_AXI_inst' of component 'VGA_Controller_v1_0_S00_AXI' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller_v1_0_S00_AXI' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:370]
INFO: [Synth 8-3491] module 'VGA_Controller' declared at 'c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/src/VGA_Controller.vhd:33' bound to instance 'VGA_Controller_instance' of component 'VGA_Controller' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/src/VGA_Controller.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (1#1) [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/src/VGA_Controller.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller_v1_0_S00_AXI' (2#1) [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0_S00_AXI.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller_v1_0' (3#1) [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ipshared/b5c3/hdl/VGA_Controller_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'lab3_VGA_Controller_0_0' (4#1) [c:/Users/albert.poblador/lab3/lab3.gen/sources_1/bd/lab3/ip/lab3_VGA_Controller_0_0/synth/lab3_VGA_Controller_0_0.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.641 ; gain = 43.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.641 ; gain = 43.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.641 ; gain = 43.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1158.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1269.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1269.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1269.609 ; gain = 154.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1270.609 ; gain = 155.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     7|
|3     |LUT3 |    14|
|4     |LUT4 |    28|
|5     |LUT5 |    11|
|6     |LUT6 |    60|
|7     |FDRE |   201|
|8     |FDSE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.957 ; gain = 52.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1278.957 ; gain = 163.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1291.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1295.086 ; gain = 179.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/albert.poblador/lab3/lab3.runs/lab3_VGA_Controller_0_0_synth_1/lab3_VGA_Controller_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab3_VGA_Controller_0_0, cache-ID = 7fab97bc7a5890ab
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/albert.poblador/lab3/lab3.runs/lab3_VGA_Controller_0_0_synth_1/lab3_VGA_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_VGA_Controller_0_0_utilization_synth.rpt -pb lab3_VGA_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 10:09:12 2021...
