Loading plugins phase: Elapsed time ==> 0s.160ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -d CY8C4247AZS-M485 -s C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.504ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.072ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -dcpsoc3 PSoC CapSense_HexTouch.v -verilog
======================================================================

======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -dcpsoc3 PSoC CapSense_HexTouch.v -verilog
======================================================================

======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -dcpsoc3 -verilog PSoC CapSense_HexTouch.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 13 17:59:49 2024


======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC CapSense_HexTouch.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 13 17:59:49 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC CapSense_HexTouch.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -dcpsoc3 -verilog PSoC CapSense_HexTouch.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 13 17:59:49 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\codegentemp\PSoC CapSense_HexTouch.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\codegentemp\PSoC CapSense_HexTouch.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC CapSense_HexTouch.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -dcpsoc3 -verilog PSoC CapSense_HexTouch.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 13 17:59:50 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\codegentemp\PSoC CapSense_HexTouch.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\codegentemp\PSoC CapSense_HexTouch.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\Mux_CapSense:CSD\' to set csattribute 'placement_force' on '\Mux_CapSense:CSD\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Mux_CapSense:Net_1664\
	\Mux_CapSense:Net_1665\
	\Counter_micros:Net_95\
	\Counter_micros:CounterUDB:ctrl_cmod_2\
	\Counter_micros:CounterUDB:ctrl_cmod_1\
	\Counter_micros:CounterUDB:ctrl_cmod_0\
	Net_2199
	Net_2194
	\FreqDiv:MODULE_1:b_31\
	\FreqDiv:MODULE_1:b_30\
	\FreqDiv:MODULE_1:b_29\
	\FreqDiv:MODULE_1:b_28\
	\FreqDiv:MODULE_1:b_27\
	\FreqDiv:MODULE_1:b_26\
	\FreqDiv:MODULE_1:b_25\
	\FreqDiv:MODULE_1:b_24\
	\FreqDiv:MODULE_1:b_23\
	\FreqDiv:MODULE_1:b_22\
	\FreqDiv:MODULE_1:b_21\
	\FreqDiv:MODULE_1:b_20\
	\FreqDiv:MODULE_1:b_19\
	\FreqDiv:MODULE_1:b_18\
	\FreqDiv:MODULE_1:b_17\
	\FreqDiv:MODULE_1:b_16\
	\FreqDiv:MODULE_1:b_15\
	\FreqDiv:MODULE_1:b_14\
	\FreqDiv:MODULE_1:b_13\
	\FreqDiv:MODULE_1:b_12\
	\FreqDiv:MODULE_1:b_11\
	\FreqDiv:MODULE_1:b_10\
	\FreqDiv:MODULE_1:b_9\
	\FreqDiv:MODULE_1:b_8\
	\FreqDiv:MODULE_1:b_7\
	\FreqDiv:MODULE_1:b_6\
	\FreqDiv:MODULE_1:b_5\
	\FreqDiv:MODULE_1:b_4\
	\FreqDiv:MODULE_1:b_3\
	\FreqDiv:MODULE_1:b_2\
	\FreqDiv:MODULE_1:b_1\
	\FreqDiv:MODULE_1:b_0\
	\FreqDiv:MODULE_1:g2:a0:a_31\
	\FreqDiv:MODULE_1:g2:a0:a_30\
	\FreqDiv:MODULE_1:g2:a0:a_29\
	\FreqDiv:MODULE_1:g2:a0:a_28\
	\FreqDiv:MODULE_1:g2:a0:a_27\
	\FreqDiv:MODULE_1:g2:a0:a_26\
	\FreqDiv:MODULE_1:g2:a0:a_25\
	\FreqDiv:MODULE_1:g2:a0:a_24\
	\FreqDiv:MODULE_1:g2:a0:b_31\
	\FreqDiv:MODULE_1:g2:a0:b_30\
	\FreqDiv:MODULE_1:g2:a0:b_29\
	\FreqDiv:MODULE_1:g2:a0:b_28\
	\FreqDiv:MODULE_1:g2:a0:b_27\
	\FreqDiv:MODULE_1:g2:a0:b_26\
	\FreqDiv:MODULE_1:g2:a0:b_25\
	\FreqDiv:MODULE_1:g2:a0:b_24\
	\FreqDiv:MODULE_1:g2:a0:b_23\
	\FreqDiv:MODULE_1:g2:a0:b_22\
	\FreqDiv:MODULE_1:g2:a0:b_21\
	\FreqDiv:MODULE_1:g2:a0:b_20\
	\FreqDiv:MODULE_1:g2:a0:b_19\
	\FreqDiv:MODULE_1:g2:a0:b_18\
	\FreqDiv:MODULE_1:g2:a0:b_17\
	\FreqDiv:MODULE_1:g2:a0:b_16\
	\FreqDiv:MODULE_1:g2:a0:b_15\
	\FreqDiv:MODULE_1:g2:a0:b_14\
	\FreqDiv:MODULE_1:g2:a0:b_13\
	\FreqDiv:MODULE_1:g2:a0:b_12\
	\FreqDiv:MODULE_1:g2:a0:b_11\
	\FreqDiv:MODULE_1:g2:a0:b_10\
	\FreqDiv:MODULE_1:g2:a0:b_9\
	\FreqDiv:MODULE_1:g2:a0:b_8\
	\FreqDiv:MODULE_1:g2:a0:b_7\
	\FreqDiv:MODULE_1:g2:a0:b_6\
	\FreqDiv:MODULE_1:g2:a0:b_5\
	\FreqDiv:MODULE_1:g2:a0:b_4\
	\FreqDiv:MODULE_1:g2:a0:b_3\
	\FreqDiv:MODULE_1:g2:a0:b_2\
	\FreqDiv:MODULE_1:g2:a0:b_1\
	\FreqDiv:MODULE_1:g2:a0:b_0\
	\FreqDiv:MODULE_1:g2:a0:s_31\
	\FreqDiv:MODULE_1:g2:a0:s_30\
	\FreqDiv:MODULE_1:g2:a0:s_29\
	\FreqDiv:MODULE_1:g2:a0:s_28\
	\FreqDiv:MODULE_1:g2:a0:s_27\
	\FreqDiv:MODULE_1:g2:a0:s_26\
	\FreqDiv:MODULE_1:g2:a0:s_25\
	\FreqDiv:MODULE_1:g2:a0:s_24\
	\FreqDiv:MODULE_1:g2:a0:s_23\
	\FreqDiv:MODULE_1:g2:a0:s_22\
	\FreqDiv:MODULE_1:g2:a0:s_21\
	\FreqDiv:MODULE_1:g2:a0:s_20\
	\FreqDiv:MODULE_1:g2:a0:s_19\
	\FreqDiv:MODULE_1:g2:a0:s_18\
	\FreqDiv:MODULE_1:g2:a0:s_17\
	\FreqDiv:MODULE_1:g2:a0:s_16\
	\FreqDiv:MODULE_1:g2:a0:s_15\
	\FreqDiv:MODULE_1:g2:a0:s_14\
	\FreqDiv:MODULE_1:g2:a0:s_13\
	\FreqDiv:MODULE_1:g2:a0:s_12\
	\FreqDiv:MODULE_1:g2:a0:s_11\
	\FreqDiv:MODULE_1:g2:a0:s_10\
	\FreqDiv:MODULE_1:g2:a0:s_9\
	\FreqDiv:MODULE_1:g2:a0:s_8\
	\FreqDiv:MODULE_1:g2:a0:s_7\
	\FreqDiv:MODULE_1:g2:a0:s_6\
	\FreqDiv:MODULE_1:g2:a0:s_5\
	\FreqDiv:MODULE_1:g2:a0:s_4\
	\FreqDiv:MODULE_1:g2:a0:s_3\
	\FreqDiv:MODULE_1:g2:a0:s_2\
	\FreqDiv:MODULE_1:g2:a0:s_1\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SPIM:Net_1257\
	\SPIM:uncfg_rx_irq\
	\SPIM:Net_1099\
	\SPIM:Net_1258\
	Net_1696
	Net_1697
	Net_1698
	Net_1699
	Net_1700
	Net_1701
	Net_1702
	Net_1705
	Net_1706
	Net_1713
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_1674
	Net_1675
	Net_1676
	Net_1677
	Net_1678
	Net_1679
	Net_1680
	Net_1683
	Net_1684
	Net_1691
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_1652
	Net_1653
	Net_1654
	Net_1655
	Net_1656
	Net_1657
	Net_1658
	Net_1661
	Net_1662
	Net_1669
	\SPI_Master:Net_1257\
	\SPI_Master:uncfg_rx_irq\
	\SPI_Master:Net_1099\
	\SPI_Master:Net_1258\
	Net_1630
	Net_1631
	Net_1632
	Net_1633
	Net_1634
	Net_1635
	Net_1636
	Net_1639
	Net_1640
	Net_1647

    Synthesized names
	\FreqDiv:add_vi_vv_MODGEN_1_31\
	\FreqDiv:add_vi_vv_MODGEN_1_30\
	\FreqDiv:add_vi_vv_MODGEN_1_29\
	\FreqDiv:add_vi_vv_MODGEN_1_28\
	\FreqDiv:add_vi_vv_MODGEN_1_27\
	\FreqDiv:add_vi_vv_MODGEN_1_26\
	\FreqDiv:add_vi_vv_MODGEN_1_25\
	\FreqDiv:add_vi_vv_MODGEN_1_24\
	\FreqDiv:add_vi_vv_MODGEN_1_23\
	\FreqDiv:add_vi_vv_MODGEN_1_22\
	\FreqDiv:add_vi_vv_MODGEN_1_21\
	\FreqDiv:add_vi_vv_MODGEN_1_20\
	\FreqDiv:add_vi_vv_MODGEN_1_19\
	\FreqDiv:add_vi_vv_MODGEN_1_18\
	\FreqDiv:add_vi_vv_MODGEN_1_17\
	\FreqDiv:add_vi_vv_MODGEN_1_16\
	\FreqDiv:add_vi_vv_MODGEN_1_15\
	\FreqDiv:add_vi_vv_MODGEN_1_14\
	\FreqDiv:add_vi_vv_MODGEN_1_13\
	\FreqDiv:add_vi_vv_MODGEN_1_12\
	\FreqDiv:add_vi_vv_MODGEN_1_11\
	\FreqDiv:add_vi_vv_MODGEN_1_10\
	\FreqDiv:add_vi_vv_MODGEN_1_9\
	\FreqDiv:add_vi_vv_MODGEN_1_8\
	\FreqDiv:add_vi_vv_MODGEN_1_7\
	\FreqDiv:add_vi_vv_MODGEN_1_6\
	\FreqDiv:add_vi_vv_MODGEN_1_5\
	\FreqDiv:add_vi_vv_MODGEN_1_4\
	\FreqDiv:add_vi_vv_MODGEN_1_3\
	\FreqDiv:add_vi_vv_MODGEN_1_2\
	\FreqDiv:add_vi_vv_MODGEN_1_1\

Deleted 174 User equations/components.
Deleted 31 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__S3_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__S3_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__S3_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__S3_net_0
Aliasing \Mux_CapSense:IDACComp:Net_3\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:Net_1919\ to zero
Aliasing \Mux_CapSense:Net_1921\ to zero
Aliasing \Mux_CapSense:tmpOE__Cmod_net_0\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_7\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_6\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_5\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_4\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_3\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_2\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_1\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:tmpOE__Sns_net_0\ to tmpOE__S3_net_0
Aliasing \Mux_CapSense:IDACMod:Net_3\ to tmpOE__S3_net_0
Aliasing \Counter_micros:Net_89\ to tmpOE__S3_net_0
Aliasing \Counter_micros:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_micros:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_micros:CounterUDB:capt_rising\ to zero
Aliasing \Counter_micros:CounterUDB:reset\ to zero
Aliasing \Counter_micros:CounterUDB:tc_i\ to \Counter_micros:CounterUDB:reload_tc\
Aliasing Net_2203 to tmpOE__S3_net_0
Aliasing \FreqDiv:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_9\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_8\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_7\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_6\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_5\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_4\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_3\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_2\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_1\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S3_net_0
Aliasing tmpOE__Pin_Red_net_0 to tmpOE__S3_net_0
Aliasing tmpOE__Pin_Green_net_0 to tmpOE__S3_net_0
Aliasing tmpOE__Pin_Blue_net_0 to tmpOE__S3_net_0
Aliasing \SPIM:select_s_wire\ to zero
Aliasing \SPIM:rx_wire\ to zero
Aliasing \SPIM:sclk_s_wire\ to zero
Aliasing \SPIM:mosi_s_wire\ to zero
Aliasing \SPIM:tmpOE__sclk_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPIM:tmpOE__miso_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPIM:tmpOE__mosi_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPIM:cts_wire\ to zero
Aliasing \EZI2C:select_s_wire\ to zero
Aliasing \EZI2C:rx_wire\ to zero
Aliasing \EZI2C:sclk_s_wire\ to zero
Aliasing \EZI2C:mosi_s_wire\ to zero
Aliasing \EZI2C:miso_m_wire\ to zero
Aliasing \EZI2C:tmpOE__sda_net_0\ to tmpOE__S3_net_0
Aliasing \EZI2C:tmpOE__scl_net_0\ to tmpOE__S3_net_0
Aliasing \EZI2C:cts_wire\ to zero
Aliasing tmpOE__CTRL_net_0 to tmpOE__S3_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__S3_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__S3_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \SPI_Master:select_s_wire\ to zero
Aliasing \SPI_Master:rx_wire\ to zero
Aliasing \SPI_Master:sclk_s_wire\ to zero
Aliasing \SPI_Master:mosi_s_wire\ to zero
Aliasing \SPI_Master:tmpOE__sclk_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPI_Master:tmpOE__miso_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPI_Master:tmpOE__mosi_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPI_Master:tmpOE__ss0_m_net_0\ to tmpOE__S3_net_0
Aliasing \SPI_Master:cts_wire\ to zero
Aliasing \UART_AMOSI:tmpOE__tx_net_0\ to tmpOE__S3_net_0
Aliasing \Counter_micros:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_micros:CounterUDB:cmp_out_reg_i\\D\ to \Counter_micros:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[9] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[15] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[21] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:IDACComp:Net_3\[28] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:Net_1919\[46] = zero[2]
Removing Lhs of wire \Mux_CapSense:Net_1921\[50] = zero[2]
Removing Lhs of wire \Mux_CapSense:tmpOE__Cmod_net_0\[56] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_7\[62] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_6\[63] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_5\[64] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_4\[65] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_3\[66] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_2\[67] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_1\[68] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:tmpOE__Sns_net_0\[69] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Mux_CapSense:IDACMod:Net_3\[90] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Counter_micros:Net_89\[93] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_capmode_1\[101] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_capmode_0\[102] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:ctrl_enable\[114] = \Counter_micros:CounterUDB:control_7\[106]
Removing Lhs of wire \Counter_micros:CounterUDB:capt_rising\[116] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:capt_falling\[117] = \Counter_micros:CounterUDB:prevCapture\[115]
Removing Rhs of wire \Counter_micros:CounterUDB:reload\[120] = \Counter_micros:CounterUDB:reload_tc\[121]
Removing Lhs of wire \Counter_micros:CounterUDB:final_enable\[122] = \Counter_micros:CounterUDB:control_7\[106]
Removing Lhs of wire \Counter_micros:CounterUDB:counter_enable\[123] = \Counter_micros:CounterUDB:control_7\[106]
Removing Rhs of wire \Counter_micros:CounterUDB:status_0\[124] = \Counter_micros:CounterUDB:cmp_out_status\[125]
Removing Rhs of wire \Counter_micros:CounterUDB:status_1\[126] = \Counter_micros:CounterUDB:per_zero\[127]
Removing Rhs of wire \Counter_micros:CounterUDB:status_2\[128] = \Counter_micros:CounterUDB:overflow_status\[129]
Removing Rhs of wire \Counter_micros:CounterUDB:status_3\[130] = \Counter_micros:CounterUDB:underflow_status\[131]
Removing Lhs of wire \Counter_micros:CounterUDB:status_4\[132] = \Counter_micros:CounterUDB:hwCapture\[119]
Removing Rhs of wire \Counter_micros:CounterUDB:status_5\[133] = \Counter_micros:CounterUDB:fifo_full\[134]
Removing Rhs of wire \Counter_micros:CounterUDB:status_6\[135] = \Counter_micros:CounterUDB:fifo_nempty\[136]
Removing Lhs of wire \Counter_micros:CounterUDB:reset\[138] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:dp_dir\[141] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Counter_micros:CounterUDB:tc_i\[146] = \Counter_micros:CounterUDB:reload\[120]
Removing Rhs of wire \Counter_micros:CounterUDB:cmp_out_i\[149] = \Counter_micros:CounterUDB:cmp_equal\[150]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_2\[157] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_1\[158] = \Counter_micros:CounterUDB:count_enable\[156]
Removing Lhs of wire \Counter_micros:CounterUDB:cs_addr_0\[159] = \Counter_micros:CounterUDB:reload\[120]
Removing Lhs of wire Net_2203[334] = tmpOE__S3_net_0[1]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_0\[336] = \FreqDiv:MODULE_1:g2:a0:s_0\[496]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_23\[377] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_22\[378] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_21\[379] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_20\[380] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_19\[381] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_18\[382] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_17\[383] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_16\[384] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_15\[385] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_14\[386] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_13\[387] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_12\[388] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_11\[389] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_10\[390] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_9\[391] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_8\[392] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_7\[393] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_6\[394] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_5\[395] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_4\[396] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_3\[397] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_2\[398] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_1\[399] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_0\[400] = \FreqDiv:MODIN1_0\[401]
Removing Lhs of wire \FreqDiv:MODIN1_0\[401] = \FreqDiv:count_0\[335]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[534] = tmpOE__S3_net_0[1]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[535] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__Pin_Red_net_0[537] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__Pin_Green_net_0[543] = tmpOE__S3_net_0[1]
Removing Lhs of wire tmpOE__Pin_Blue_net_0[549] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPIM:select_s_wire\[556] = zero[2]
Removing Lhs of wire \SPIM:rx_wire\[557] = zero[2]
Removing Lhs of wire \SPIM:Net_1170\[560] = \SPIM:Net_847\[555]
Removing Lhs of wire \SPIM:sclk_s_wire\[561] = zero[2]
Removing Lhs of wire \SPIM:mosi_s_wire\[562] = zero[2]
Removing Rhs of wire \SPIM:miso_m_wire\[563] = \SPIM:Net_467\[564]
Removing Lhs of wire \SPIM:tmpOE__sclk_m_net_0\[568] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPIM:tmpOE__miso_m_net_0\[575] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPIM:tmpOE__mosi_m_net_0\[580] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPIM:cts_wire\[586] = zero[2]
Removing Lhs of wire \EZI2C:select_s_wire\[613] = zero[2]
Removing Lhs of wire \EZI2C:rx_wire\[614] = zero[2]
Removing Lhs of wire \EZI2C:Net_1170\[617] = \EZI2C:Net_847\[612]
Removing Lhs of wire \EZI2C:sclk_s_wire\[618] = zero[2]
Removing Lhs of wire \EZI2C:mosi_s_wire\[619] = zero[2]
Removing Lhs of wire \EZI2C:miso_m_wire\[620] = zero[2]
Removing Lhs of wire \EZI2C:tmpOE__sda_net_0\[622] = tmpOE__S3_net_0[1]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[628] = tmpOE__S3_net_0[1]
Removing Lhs of wire \EZI2C:cts_wire\[637] = zero[2]
Removing Lhs of wire tmpOE__CTRL_net_0[662] = tmpOE__S3_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[669] = zero[2]
Removing Rhs of wire \UART:rx_wire\[670] = \UART:Net_1268\[671]
Removing Lhs of wire \UART:Net_1170\[674] = \UART:Net_847\[668]
Removing Lhs of wire \UART:sclk_s_wire\[675] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[676] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[677] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[679] = tmpOE__S3_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[688] = tmpOE__S3_net_0[1]
Removing Lhs of wire \UART:cts_wire\[692] = zero[2]
Removing Lhs of wire \SPI_Master:select_s_wire\[720] = zero[2]
Removing Lhs of wire \SPI_Master:rx_wire\[721] = zero[2]
Removing Lhs of wire \SPI_Master:Net_1170\[724] = \SPI_Master:Net_847\[719]
Removing Lhs of wire \SPI_Master:sclk_s_wire\[725] = zero[2]
Removing Lhs of wire \SPI_Master:mosi_s_wire\[726] = zero[2]
Removing Rhs of wire \SPI_Master:miso_m_wire\[727] = \SPI_Master:Net_467\[728]
Removing Lhs of wire \SPI_Master:tmpOE__sclk_m_net_0\[732] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPI_Master:tmpOE__miso_m_net_0\[739] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPI_Master:tmpOE__mosi_m_net_0\[744] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPI_Master:tmpOE__ss0_m_net_0\[751] = tmpOE__S3_net_0[1]
Removing Lhs of wire \SPI_Master:cts_wire\[757] = zero[2]
Removing Lhs of wire \UART_AMOSI:tmpOE__tx_net_0\[782] = tmpOE__S3_net_0[1]
Removing Lhs of wire \Counter_micros:CounterUDB:prevCapture\\D\[788] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:overflow_reg_i\\D\[789] = \Counter_micros:CounterUDB:overflow\[140]
Removing Lhs of wire \Counter_micros:CounterUDB:underflow_reg_i\\D\[790] = \Counter_micros:CounterUDB:underflow\[143]
Removing Lhs of wire \Counter_micros:CounterUDB:tc_reg_i\\D\[791] = \Counter_micros:CounterUDB:reload\[120]
Removing Lhs of wire \Counter_micros:CounterUDB:prevCompare\\D\[792] = \Counter_micros:CounterUDB:cmp_out_i\[149]
Removing Lhs of wire \Counter_micros:CounterUDB:cmp_out_reg_i\\D\[793] = \Counter_micros:CounterUDB:cmp_out_i\[149]
Removing Lhs of wire \Counter_micros:CounterUDB:count_stored_i\\D\[794] = Net_2394[155]

------------------------------------------------------
Aliased 0 equations, 120 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__S3_net_0' (cost = 0):
tmpOE__S3_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_micros:CounterUDB:capt_either_edge\ <= (\Counter_micros:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:overflow\' (cost = 0):
\Counter_micros:CounterUDB:overflow\ <= (\Counter_micros:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_micros:CounterUDB:underflow\' (cost = 0):
\Counter_micros:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv:count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Counter_micros:CounterUDB:hwCapture\ to zero
Aliasing \Counter_micros:CounterUDB:status_3\ to zero
Aliasing \Counter_micros:CounterUDB:underflow\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv:not_last_reset\\D\ to tmpOE__S3_net_0
Removing Lhs of wire \Counter_micros:CounterUDB:hwCapture\[119] = zero[2]
Removing Rhs of wire \Counter_micros:CounterUDB:reload\[120] = \Counter_micros:CounterUDB:per_equal\[142]
Removing Lhs of wire \Counter_micros:CounterUDB:status_3\[130] = zero[2]
Removing Lhs of wire \Counter_micros:CounterUDB:underflow\[143] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[505] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[515] = zero[2]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[525] = zero[2]
Removing Lhs of wire \FreqDiv:not_last_reset\\D\[796] = tmpOE__S3_net_0[1]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj" -dcpsoc3 "PSoC CapSense_HexTouch.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.414ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 13 March 2024 17:59:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Prajwal Trachealth\Documents\PSoC Creator\E-Lagori PSoC 11th April 2023\PSoC CapSense_HexTouch.cydsn\PSoC CapSense_HexTouch.cyprj -d CY8C4247AZS-M485 PSoC CapSense_HexTouch.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Counter_micros:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_micros:CounterUDB:underflow_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'Mux_CapSense_ModClk'. Signal=\Mux_CapSense:Net_1946_ff7\
    Fixed Function Clock 6: Automatic-assigning  clock 'Mux_CapSense_SnsClk'. Signal=\Mux_CapSense:Net_1785_ff6\
    Fixed Function Clock 2: Automatic-assigning  clock 'SPIM_SCBCLK'. Signal=\SPIM:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'SPI_Master_SCBCLK'. Signal=\SPI_Master:Net_847_ff3\
    Fixed Function Clock 4: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff4\
    Digital Clock 0: Automatic-assigning  clock 'Clock_micros'. Fanout=5, Signal=Net_106_digital
    Fixed Function Clock 5: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff5\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Counter_micros:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Counter_micros:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Cmod(0)\__PA ,
            analog_term => \Mux_CapSense:Net_1924\ ,
            pad => \Mux_CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(0)\
        Attributes:
            Alias: MatrixButtons0_Col0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(0)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(1)\
        Attributes:
            Alias: MatrixButtons0_Col1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(1)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(2)\
        Attributes:
            Alias: MatrixButtons0_Col2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(2)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(3)\
        Attributes:
            Alias: MatrixButtons0_Col3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(3)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(4)\
        Attributes:
            Alias: MatrixButtons0_Row0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(4)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(5)\
        Attributes:
            Alias: MatrixButtons0_Row1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(5)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(6)\
        Attributes:
            Alias: MatrixButtons0_Row2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(6)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Mux_CapSense:Sns(7)\
        Attributes:
            Alias: MatrixButtons0_Row3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Mux_CapSense:Sns(7)\__PA ,
            analog_term => \Mux_CapSense:Net_1909_0\ ,
            pad => \Mux_CapSense:Sns(7)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Red(0)__PA ,
            pad => Pin_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Green(0)__PA ,
            pad => Pin_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Blue(0)__PA ,
            pad => Pin_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SPIM:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:sclk_m(0)\__PA ,
            pin_input => \SPIM:sclk_m_wire\ ,
            pad => \SPIM:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIM:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:miso_m(0)\__PA ,
            fb => \SPIM:miso_m_wire\ ,
            pad => \SPIM:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPIM:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:mosi_m(0)\__PA ,
            pin_input => \SPIM:mosi_m_wire\ ,
            pad => \SPIM:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => Net_1689 ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => Net_1688 ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CTRL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTRL(0)__PA ,
            pad => CTRL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:sclk_m(0)\__PA ,
            pin_input => \SPI_Master:sclk_m_wire\ ,
            pad => \SPI_Master:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:miso_m(0)\__PA ,
            fb => \SPI_Master:miso_m_wire\ ,
            pad => \SPI_Master:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:mosi_m(0)\__PA ,
            pin_input => \SPI_Master:mosi_m_wire\ ,
            pad => \SPI_Master:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:ss0_m(0)\__PA ,
            pin_input => \SPI_Master:select_m_wire_0\ ,
            pad => \SPI_Master:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_AMOSI:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_AMOSI:tx(0)\__PA ,
            pad => \UART_AMOSI:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Counter_micros:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\ * 
              !\Counter_micros:CounterUDB:prevCompare\
        );
        Output = \Counter_micros:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\ * 
              !\Counter_micros:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_micros:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:control_7\ * 
              !\Counter_micros:CounterUDB:count_stored_i\ * Net_2394
        );
        Output = \Counter_micros:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)

    MacroCell: Name=\Counter_micros:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\
        );
        Output = \Counter_micros:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\
        );
        Output = \Counter_micros:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_micros:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2394
        );
        Output = \Counter_micros:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_2394, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_2394 (fanout=2)

    MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)

    MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_106_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
            ce0_comb => \Counter_micros:CounterUDB:reload\ ,
            z0_comb => \Counter_micros:CounterUDB:status_1\ ,
            ce1_comb => \Counter_micros:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_micros:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_micros:CounterUDB:status_5\ ,
            chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Counter_micros:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_106_digital ,
            status_6 => \Counter_micros:CounterUDB:status_6\ ,
            status_5 => \Counter_micros:CounterUDB:status_5\ ,
            status_2 => \Counter_micros:CounterUDB:status_2\ ,
            status_1 => \Counter_micros:CounterUDB:status_1\ ,
            status_0 => \Counter_micros:CounterUDB:status_0\ ,
            interrupt => Net_2197 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_micros:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_106_digital ,
            control_7 => \Counter_micros:CounterUDB:control_7\ ,
            control_6 => \Counter_micros:CounterUDB:control_6\ ,
            control_5 => \Counter_micros:CounterUDB:control_5\ ,
            control_4 => \Counter_micros:CounterUDB:control_4\ ,
            control_3 => \Counter_micros:CounterUDB:control_3\ ,
            control_2 => \Counter_micros:CounterUDB:control_2\ ,
            control_1 => \Counter_micros:CounterUDB:control_1\ ,
            control_0 => \Counter_micros:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Mux_CapSense:ISR\
        PORT MAP (
            interrupt => \Mux_CapSense:Net_815\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1672 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_millis
        PORT MAP (
            interrupt => Net_2197 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   31 :   20 :   51 : 60.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    1 :    2 : 50.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    4 :    0 :    4 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    1 :    2 : 50.00 %
  8-bit IDAC                  :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
S3(0)                               : [IOP=(3)][IoId=(0)]                
S2(0)                               : [IOP=(6)][IoId=(4)]                
S1(0)                               : [IOP=(3)][IoId=(1)]                
S0(0)                               : [IOP=(6)][IoId=(5)]                
\Mux_CapSense:Cmod(0)\              : [IOP=(4)][IoId=(0)]                
\Mux_CapSense:Sns(0)\               : [IOP=(2)][IoId=(5)]                
\Mux_CapSense:Sns(1)\               : [IOP=(6)][IoId=(1)]                
\Mux_CapSense:Sns(2)\               : [IOP=(1)][IoId=(4)]                
\Mux_CapSense:Sns(3)\               : [IOP=(2)][IoId=(7)]                
\Mux_CapSense:Sns(4)\               : [IOP=(3)][IoId=(5)]                
\Mux_CapSense:Sns(5)\               : [IOP=(1)][IoId=(5)]                
\Mux_CapSense:Sns(6)\               : [IOP=(6)][IoId=(0)]                
\Mux_CapSense:Sns(7)\               : [IOP=(2)][IoId=(4)]                
Pin_Red(0)                          : [IOP=(1)][IoId=(7)]                
Pin_Green(0)                        : [IOP=(5)][IoId=(2)]                
Pin_Blue(0)                         : [IOP=(5)][IoId=(5)]                
\SPIM:sclk_m(0)\                    : [IOP=(1)][IoId=(2)]                
\SPIM:miso_m(0)\                    : [IOP=(1)][IoId=(1)]                
\SPIM:mosi_m(0)\                    : [IOP=(1)][IoId=(0)]                
\EZI2C:sda(0)\                      : [IOP=(7)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(7)][IoId=(0)]                
CTRL(0)                             : [IOP=(0)][IoId=(6)]                
\UART:tx(0)\                        : [IOP=(5)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(5)][IoId=(0)]                
\SPI_Master:sclk_m(0)\              : [IOP=(2)][IoId=(2)]                
\SPI_Master:miso_m(0)\              : [IOP=(2)][IoId=(1)]                
\SPI_Master:mosi_m(0)\              : [IOP=(2)][IoId=(0)]                
\SPI_Master:ss0_m(0)\               : [IOP=(2)][IoId=(3)]                
\UART_AMOSI:tx(0)\                  : [IOP=(0)][IoId=(5)]                
\Mux_CapSense:CSD\                  : CSD_[FFB(CSD,0)]                   
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\SPIM:SCB\                          : SCB_[FFB(SCB,0)]                   
\EZI2C:SCB\                         : SCB_[FFB(SCB,3)]                   
\UART:SCB\                          : SCB_[FFB(SCB,2)]                   
\SPI_Master:SCB\                    : SCB_[FFB(SCB,1)]                   
\Mux_CapSense:IDACComp:cy_psoc4_idac\ : CSIDAC7_[FFB(CSIDAC7,0)]           
\Mux_CapSense:IDACMod:cy_psoc4_idac\ : CSIDAC8_[FFB(CSIDAC8,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.4419660s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.864ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0049394 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \Mux_CapSense:Net_1909_0\ {
    source0
    swh_13
    amuxbusa_csd
    P6_P40
    p6_0
    P6_P41
    p6_1
    P3_P45
    p3_5
    AMUX_SAR_CSD_SWITCH_A_SL
    amuxbridge_sar_csd_a
    AMUX_SAR_CSD_SWITCH_A_SR
    amuxbusa_sar
    P2_P47
    p2_7
    P1_P45
    p1_5
    P2_P44
    p2_4
    P2_P45
    p2_5
    P1_P44
    p1_4
    swhv_1
    idac0_out
    P4_P40
    p4_0
  }
}
Map of item to net {
  source0                                          -> \Mux_CapSense:Net_1909_0\
  swh_13                                           -> \Mux_CapSense:Net_1909_0\
  amuxbusa_csd                                     -> \Mux_CapSense:Net_1909_0\
  P6_P40                                           -> \Mux_CapSense:Net_1909_0\
  p6_0                                             -> \Mux_CapSense:Net_1909_0\
  P6_P41                                           -> \Mux_CapSense:Net_1909_0\
  p6_1                                             -> \Mux_CapSense:Net_1909_0\
  P3_P45                                           -> \Mux_CapSense:Net_1909_0\
  p3_5                                             -> \Mux_CapSense:Net_1909_0\
  AMUX_SAR_CSD_SWITCH_A_SL                         -> \Mux_CapSense:Net_1909_0\
  amuxbridge_sar_csd_a                             -> \Mux_CapSense:Net_1909_0\
  AMUX_SAR_CSD_SWITCH_A_SR                         -> \Mux_CapSense:Net_1909_0\
  amuxbusa_sar                                     -> \Mux_CapSense:Net_1909_0\
  P2_P47                                           -> \Mux_CapSense:Net_1909_0\
  p2_7                                             -> \Mux_CapSense:Net_1909_0\
  P1_P45                                           -> \Mux_CapSense:Net_1909_0\
  p1_5                                             -> \Mux_CapSense:Net_1909_0\
  P2_P44                                           -> \Mux_CapSense:Net_1909_0\
  p2_4                                             -> \Mux_CapSense:Net_1909_0\
  P2_P45                                           -> \Mux_CapSense:Net_1909_0\
  p2_5                                             -> \Mux_CapSense:Net_1909_0\
  P1_P44                                           -> \Mux_CapSense:Net_1909_0\
  p1_4                                             -> \Mux_CapSense:Net_1909_0\
  swhv_1                                           -> \Mux_CapSense:Net_1909_0\
  idac0_out                                        -> \Mux_CapSense:Net_1909_0\
  P4_P40                                           -> \Mux_CapSense:Net_1909_0\
  p4_0                                             -> \Mux_CapSense:Net_1909_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :    5 :    8 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.67
               Macrocells :            3.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       2.25 :       2.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_micros:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\
        );
        Output = \Counter_micros:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:cmp_out_i\ * 
              !\Counter_micros:CounterUDB:prevCompare\
        );
        Output = \Counter_micros:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        ce0_comb => \Counter_micros:CounterUDB:reload\ ,
        z0_comb => \Counter_micros:CounterUDB:status_1\ ,
        ce1_comb => \Counter_micros:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_micros:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_micros:CounterUDB:status_5\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Counter_micros:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_106_digital ,
        status_6 => \Counter_micros:CounterUDB:status_6\ ,
        status_5 => \Counter_micros:CounterUDB:status_5\ ,
        status_2 => \Counter_micros:CounterUDB:status_2\ ,
        status_1 => \Counter_micros:CounterUDB:status_1\ ,
        status_0 => \Counter_micros:CounterUDB:status_0\ ,
        interrupt => Net_2197 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_micros:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:control_7\ * 
              !\Counter_micros:CounterUDB:count_stored_i\ * Net_2394
        );
        Output = \Counter_micros:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2394
        );
        Output = \Counter_micros:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2394, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_2394 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_micros:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_106_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\
        );
        Output = \Counter_micros:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_micros:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_micros:CounterUDB:reload\ * 
              !\Counter_micros:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_micros:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\Counter_micros:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_106_digital ,
        control_7 => \Counter_micros:CounterUDB:control_7\ ,
        control_6 => \Counter_micros:CounterUDB:control_6\ ,
        control_5 => \Counter_micros:CounterUDB:control_5\ ,
        control_4 => \Counter_micros:CounterUDB:control_4\ ,
        control_3 => \Counter_micros:CounterUDB:control_3\ ,
        control_2 => \Counter_micros:CounterUDB:control_2\ ,
        control_1 => \Counter_micros:CounterUDB:control_1\ ,
        control_0 => \Counter_micros:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,1)] contents:
datapathcell: Name =\Counter_micros:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_106_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_micros:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_micros:CounterUDB:reload\ ,
        chain_in => \Counter_micros:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Counter_micros:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_micros:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Counter_micros:CounterUDB:sC32:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_millis
        PORT MAP (
            interrupt => Net_2197 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1672 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =\Mux_CapSense:ISR\
        PORT MAP (
            interrupt => \Mux_CapSense:Net_815\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = \UART_AMOSI:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_AMOSI:tx(0)\__PA ,
        pad => \UART_AMOSI:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CTRL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTRL(0)__PA ,
        pad => CTRL(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPIM:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:mosi_m(0)\__PA ,
        pin_input => \SPIM:mosi_m_wire\ ,
        pad => \SPIM:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPIM:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:miso_m(0)\__PA ,
        fb => \SPIM:miso_m_wire\ ,
        pad => \SPIM:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPIM:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:sclk_m(0)\__PA ,
        pin_input => \SPIM:sclk_m_wire\ ,
        pad => \SPIM:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Mux_CapSense:Sns(2)\
    Attributes:
        Alias: MatrixButtons0_Col2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(2)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Mux_CapSense:Sns(5)\
    Attributes:
        Alias: MatrixButtons0_Row1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(5)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Red(0)__PA ,
        pad => Pin_Red(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_Master:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:mosi_m(0)\__PA ,
        pin_input => \SPI_Master:mosi_m_wire\ ,
        pad => \SPI_Master:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_Master:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:miso_m(0)\__PA ,
        fb => \SPI_Master:miso_m_wire\ ,
        pad => \SPI_Master:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI_Master:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:sclk_m(0)\__PA ,
        pin_input => \SPI_Master:sclk_m_wire\ ,
        pad => \SPI_Master:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPI_Master:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:ss0_m(0)\__PA ,
        pin_input => \SPI_Master:select_m_wire_0\ ,
        pad => \SPI_Master:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Mux_CapSense:Sns(7)\
    Attributes:
        Alias: MatrixButtons0_Row3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(7)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(7)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Mux_CapSense:Sns(0)\
    Attributes:
        Alias: MatrixButtons0_Col0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(0)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Mux_CapSense:Sns(3)\
    Attributes:
        Alias: MatrixButtons0_Col3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(3)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Mux_CapSense:Sns(4)\
    Attributes:
        Alias: MatrixButtons0_Row0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(4)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Mux_CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Cmod(0)\__PA ,
        pad => \Mux_CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Green(0)__PA ,
        pad => Pin_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Blue(0)__PA ,
        pad => Pin_Blue(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Mux_CapSense:Sns(6)\
    Attributes:
        Alias: MatrixButtons0_Row2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(6)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Mux_CapSense:Sns(1)\
    Attributes:
        Alias: MatrixButtons0_Col1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Mux_CapSense:Sns(1)\__PA ,
        analog_term => \Mux_CapSense:Net_1909_0\ ,
        pad => \Mux_CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => Net_1688 ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => Net_1689 ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \Mux_CapSense:Net_1946_ff7\ ,
            ff_div_6 => \Mux_CapSense:Net_1785_ff6\ ,
            ff_div_2 => \SPIM:Net_847_ff2\ ,
            ff_div_3 => \SPI_Master:Net_847_ff3\ ,
            ff_div_4 => \EZI2C:Net_847_ff4\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_5 => \UART:Net_847_ff5\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\SPIM:SCB\
        PORT MAP (
            clock => \SPIM:Net_847_ff2\ ,
            interrupt => Net_1694 ,
            uart_tx => \SPIM:tx_wire\ ,
            uart_rts => \SPIM:rts_wire\ ,
            mosi_m => \SPIM:mosi_m_wire\ ,
            miso_m => \SPIM:miso_m_wire\ ,
            select_m_3 => \SPIM:select_m_wire_3\ ,
            select_m_2 => \SPIM:select_m_wire_2\ ,
            select_m_1 => \SPIM:select_m_wire_1\ ,
            select_m_0 => \SPIM:select_m_wire_0\ ,
            sclk_m => \SPIM:sclk_m_wire\ ,
            miso_s => \SPIM:miso_s_wire\ ,
            tr_tx_req => Net_1712 ,
            tr_rx_req => Net_1703 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI_Master:SCB\
        PORT MAP (
            clock => \SPI_Master:Net_847_ff3\ ,
            interrupt => Net_1628 ,
            uart_tx => \SPI_Master:tx_wire\ ,
            uart_rts => \SPI_Master:rts_wire\ ,
            mosi_m => \SPI_Master:mosi_m_wire\ ,
            miso_m => \SPI_Master:miso_m_wire\ ,
            select_m_3 => \SPI_Master:select_m_wire_3\ ,
            select_m_2 => \SPI_Master:select_m_wire_2\ ,
            select_m_1 => \SPI_Master:select_m_wire_1\ ,
            select_m_0 => \SPI_Master:select_m_wire_0\ ,
            sclk_m => \SPI_Master:sclk_m_wire\ ,
            miso_s => \SPI_Master:miso_s_wire\ ,
            tr_tx_req => Net_1646 ,
            tr_rx_req => Net_1637 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff5\ ,
            interrupt => Net_1650 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_1668 ,
            tr_rx_req => Net_1659 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff4\ ,
            interrupt => Net_1672 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => Net_1688 ,
            i2c_sda => Net_1689 ,
            tr_tx_req => Net_1690 ,
            tr_rx_req => Net_1681 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\Mux_CapSense:CSD\
        PORT MAP (
            source => \Mux_CapSense:Net_1909_0\ ,
            shield => \Mux_CapSense:Net_817\ ,
            csh => \Mux_CapSense:Net_2084\ ,
            cmod => \Mux_CapSense:Net_804\ ,
            sense_out => \Mux_CapSense:Net_1913\ ,
            sample_out => \Mux_CapSense:Net_1911\ ,
            clk1 => \Mux_CapSense:Net_1785_ff6\ ,
            clk2 => \Mux_CapSense:Net_1946_ff7\ ,
            irq => \Mux_CapSense:Net_815\ );
        Properties:
        {
            cy_registers = ""
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            placement_force = "F(CSD,0)"
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 8
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\Mux_CapSense:IDACMod:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\Mux_CapSense:IDACComp:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_106_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   0 |   5 |     * |      NONE |         CMOS_OUT |     \UART_AMOSI:tx(0)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |                CTRL(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |       \SPIM:mosi_m(0)\ | In(\SPIM:mosi_m_wire\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       \SPIM:miso_m(0)\ | FB(\SPIM:miso_m_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |       \SPIM:sclk_m(0)\ | In(\SPIM:sclk_m_wire\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(2)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(5)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   7 |     * |      NONE |         CMOS_OUT |             Pin_Red(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \SPI_Master:mosi_m(0)\ | In(\SPI_Master:mosi_m_wire\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | \SPI_Master:miso_m(0)\ | FB(\SPI_Master:miso_m_wire\)
     |   2 |     * |      NONE |         CMOS_OUT | \SPI_Master:sclk_m(0)\ | In(\SPI_Master:sclk_m_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |  \SPI_Master:ss0_m(0)\ | In(\SPI_Master:select_m_wire_0\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(7)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(0)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(3)\ | Analog(\Mux_CapSense:Net_1909_0\)
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                  S3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                  S1(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(4)\ | Analog(\Mux_CapSense:Net_1909_0\)
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG | \Mux_CapSense:Cmod(0)\ | 
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |           \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |           \UART:tx(0)\ | In(\UART:tx_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |           Pin_Green(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            Pin_Blue(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(6)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \Mux_CapSense:Sns(1)\ | Analog(\Mux_CapSense:Net_1909_0\)
     |   4 |     * |      NONE |         CMOS_OUT |                  S2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                  S0(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------------------------
   7 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         \EZI2C:scl(0)\ | FB(Net_1688)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         \EZI2C:sda(0)\ | FB(Net_1689)
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.055ms
Digital Placement phase: Elapsed time ==> 1s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "PSoC CapSense_HexTouch_r.vh2" --pcf-path "PSoC CapSense_HexTouch.pco" --des-name "PSoC CapSense_HexTouch" --dsf-path "PSoC CapSense_HexTouch.dsf" --sdc-path "PSoC CapSense_HexTouch.sdc" --lib-path "PSoC CapSense_HexTouch_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.927ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC CapSense_HexTouch_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.356ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.358ms
API generation phase: Elapsed time ==> 7s.775ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.001ms
