# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dkong_system.ip_user_files/bd/dkong/ip/dkong_proc_sys_reset_0_0/sim/dkong_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
