((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr Num . -17) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 21) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 76) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 67) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -65))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -83))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 76) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . LOAD) (Reg . 1) (Expr Num . -36))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 24) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 66) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -17) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 66))
((Stat . LOAD) (Reg . 1) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -83) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . NOT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -14) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 80) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -76) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -100) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -17))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -36) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 32) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 43) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -87) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 25) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 66) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -87) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -86) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . LOAD) (Reg . 0) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 50) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -28) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 25) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . NOT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 40) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . AND) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -83) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -78) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -91) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -43) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . 21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . AND) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -10) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -54) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -76) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -89) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -70) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -100) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -46) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -83) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 32) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -54) (Expr Num . 61) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 4) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 21) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -86))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -94) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . EQ) (Expr Num . -81) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -7) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -83) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . GT) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 45) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -100) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -70) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -70) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -56))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -76) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -100) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -83))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 25) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -43) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 32) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 4) (Expr Num . -72) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -76) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 95) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 66) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -16) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -91) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -96))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 4) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -43) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -7))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -17))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -21) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 37) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 95) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -65))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -76) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 67) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -54) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -47) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 28) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -83) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -54) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 67) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 25) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -94))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -17) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -50) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -43) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Reg . 2) (Expr Num . -17) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Reg . 2) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 80) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . 25) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -76) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -74) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -17) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -16) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -83))
((Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -30))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -80))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . OR) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 28) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -100) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -43) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -74) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 60) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . LT) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -7) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -9) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 62) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 91) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -87) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -99) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -64) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -83))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . LOAD) (Reg . 3) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 67) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -76) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 24) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 1) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Expr Num . -93))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Expr Num . -91))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . GT) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . AND) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 32))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -91) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -53) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 66) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . 21))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -14) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -99) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -87) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 33) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 40) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -83))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 80))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . -43) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -15) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 41) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 80) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr Num . -43) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . 21))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -99) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 2) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 66) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 80) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -76) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 43) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -54) (Expr Num . 61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -15) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 67) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -65) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 93) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 24) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . -74) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 32))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -89))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -76) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Expr Num . 24) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 24) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr Num . -15))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 12) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Expr Num . -46))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -91) (Stat . LOAD) (Reg . 0) (Expr Num . -36))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . 66) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -99) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -53) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 19) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 32) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Expr Num . -15) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . 80) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -96))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -87) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . LOAD) (Reg . 3) (Expr Num . -15))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -15) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -94) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr Num . -15) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 66) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -87) (Reg . 0) (Stat . OUTPUT) (Expr Num . 43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . -53) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . AND) (Expr . MUL) (Expr Num . 24) (Expr Num . -43) (Expr Num . 32) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -15) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 1))
