-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=16;

ADDRESS_RADIX=BIN;
DATA_RADIX=BIN;

CONTENT BEGIN
0000		:	0101111111100010000001101000000110;
0001		:	0001010111000001111101001000000110;
0010		:	1001110011110010011011000100000110;
0011		:	0100010111010011010100100100000110;
0100		:	0001101100010010100010000100000110;
0101		:	0111010100011011101100100100000010;
0110		:	0011010010000011000011011100000010;
0111		:	1000010000000010011101011100000010;
1000		:	0111000011000011011001101000000010;
1001		:	1001101011110001111100110000000010;
1010		:	0011011111100010001010100000000010;
1011		:	0010101111001001100101111000000010;
1100		:	0000110100011010110111000100001010;
1101		:	0010010100011011101011100100001010;
1110		:	1000001111001001111101010100001010;

1111  :   0;
END;
