digraph "func" {
"472996" [label = "sub sp , sp , # address" ]
"473000" [label = "mov w8 , # address" ]
"473004" [label = "str x0 , [ sp , # address ]" ]
"473008" [label = "str x1 , [ sp , # address ]" ]
"473012" [label = "str x2 , [ sp ]" ]
"473016" [label = "str x3 , [ sp , # address ]" ]
"473020" [label = "ldr x9 , [ sp , # address ]" ]
"473024" [label = "ldr x10 , [ sp ]" ]
"473028" [label = "cmp x9 , x10" ]
"473032" [label = "cset w11 , gt" ]
"473036" [label = "mov w12 , # address" ]
"473040" [label = "and w11 , w11 , w12" ]
"473044" [label = "ldr x9 , [ sp , # address ]" ]
"473048" [label = "ldr x10 , [ sp ]" ]
"473052" [label = "cmp x9 , x10" ]
"473056" [label = "cset w13 , lt" ]
"473060" [label = "and w13 , w13 , w12" ]
"473064" [label = "subs w11 , w11 , w13" ]
"473068" [label = "mul w8 , w8 , w11" ]
"473072" [label = "ldr x9 , [ sp , # address ]" ]
"473076" [label = "ldr x10 , [ sp , # address ]" ]
"473080" [label = "cmp x9 , x10" ]
"473084" [label = "cset w11 , gt" ]
"473088" [label = "and w11 , w11 , w12" ]
"473092" [label = "ldr x9 , [ sp , # address ]" ]
"473096" [label = "ldr x10 , [ sp , # address ]" ]
"473100" [label = "cmp x9 , x10" ]
"473104" [label = "cset w13 , lt" ]
"473108" [label = "and w12 , w13 , w12" ]
"473112" [label = "subs w11 , w11 , w12" ]
"473116" [label = "add w0 , w8 , w11" ]
"473120" [label = "add sp , sp , # address" ]
"473124" [label = "ret" ]
"472996" -> "473000" [ label = "CFG" ]
"473000" -> "473004" [ label = "CFG" ]
"473004" -> "473008" [ label = "CFG" ]
"473004" -> "473020" [ label = "DFG" ]
"473004" -> "473044" [ label = "DFG" ]
"473008" -> "473012" [ label = "CFG" ]
"473008" -> "473072" [ label = "DFG" ]
"473008" -> "473092" [ label = "DFG" ]
"473012" -> "473016" [ label = "CFG" ]
"473012" -> "473024" [ label = "DFG" ]
"473012" -> "473048" [ label = "DFG" ]
"473016" -> "473020" [ label = "CFG" ]
"473016" -> "473076" [ label = "DFG" ]
"473016" -> "473096" [ label = "DFG" ]
"473020" -> "473024" [ label = "CFG" ]
"473020" -> "473032" [ label = "DFG" ]
"473024" -> "473028" [ label = "CFG" ]
"473024" -> "473032" [ label = "DFG" ]
"473028" -> "473032" [ label = "CFG" ]
"473032" -> "473036" [ label = "CFG" ]
"473032" -> "473040" [ label = "DFG" ]
"473032" -> "473064" [ label = "DFG" ]
"473036" -> "473040" [ label = "CFG" ]
"473040" -> "473044" [ label = "CFG" ]
"473040" -> "473064" [ label = "DFG" ]
"473044" -> "473048" [ label = "CFG" ]
"473044" -> "473056" [ label = "DFG" ]
"473048" -> "473052" [ label = "CFG" ]
"473048" -> "473056" [ label = "DFG" ]
"473052" -> "473056" [ label = "CFG" ]
"473056" -> "473060" [ label = "DFG" ]
"473056" -> "473064" [ label = "DFG" ]
"473060" -> "473064" [ label = "DFG" ]
"473064" -> "473068" [ label = "DFG" ]
"473068" -> "473072" [ label = "CFG" ]
"473068" -> "473116" [ label = "DFG" ]
"473072" -> "473076" [ label = "CFG" ]
"473072" -> "473084" [ label = "DFG" ]
"473076" -> "473080" [ label = "CFG" ]
"473076" -> "473084" [ label = "DFG" ]
"473080" -> "473084" [ label = "CFG" ]
"473084" -> "473088" [ label = "DFG" ]
"473084" -> "473112" [ label = "DFG" ]
"473088" -> "473092" [ label = "CFG" ]
"473088" -> "473112" [ label = "DFG" ]
"473092" -> "473096" [ label = "CFG" ]
"473092" -> "473104" [ label = "DFG" ]
"473096" -> "473100" [ label = "CFG" ]
"473096" -> "473104" [ label = "DFG" ]
"473100" -> "473104" [ label = "CFG" ]
"473104" -> "473108" [ label = "DFG" ]
"473108" -> "473112" [ label = "DFG" ]
"473112" -> "473116" [ label = "DFG" ]
"473116" -> "473120" [ label = "CFG" ]
"473116" -> "473124" [ label = "DFG" ]
"473120" -> "473124" [ label = "CFG" ]
}
