{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 19:00:10 2015 " "Info: Processing started: Mon May 11 19:00:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cislo\[15\] " "Info: Detected ripple clock \"cislo\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cislo\[1\] " "Info: Detected ripple clock \"cislo\[1\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register prepin\[4\] register prepin\[6\] 201.17 MHz 4.971 ns Internal " "Info: Clock \"clk\" has Internal fmax of 201.17 MHz between source register \"prepin\[4\]\" and destination register \"prepin\[6\]\" (period= 4.971 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.707 ns + Longest register register " "Info: + Longest register to register delay is 4.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin\[4\] 1 REG LCFF_X20_Y13_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y13_N7; Fanout = 7; REG Node = 'prepin\[4\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[4] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.651 ns) 1.137 ns Equal0~1 2 COMB LCCOMB_X20_Y13_N4 1 " "Info: 2: + IC(0.486 ns) + CELL(0.651 ns) = 1.137 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { prepin[4] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.319 ns) 1.832 ns Equal0~2 3 COMB LCCOMB_X20_Y13_N30 3 " "Info: 3: + IC(0.376 ns) + CELL(0.319 ns) = 1.832 ns; Loc. = LCCOMB_X20_Y13_N30; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.596 ns) 2.812 ns Add2~1 4 COMB LCCOMB_X20_Y13_N12 2 " "Info: 4: + IC(0.384 ns) + CELL(0.596 ns) = 2.812 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Equal0~2 Add2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.002 ns Add2~3 5 COMB LCCOMB_X20_Y13_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 3.002 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 2; COMB Node = 'Add2~3'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add2~1 Add2~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.088 ns Add2~5 6 COMB LCCOMB_X20_Y13_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.088 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 2; COMB Node = 'Add2~5'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~3 Add2~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.174 ns Add2~7 7 COMB LCCOMB_X20_Y13_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.174 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'Add2~7'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~5 Add2~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.260 ns Add2~9 8 COMB LCCOMB_X20_Y13_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.260 ns; Loc. = LCCOMB_X20_Y13_N20; Fanout = 2; COMB Node = 'Add2~9'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~7 Add2~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.346 ns Add2~11 9 COMB LCCOMB_X20_Y13_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.346 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 2; COMB Node = 'Add2~11'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add2~9 Add2~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.852 ns Add2~12 10 COMB LCCOMB_X20_Y13_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 3.852 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 1; COMB Node = 'Add2~12'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~11 Add2~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 4.599 ns Add3~12 11 COMB LCCOMB_X20_Y13_N10 1 " "Info: 11: + IC(0.377 ns) + CELL(0.370 ns) = 4.599 ns; Loc. = LCCOMB_X20_Y13_N10; Fanout = 1; COMB Node = 'Add3~12'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Add2~12 Add3~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.707 ns prepin\[6\] 12 REG LCFF_X20_Y13_N11 7 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 4.707 ns; Loc. = LCFF_X20_Y13_N11; Fanout = 7; REG Node = 'prepin\[6\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add3~12 prepin[6] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.084 ns ( 65.52 % ) " "Info: Total cell delay = 3.084 ns ( 65.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.623 ns ( 34.48 % ) " "Info: Total interconnect delay = 1.623 ns ( 34.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.707 ns" { prepin[4] Equal0~1 Equal0~2 Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~11 Add2~12 Add3~12 prepin[6] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.707 ns" { prepin[4] {} Equal0~1 {} Equal0~2 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~11 {} Add2~12 {} Add3~12 {} prepin[6] {} } { 0.000ns 0.486ns 0.376ns 0.384ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.377ns 0.000ns } { 0.000ns 0.651ns 0.319ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.894 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.970 ns) 3.456 ns cislo\[15\] 2 REG LCFF_X8_Y7_N29 2 " "Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.000 ns) 5.372 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.916 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 6.894 ns prepin\[6\] 4 REG LCFF_X20_Y13_N11 7 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 6.894 ns; Loc. = LCFF_X20_Y13_N11; Fanout = 7; REG Node = 'prepin\[6\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { cislo[15]~clkctrl prepin[6] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.69 % ) " "Info: Total cell delay = 2.736 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.158 ns ( 60.31 % ) " "Info: Total interconnect delay = 4.158 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[6] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[6] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.894 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.970 ns) 3.456 ns cislo\[15\] 2 REG LCFF_X8_Y7_N29 2 " "Info: 2: + IC(1.386 ns) + CELL(0.970 ns) = 3.456 ns; Loc. = LCFF_X8_Y7_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.000 ns) 5.372 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.916 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 6.894 ns prepin\[4\] 4 REG LCFF_X20_Y13_N7 7 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 6.894 ns; Loc. = LCFF_X20_Y13_N7; Fanout = 7; REG Node = 'prepin\[4\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.69 % ) " "Info: Total cell delay = 2.736 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.158 ns ( 60.31 % ) " "Info: Total interconnect delay = 4.158 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[6] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[6] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.707 ns" { prepin[4] Equal0~1 Equal0~2 Add2~1 Add2~3 Add2~5 Add2~7 Add2~9 Add2~11 Add2~12 Add3~12 prepin[6] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.707 ns" { prepin[4] {} Equal0~1 {} Equal0~2 {} Add2~1 {} Add2~3 {} Add2~5 {} Add2~7 {} Add2~9 {} Add2~11 {} Add2~12 {} Add3~12 {} prepin[6] {} } { 0.000ns 0.486ns 0.376ns 0.384ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.377ns 0.000ns } { 0.000ns 0.651ns 0.319ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[6] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[6] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { clk cislo[15] cislo[15]~clkctrl prepin[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[4] {} } { 0.000ns 0.000ns 1.386ns 1.916ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radek\[4\] helper\[7\] 16.986 ns register " "Info: tco from clock \"clk\" to destination pin \"radek\[4\]\" through register \"helper\[7\]\" is 16.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.623 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.970 ns) 3.612 ns registr\[15\] 2 REG LCFF_X20_Y7_N29 2 " "Info: 2: + IC(1.542 ns) + CELL(0.970 ns) = 3.612 ns; Loc. = LCFF_X20_Y7_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { clk registr[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.000 ns) 5.102 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.490 ns) + CELL(0.000 ns) = 5.102 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 6.623 ns helper\[7\] 4 REG LCFF_X17_Y13_N11 6 " "Info: 4: + IC(0.855 ns) + CELL(0.666 ns) = 6.623 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 6; REG Node = 'helper\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { registr[15]~clkctrl helper[7] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.31 % ) " "Info: Total cell delay = 2.736 ns ( 41.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.887 ns ( 58.69 % ) " "Info: Total interconnect delay = 3.887 ns ( 58.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk registr[15] registr[15]~clkctrl helper[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} helper[7] {} } { 0.000ns 0.000ns 1.542ns 1.490ns 0.855ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.059 ns + Longest register pin " "Info: + Longest register to pin delay is 10.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns helper\[7\] 1 REG LCFF_X17_Y13_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N11; Fanout = 6; REG Node = 'helper\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { helper[7] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.624 ns) 1.392 ns Mux7~0 2 COMB LCCOMB_X17_Y13_N24 3 " "Info: 2: + IC(0.768 ns) + CELL(0.624 ns) = 1.392 ns; Loc. = LCCOMB_X17_Y13_N24; Fanout = 3; COMB Node = 'Mux7~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { helper[7] Mux7~0 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.202 ns) 2.277 ns Mux7~1 3 COMB LCCOMB_X17_Y13_N14 2 " "Info: 3: + IC(0.683 ns) + CELL(0.202 ns) = 2.277 ns; Loc. = LCCOMB_X17_Y13_N14; Fanout = 2; COMB Node = 'Mux7~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Mux7~0 Mux7~1 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.615 ns) 3.503 ns Mux4~0 4 COMB LCCOMB_X17_Y13_N12 3 " "Info: 4: + IC(0.611 ns) + CELL(0.615 ns) = 3.503 ns; Loc. = LCCOMB_X17_Y13_N12; Fanout = 3; COMB Node = 'Mux4~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Mux7~1 Mux4~0 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.651 ns) 5.220 ns Mux4~1 5 COMB LCCOMB_X15_Y13_N22 2 " "Info: 5: + IC(1.066 ns) + CELL(0.651 ns) = 5.220 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 2; COMB Node = 'Mux4~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Mux4~0 Mux4~1 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(3.236 ns) 10.059 ns radek\[4\] 6 PIN PIN_132 0 " "Info: 6: + IC(1.603 ns) + CELL(3.236 ns) = 10.059 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'radek\[4\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { Mux4~1 radek[4] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.328 ns ( 52.97 % ) " "Info: Total cell delay = 5.328 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.731 ns ( 47.03 % ) " "Info: Total interconnect delay = 4.731 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.059 ns" { helper[7] Mux7~0 Mux7~1 Mux4~0 Mux4~1 radek[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "10.059 ns" { helper[7] {} Mux7~0 {} Mux7~1 {} Mux4~0 {} Mux4~1 {} radek[4] {} } { 0.000ns 0.768ns 0.683ns 0.611ns 1.066ns 1.603ns } { 0.000ns 0.624ns 0.202ns 0.615ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { clk registr[15] registr[15]~clkctrl helper[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} helper[7] {} } { 0.000ns 0.000ns 1.542ns 1.490ns 0.855ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.059 ns" { helper[7] Mux7~0 Mux7~1 Mux4~0 Mux4~1 radek[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "10.059 ns" { helper[7] {} Mux7~0 {} Mux7~1 {} Mux4~0 {} Mux4~1 {} radek[4] {} } { 0.000ns 0.768ns 0.683ns 0.611ns 1.066ns 1.603ns } { 0.000ns 0.624ns 0.202ns 0.615ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 19:00:12 2015 " "Info: Processing ended: Mon May 11 19:00:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
