$date
	Sun Oct 23 08:38:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#652073
b110 !
1"
#652074
b110 &
b110 %
1$
#652075
0"
#652078
b11 &
b11 %
#652082
b1010 &
b1010 %
#652086
b101 &
b101 %
#652090
b10000 &
b10000 %
#652094
b1000 &
b1000 %
#652098
b100 &
b100 %
#652102
b10 &
b10 %
#652106
b1 &
b1 %
1#
#652110
b0 &
0#
b0 %
0$
#1708593
b1011 !
1"
#1708594
b1011 &
b1011 %
1$
#1708595
0"
#1708598
b100010 &
b100010 %
#1708602
b10001 &
b10001 %
#1708606
b110100 &
b110100 %
#1708610
b11010 &
b11010 %
#1708614
b1101 &
b1101 %
#1708618
b101000 &
b101000 %
#1708622
b10100 &
b10100 %
#1708626
b1010 &
b1010 %
#1708630
b101 &
b101 %
#1708634
b10000 &
b10000 %
#1708638
b1000 &
b1000 %
#1708642
b100 &
b100 %
#1708646
b10 &
b10 %
#1708650
b1 &
b1 %
1#
#1708654
b0 &
0#
b0 %
0$
#2675742
b10100 &
b10100 %
1$
b10100 !
1"
#2675743
0"
#2675746
b1010 &
b1010 %
#2675750
b101 &
b101 %
#2675754
b10000 &
b10000 %
#2675758
b1000 &
b1000 %
#2675762
b100 &
b100 %
#2675766
b10 &
b10 %
#2675770
b1 &
b1 %
1#
#2675774
b0 &
0#
b0 %
0$
#4500012
