// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CH_HH_
#define _CH_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct CH : public sc_module {
    // Port declarations 5
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > x;
    sc_in< sc_lv<32> > y;
    sc_in< sc_lv<32> > z;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    CH(sc_module_name name);
    SC_HAS_PROCESS(CH);

    ~CH();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<32> > xor_ln39_fu_34_p2;
    sc_signal< sc_lv<32> > and_ln39_1_fu_40_p2;
    sc_signal< sc_lv<32> > and_ln39_fu_28_p2;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_and_ln39_1_fu_40_p2();
    void thread_and_ln39_fu_28_p2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_xor_ln39_fu_34_p2();
};

}

using namespace ap_rtl;

#endif
