$date
	Tue Jul 23 23:49:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 32 ! Out [31:0] $end
$var reg 32 " A [31:0] $end
$scope module uut $end
$var wire 32 # in [31:0] $end
$var wire 32 $ out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100011010101100000000000000000 $
b101011001100011 #
b101011001100011 "
b1100011010101100000000000000000 !
$end
#20
b10000001010111100000000000000000 !
b10000001010111100000000000000000 $
b101111010000001 "
b101111010000001 #
#40
b10001101100110010000000000000000 !
b10001101100110010000000000000000 $
b1001100110001101 "
b1001100110001101 #
#60
b1001110101100000000000000000 !
b1001110101100000000000000000 $
b1101011000001001 "
b1101011000001001 #
#80
