INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/ALU_Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Full_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/HazardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Shift_Left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_2x1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_2x1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_4x1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_4x1Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/OmarMahdy/project_1/project_1.srcs/sim_1/imports/project/Risv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risv_tb
