
*** Running vivado
    with args -log design_1_Matrix_Processor_3X3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Matrix_Processor_3X3_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Matrix_Processor_3X3_0_0.tcl -notrace
Command: synth_design -top design_1_Matrix_Processor_3X3_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 405.313 ; gain = 101.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Matrix_Processor_3X3_0_0' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/synth/design_1_Matrix_Processor_3X3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Processor_3X3_v1_0' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Matrix_Processor_3X3_v1_0_S00_AXI' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'top_ctrl' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/top_ctrl.v:19]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Processor' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:9]
WARNING: [Synth 8-5788] Register cmd_reg in module Matrix_Processor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Processor' (1#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:9]
INFO: [Synth 8-6157] synthesizing module 'memory8X256' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/memory8X256.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory8X256' (2#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/memory8X256.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/top_ctrl.v:118]
INFO: [Synth 8-6155] done synthesizing module 'top_ctrl' (3#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/top_ctrl.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Processor_3X3_v1_0_S00_AXI' (4#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Processor_3X3_v1_0' (5#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/hdl/Matrix_Processor_3X3_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Matrix_Processor_3X3_0_0' (6#1) [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/synth/design_1_Matrix_Processor_3X3_0_0.v:57]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 460.105 ; gain = 155.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 460.105 ; gain = 155.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 460.105 ; gain = 155.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/src/Matrix_Processor_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ip/design_1_Matrix_Processor_3X3_0_0/src/Matrix_Processor_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/design_1_Matrix_Processor_3X3_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/design_1_Matrix_Processor_3X3_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 824.465 ; gain = 1.313
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/design_1_Matrix_Processor_3X3_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:47]
INFO: [Synth 8-5546] ROM "M_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/top_ctrl.v:118]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_ctrl'
INFO: [Synth 8-5546] ROM "pro_d_in_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pro_cmd_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ari_element" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux_sel_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_w_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pro_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[0]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[1]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[2]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[3]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[4]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[5]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[6]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[7]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg[8]' [d:/123NCKU/FPGA/Lab6_HW/Lab6_HW.srcs/sources_1/bd/design_1/ipshared/81d8/src/Matrix_Processor.v:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE3 |                              010 |                             0010
                 iSTATE4 |                              011 |                             0011
                 iSTATE2 |                              100 |                             0100
                 iSTATE5 |                              101 |                             0101
                 iSTATE1 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 32    
	   6 Input      8 Bit        Muxes := 39    
	   4 Input      8 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Matrix_Processor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 9     
+---Registers : 
	                8 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 30    
	   6 Input      8 Bit        Muxes := 39    
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 2     
Module memory8X256 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module top_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   6 Input      3 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module Matrix_Processor_3X3_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "M_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pro_cmd_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pro_d_in_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ari_element" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Matrix_Processor_3X3_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg0_reg[1]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[17]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[16]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[15]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[14]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[13]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[12]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[11]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[10]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[9]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
WARNING: [Synth 8-3332] Sequential element (Matrix_Processor_3X3_v1_0_S00_AXI_inst/slv_reg1_reg[8]) is unused and will be removed from module Matrix_Processor_3X3_v1_0.
INFO: [Synth 8-3886] merging instance 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/pro_addr_reg[0]' (FDRE) to 'inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_addr_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory8X256: | mem_reg    | 256 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/i_0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 824.465 ; gain = 520.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 842.758 ; gain = 538.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory8X256: | mem_reg    | 256 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Matrix_Processor_3X3_v1_0_S00_AXI_inst/top_ctrl1/mem_i/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   224|
|2     |LUT1     |     3|
|3     |LUT2     |   491|
|4     |LUT3     |   114|
|5     |LUT4     |   442|
|6     |LUT5     |   126|
|7     |LUT6     |   723|
|8     |RAMB18E1 |     1|
|9     |FDCE     |   147|
|10    |FDRE     |   154|
|11    |FDSE     |     1|
|12    |LD       |    72|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |  2498|
|2     |  inst                                     |Matrix_Processor_3X3_v1_0         |  2498|
|3     |    Matrix_Processor_3X3_v1_0_S00_AXI_inst |Matrix_Processor_3X3_v1_0_S00_AXI |  2498|
|4     |      top_ctrl1                            |top_ctrl                          |  2328|
|5     |        matrix_proi                        |Matrix_Processor                  |  2204|
|6     |        mem_i                              |memory8X256                       |     1|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 868.730 ; gain = 200.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 868.730 ; gain = 564.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_Matrix_Processor_3X3_0_0' is not ideal for floorplanning, since the cellview 'Matrix_Processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  LD => LDCE: 72 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 868.730 ; gain = 576.039
INFO: [Common 17-1381] The checkpoint 'D:/123NCKU/FPGA/Lab6_HW/Lab6_HW.runs/design_1_Matrix_Processor_3X3_0_0_synth_1/design_1_Matrix_Processor_3X3_0_0.dcp' has been generated.
