{"vcs1":{"timestamp_begin":1680533882.138187103, "rt":1.33, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1680533883.504213945, "rt":1.28, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680533884.808249992, "rt":0.84, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533881.855109898}
{"VCS_COMP_START_TIME": 1680533881.855109898}
{"VCS_COMP_END_TIME": 1680533886.894325981}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340472}}
{"stitch_vcselab": {"peak_mem": 239012}}
