/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [5:0] _02_;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~celloutsig_1_8z[2];
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_0_1z = ~((in_data[88] | _00_) & _00_);
  assign celloutsig_1_12z = celloutsig_1_4z ^ in_data[177];
  assign celloutsig_0_5z = celloutsig_0_2z[8] ^ celloutsig_0_2z[3];
  assign celloutsig_1_18z = { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_15z };
  reg [5:0] _09_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 6'h00;
    else _09_ <= in_data[48:43];
  assign { _02_[5:3], _00_, _02_[1:0] } = _09_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_2z[5:3], celloutsig_0_8z };
  reg [6:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 7'h00;
    else _11_ <= celloutsig_0_2z[7:1];
  assign out_data[6:0] = _11_;
  assign celloutsig_1_0z = in_data[161:146] & in_data[175:160];
  assign celloutsig_1_1z = celloutsig_1_0z[9:7] & celloutsig_1_0z[12:10];
  assign celloutsig_1_2z = in_data[120:105] & celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_9z[3:0] / { 1'h1, _01_[4:3], celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_0z[15:6], celloutsig_1_0z } == { in_data[147:144], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[18:1], _02_[5:3], _00_, _02_[1:0] } === { in_data[17:3], celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_0z[12:0], celloutsig_1_1z, celloutsig_1_1z } === { in_data[184:182], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_2z[7], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_14z } >= { celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[17:15] % { 1'h1, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_18z[10:6] % { 1'h1, celloutsig_0_9z[5:3], celloutsig_0_7z };
  assign celloutsig_1_5z = { in_data[149:147], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[3:1] };
  assign celloutsig_1_19z = celloutsig_1_5z * { celloutsig_1_2z[6], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_10z = { celloutsig_0_9z[7:1], celloutsig_0_6z, celloutsig_0_3z } * { celloutsig_0_9z[5:2], celloutsig_0_5z, _02_[5:3], _00_, _02_[1:0] };
  assign celloutsig_1_14z = | { in_data[105:103], celloutsig_1_11z };
  assign celloutsig_0_3z = | { _00_, celloutsig_0_1z, _02_[5:3], _02_[1:0], in_data[57:54] };
  assign celloutsig_1_8z = celloutsig_1_0z[13:10] >> in_data[148:145];
  assign celloutsig_0_2z = { celloutsig_0_1z, _02_[5:3], _00_, _02_[1:0], celloutsig_0_1z, celloutsig_0_1z } >> in_data[86:78];
  assign celloutsig_0_9z = { in_data[62:55], celloutsig_0_3z } <<< celloutsig_0_8z[9:1];
  assign celloutsig_0_18z = { _02_[4:3], _00_, _02_[1:0], celloutsig_0_14z, celloutsig_0_9z } <<< { celloutsig_0_10z[8:4], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_2z[5:2], celloutsig_1_6z, celloutsig_1_2z } - { celloutsig_1_0z[9:5], celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z } ^ { in_data[26:21], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_6z) | celloutsig_1_8z[2]);
  assign celloutsig_0_7z = ~((in_data[48] & _02_[0]) | celloutsig_0_4z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] & celloutsig_1_4z) | celloutsig_1_3z);
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_7z[10]) | (celloutsig_1_0z[3] & celloutsig_1_3z));
  assign _02_[2] = _00_;
  assign { out_data[130:128], out_data[99:96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z };
endmodule
