// Seed: 3895527346
module module_0;
  always @* begin
    if (id_1 === 1 == 1) begin
      $display;
    end
  end
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output tri   id_2,
    output logic id_3
);
  initial begin
    $display(id_1, id_1 == id_1);
    id_0 <= id_1;
  end
  reg  id_5;
  tri1 id_6;
  assign id_5 = 1 ==? id_5;
  always @(posedge 1 ^ id_6 or posedge id_6) begin
    id_3 <= 1'b0;
  end
  wire id_7;
  wire id_9;
  module_0();
  initial begin
    id_5 <= id_5;
  end
endmodule
