-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_Primal_Bound is
port (
    primalInfeasRay_SVfifo_lb_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasRay_SVfifo_lb_i_empty_n : IN STD_LOGIC;
    primalInfeasRay_SVfifo_lb_i_read : OUT STD_LOGIC;
    primalInfeasRay_SVfifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasRay_SVfifo_ub_i_empty_n : IN STD_LOGIC;
    primalInfeasRay_SVfifo_ub_i_read : OUT STD_LOGIC;
    m_axi_gmem9_AWVALID : OUT STD_LOGIC;
    m_axi_gmem9_AWREADY : IN STD_LOGIC;
    m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_WVALID : OUT STD_LOGIC;
    m_axi_gmem9_WREADY : IN STD_LOGIC;
    m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_WLAST : OUT STD_LOGIC;
    m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_ARVALID : OUT STD_LOGIC;
    m_axi_gmem9_ARREADY : IN STD_LOGIC;
    m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RVALID : IN STD_LOGIC;
    m_axi_gmem9_RREADY : OUT STD_LOGIC;
    m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem9_RLAST : IN STD_LOGIC;
    m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BVALID : IN STD_LOGIC;
    m_axi_gmem9_BREADY : OUT STD_LOGIC;
    m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    hasLower : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_AWVALID : OUT STD_LOGIC;
    m_axi_gmem10_AWREADY : IN STD_LOGIC;
    m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WVALID : OUT STD_LOGIC;
    m_axi_gmem10_WREADY : IN STD_LOGIC;
    m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_WLAST : OUT STD_LOGIC;
    m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARVALID : OUT STD_LOGIC;
    m_axi_gmem10_ARREADY : IN STD_LOGIC;
    m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RVALID : IN STD_LOGIC;
    m_axi_gmem10_RREADY : OUT STD_LOGIC;
    m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem10_RLAST : IN STD_LOGIC;
    m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BVALID : IN STD_LOGIC;
    m_axi_gmem10_BREADY : OUT STD_LOGIC;
    m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_AWVALID : OUT STD_LOGIC;
    m_axi_gmem7_AWREADY : IN STD_LOGIC;
    m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WVALID : OUT STD_LOGIC;
    m_axi_gmem7_WREADY : IN STD_LOGIC;
    m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_WLAST : OUT STD_LOGIC;
    m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARVALID : OUT STD_LOGIC;
    m_axi_gmem7_ARREADY : IN STD_LOGIC;
    m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RVALID : IN STD_LOGIC;
    m_axi_gmem7_RREADY : OUT STD_LOGIC;
    m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem7_RLAST : IN STD_LOGIC;
    m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BVALID : IN STD_LOGIC;
    m_axi_gmem7_BREADY : OUT STD_LOGIC;
    m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    colScale1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    pBoundUbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
    pBoundLbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
    ifScaled : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    hasLower_ap_vld : IN STD_LOGIC;
    hasUpper_ap_vld : IN STD_LOGIC;
    colScale1_ap_vld : IN STD_LOGIC;
    pBoundLbResSq_i_ap_vld : OUT STD_LOGIC;
    pBoundUbResSq_i_ap_vld : OUT STD_LOGIC;
    ifScaled_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_Primal_Bound is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal projNeg_221_U0_ap_start : STD_LOGIC;
    signal projNeg_221_U0_ap_done : STD_LOGIC;
    signal projNeg_221_U0_ap_continue : STD_LOGIC;
    signal projNeg_221_U0_ap_idle : STD_LOGIC;
    signal projNeg_221_U0_ap_ready : STD_LOGIC;
    signal projNeg_221_U0_start_out : STD_LOGIC;
    signal projNeg_221_U0_start_write : STD_LOGIC;
    signal projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read : STD_LOGIC;
    signal projNeg_221_U0_primalInfeasBound_fifo_lb_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal projNeg_221_U0_primalInfeasBound_fifo_lb_i_write : STD_LOGIC;
    signal projNeg_221_U0_nCols_assign_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal projNeg_221_U0_nCols_assign_c1_write : STD_LOGIC;
    signal projPos22_U0_ap_start : STD_LOGIC;
    signal projPos22_U0_ap_done : STD_LOGIC;
    signal projPos22_U0_ap_continue : STD_LOGIC;
    signal projPos22_U0_ap_idle : STD_LOGIC;
    signal projPos22_U0_ap_ready : STD_LOGIC;
    signal projPos22_U0_start_out : STD_LOGIC;
    signal projPos22_U0_start_write : STD_LOGIC;
    signal projPos22_U0_primalInfeasRay_SVfifo_ub_i_read : STD_LOGIC;
    signal projPos22_U0_primalInfeasBound_fifo_ub_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal projPos22_U0_primalInfeasBound_fifo_ub_i_write : STD_LOGIC;
    signal projPos22_U0_nCols_assign_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal projPos22_U0_nCols_assign_c_write : STD_LOGIC;
    signal loadDDR_data_2023_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_2023_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_2023_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_2023_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_2023_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWVALID : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_WVALID : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_WLAST : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARVALID : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2023_U0_m_axi_gmem9_RREADY : STD_LOGIC;
    signal loadDDR_data_2023_U0_m_axi_gmem9_BREADY : STD_LOGIC;
    signal loadDDR_data_2023_U0_hasLower_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_2023_U0_hasLower_fifo_i_write : STD_LOGIC;
    signal loadDDR_data_2124_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_2124_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_2124_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_2124_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_2124_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWVALID : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_WVALID : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_WLAST : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARVALID : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_2124_U0_m_axi_gmem10_RREADY : STD_LOGIC;
    signal loadDDR_data_2124_U0_m_axi_gmem10_BREADY : STD_LOGIC;
    signal loadDDR_data_2124_U0_hasUpper_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_2124_U0_hasUpper_fifo_i_write : STD_LOGIC;
    signal edot_325_U0_ap_start : STD_LOGIC;
    signal edot_325_U0_ap_done : STD_LOGIC;
    signal edot_325_U0_ap_continue : STD_LOGIC;
    signal edot_325_U0_ap_idle : STD_LOGIC;
    signal edot_325_U0_ap_ready : STD_LOGIC;
    signal edot_325_U0_primalInfeasBound_fifo_lb_i_read : STD_LOGIC;
    signal edot_325_U0_hasLower_fifo_i_read : STD_LOGIC;
    signal edot_325_U0_primalInfeasBound_edotfifo_lb_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal edot_325_U0_primalInfeasBound_edotfifo_lb_i_write : STD_LOGIC;
    signal edot_325_U0_nCols_assign_read : STD_LOGIC;
    signal edot_426_U0_ap_start : STD_LOGIC;
    signal edot_426_U0_ap_done : STD_LOGIC;
    signal edot_426_U0_ap_continue : STD_LOGIC;
    signal edot_426_U0_ap_idle : STD_LOGIC;
    signal edot_426_U0_ap_ready : STD_LOGIC;
    signal edot_426_U0_primalInfeasBound_fifo_ub_i_read : STD_LOGIC;
    signal edot_426_U0_hasUpper_fifo_i_read : STD_LOGIC;
    signal edot_426_U0_primalInfeasBound_edotfifo_ub_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal edot_426_U0_primalInfeasBound_edotfifo_ub_i_write : STD_LOGIC;
    signal edot_426_U0_nCols_assign_read : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_ap_start : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_ap_done : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_ap_continue : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_ap_idle : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_ap_ready : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWVALID : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WVALID : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WLAST : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_BREADY : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read : STD_LOGIC;
    signal scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i : STD_LOGIC_VECTOR (63 downto 0);
    signal primalInfeasBound_fifo_lb_i_full_n : STD_LOGIC;
    signal primalInfeasBound_fifo_lb_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasBound_fifo_lb_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_lb_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_lb_i_empty_n : STD_LOGIC;
    signal nCols_assign_c1_full_n : STD_LOGIC;
    signal nCols_assign_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c1_empty_n : STD_LOGIC;
    signal primalInfeasBound_fifo_ub_i_full_n : STD_LOGIC;
    signal primalInfeasBound_fifo_ub_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasBound_fifo_ub_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_ub_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_fifo_ub_i_empty_n : STD_LOGIC;
    signal nCols_assign_c_full_n : STD_LOGIC;
    signal nCols_assign_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal nCols_assign_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal nCols_assign_c_empty_n : STD_LOGIC;
    signal hasLower_fifo_i_full_n : STD_LOGIC;
    signal hasLower_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal hasLower_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal hasLower_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal hasLower_fifo_i_empty_n : STD_LOGIC;
    signal hasUpper_fifo_i_full_n : STD_LOGIC;
    signal hasUpper_fifo_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal hasUpper_fifo_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal hasUpper_fifo_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal hasUpper_fifo_i_empty_n : STD_LOGIC;
    signal primalInfeasBound_edotfifo_lb_i_full_n : STD_LOGIC;
    signal primalInfeasBound_edotfifo_lb_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasBound_edotfifo_lb_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_edotfifo_lb_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_edotfifo_lb_i_empty_n : STD_LOGIC;
    signal primalInfeasBound_edotfifo_ub_i_full_n : STD_LOGIC;
    signal primalInfeasBound_edotfifo_ub_i_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal primalInfeasBound_edotfifo_ub_i_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_edotfifo_ub_i_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal primalInfeasBound_edotfifo_ub_i_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_projNeg_221_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_projNeg_221_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_projPos22_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_projPos22_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_2023_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_2023_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_loadDDR_data_2124_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_loadDDR_data_2124_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready : STD_LOGIC;
    signal start_for_edot_325_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_325_U0_full_n : STD_LOGIC;
    signal start_for_edot_325_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_325_U0_empty_n : STD_LOGIC;
    signal start_for_edot_426_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_426_U0_full_n : STD_LOGIC;
    signal start_for_edot_426_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_426_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_projNeg_221 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        primalInfeasRay_SVfifo_lb_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_lb_i_empty_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_lb_i_read : OUT STD_LOGIC;
        primalInfeasBound_fifo_lb_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_lb_i_full_n : IN STD_LOGIC;
        primalInfeasBound_fifo_lb_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c1_full_n : IN STD_LOGIC;
        nCols_assign_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_projPos22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_SVfifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_SVfifo_ub_i_empty_n : IN STD_LOGIC;
        primalInfeasRay_SVfifo_ub_i_read : OUT STD_LOGIC;
        primalInfeasBound_fifo_ub_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_ub_i_full_n : IN STD_LOGIC;
        primalInfeasBound_fifo_ub_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_c_full_n : IN STD_LOGIC;
        nCols_assign_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_loadDDR_data_2023 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem9_AWVALID : OUT STD_LOGIC;
        m_axi_gmem9_AWREADY : IN STD_LOGIC;
        m_axi_gmem9_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WVALID : OUT STD_LOGIC;
        m_axi_gmem9_WREADY : IN STD_LOGIC;
        m_axi_gmem9_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_WLAST : OUT STD_LOGIC;
        m_axi_gmem9_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARVALID : OUT STD_LOGIC;
        m_axi_gmem9_ARREADY : IN STD_LOGIC;
        m_axi_gmem9_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem9_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem9_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem9_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem9_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RVALID : IN STD_LOGIC;
        m_axi_gmem9_RREADY : OUT STD_LOGIC;
        m_axi_gmem9_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem9_RLAST : IN STD_LOGIC;
        m_axi_gmem9_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem9_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BVALID : IN STD_LOGIC;
        m_axi_gmem9_BREADY : OUT STD_LOGIC;
        m_axi_gmem9_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem9_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem9_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasLower_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        hasLower_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hasLower_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hasLower_fifo_i_full_n : IN STD_LOGIC;
        hasLower_fifo_i_write : OUT STD_LOGIC;
        hasLower : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_loadDDR_data_2124 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem10_AWVALID : OUT STD_LOGIC;
        m_axi_gmem10_AWREADY : IN STD_LOGIC;
        m_axi_gmem10_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WVALID : OUT STD_LOGIC;
        m_axi_gmem10_WREADY : IN STD_LOGIC;
        m_axi_gmem10_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_WLAST : OUT STD_LOGIC;
        m_axi_gmem10_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARVALID : OUT STD_LOGIC;
        m_axi_gmem10_ARREADY : IN STD_LOGIC;
        m_axi_gmem10_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem10_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem10_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem10_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem10_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RVALID : IN STD_LOGIC;
        m_axi_gmem10_RREADY : OUT STD_LOGIC;
        m_axi_gmem10_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem10_RLAST : IN STD_LOGIC;
        m_axi_gmem10_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem10_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BVALID : IN STD_LOGIC;
        m_axi_gmem10_BREADY : OUT STD_LOGIC;
        m_axi_gmem10_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem10_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem10_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        hasUpper_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        hasUpper_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hasUpper_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hasUpper_fifo_i_full_n : IN STD_LOGIC;
        hasUpper_fifo_i_write : OUT STD_LOGIC;
        hasUpper : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_edot_325 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasBound_fifo_lb_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_lb_i_empty_n : IN STD_LOGIC;
        primalInfeasBound_fifo_lb_i_read : OUT STD_LOGIC;
        hasLower_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        hasLower_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hasLower_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hasLower_fifo_i_empty_n : IN STD_LOGIC;
        hasLower_fifo_i_read : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_lb_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_i_full_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_lb_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_edot_426 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        primalInfeasBound_fifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_ub_i_empty_n : IN STD_LOGIC;
        primalInfeasBound_fifo_ub_i_read : OUT STD_LOGIC;
        hasUpper_fifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        hasUpper_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        hasUpper_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        hasUpper_fifo_i_empty_n : IN STD_LOGIC;
        hasUpper_fifo_i_read : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_ub_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_i_full_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_ub_i_write : OUT STD_LOGIC;
        nCols_assign_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        nCols_assign_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        nCols_assign_empty_n : IN STD_LOGIC;
        nCols_assign_read : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_scale_and_twoNormSquared_for_lub27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem7_AWVALID : OUT STD_LOGIC;
        m_axi_gmem7_AWREADY : IN STD_LOGIC;
        m_axi_gmem7_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WVALID : OUT STD_LOGIC;
        m_axi_gmem7_WREADY : IN STD_LOGIC;
        m_axi_gmem7_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_WLAST : OUT STD_LOGIC;
        m_axi_gmem7_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARVALID : OUT STD_LOGIC;
        m_axi_gmem7_ARREADY : IN STD_LOGIC;
        m_axi_gmem7_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem7_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem7_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem7_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem7_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RVALID : IN STD_LOGIC;
        m_axi_gmem7_RREADY : OUT STD_LOGIC;
        m_axi_gmem7_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem7_RLAST : IN STD_LOGIC;
        m_axi_gmem7_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem7_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BVALID : IN STD_LOGIC;
        m_axi_gmem7_BREADY : OUT STD_LOGIC;
        m_axi_gmem7_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem7_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem7_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        colScale1 : IN STD_LOGIC_VECTOR (63 downto 0);
        primalInfeasBound_edotfifo_lb_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_lb_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_lb_i_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_lb_i_read : OUT STD_LOGIC;
        primalInfeasBound_edotfifo_ub_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_edotfifo_ub_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_edotfifo_ub_i_empty_n : IN STD_LOGIC;
        primalInfeasBound_edotfifo_ub_i_read : OUT STD_LOGIC;
        pBoundLbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        pBoundUbResSq_i : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ifScaled : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S_x3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_edot_325_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_edot_426_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    projNeg_221_U0 : component Infeasi_Res_S2_projNeg_221
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => projNeg_221_U0_ap_start,
        start_full_n => start_for_edot_325_U0_full_n,
        ap_done => projNeg_221_U0_ap_done,
        ap_continue => projNeg_221_U0_ap_continue,
        ap_idle => projNeg_221_U0_ap_idle,
        ap_ready => projNeg_221_U0_ap_ready,
        start_out => projNeg_221_U0_start_out,
        start_write => projNeg_221_U0_start_write,
        primalInfeasRay_SVfifo_lb_i_dout => primalInfeasRay_SVfifo_lb_i_dout,
        primalInfeasRay_SVfifo_lb_i_num_data_valid => ap_const_lv3_0,
        primalInfeasRay_SVfifo_lb_i_fifo_cap => ap_const_lv3_0,
        primalInfeasRay_SVfifo_lb_i_empty_n => primalInfeasRay_SVfifo_lb_i_empty_n,
        primalInfeasRay_SVfifo_lb_i_read => projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read,
        primalInfeasBound_fifo_lb_i_din => projNeg_221_U0_primalInfeasBound_fifo_lb_i_din,
        primalInfeasBound_fifo_lb_i_num_data_valid => primalInfeasBound_fifo_lb_i_num_data_valid,
        primalInfeasBound_fifo_lb_i_fifo_cap => primalInfeasBound_fifo_lb_i_fifo_cap,
        primalInfeasBound_fifo_lb_i_full_n => primalInfeasBound_fifo_lb_i_full_n,
        primalInfeasBound_fifo_lb_i_write => projNeg_221_U0_primalInfeasBound_fifo_lb_i_write,
        p_read => p_read,
        nCols_assign_c1_din => projNeg_221_U0_nCols_assign_c1_din,
        nCols_assign_c1_num_data_valid => nCols_assign_c1_num_data_valid,
        nCols_assign_c1_fifo_cap => nCols_assign_c1_fifo_cap,
        nCols_assign_c1_full_n => nCols_assign_c1_full_n,
        nCols_assign_c1_write => projNeg_221_U0_nCols_assign_c1_write);

    projPos22_U0 : component Infeasi_Res_S2_projPos22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => projPos22_U0_ap_start,
        start_full_n => start_for_edot_426_U0_full_n,
        ap_done => projPos22_U0_ap_done,
        ap_continue => projPos22_U0_ap_continue,
        ap_idle => projPos22_U0_ap_idle,
        ap_ready => projPos22_U0_ap_ready,
        start_out => projPos22_U0_start_out,
        start_write => projPos22_U0_start_write,
        primalInfeasRay_SVfifo_ub_i_dout => primalInfeasRay_SVfifo_ub_i_dout,
        primalInfeasRay_SVfifo_ub_i_num_data_valid => ap_const_lv3_0,
        primalInfeasRay_SVfifo_ub_i_fifo_cap => ap_const_lv3_0,
        primalInfeasRay_SVfifo_ub_i_empty_n => primalInfeasRay_SVfifo_ub_i_empty_n,
        primalInfeasRay_SVfifo_ub_i_read => projPos22_U0_primalInfeasRay_SVfifo_ub_i_read,
        primalInfeasBound_fifo_ub_i_din => projPos22_U0_primalInfeasBound_fifo_ub_i_din,
        primalInfeasBound_fifo_ub_i_num_data_valid => primalInfeasBound_fifo_ub_i_num_data_valid,
        primalInfeasBound_fifo_ub_i_fifo_cap => primalInfeasBound_fifo_ub_i_fifo_cap,
        primalInfeasBound_fifo_ub_i_full_n => primalInfeasBound_fifo_ub_i_full_n,
        primalInfeasBound_fifo_ub_i_write => projPos22_U0_primalInfeasBound_fifo_ub_i_write,
        p_read => p_read,
        nCols_assign_c_din => projPos22_U0_nCols_assign_c_din,
        nCols_assign_c_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_c_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_c_full_n => nCols_assign_c_full_n,
        nCols_assign_c_write => projPos22_U0_nCols_assign_c_write);

    loadDDR_data_2023_U0 : component Infeasi_Res_S2_loadDDR_data_2023
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_2023_U0_ap_start,
        ap_done => loadDDR_data_2023_U0_ap_done,
        ap_continue => loadDDR_data_2023_U0_ap_continue,
        ap_idle => loadDDR_data_2023_U0_ap_idle,
        ap_ready => loadDDR_data_2023_U0_ap_ready,
        m_axi_gmem9_AWVALID => loadDDR_data_2023_U0_m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY => ap_const_logic_0,
        m_axi_gmem9_AWADDR => loadDDR_data_2023_U0_m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID => loadDDR_data_2023_U0_m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN => loadDDR_data_2023_U0_m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE => loadDDR_data_2023_U0_m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST => loadDDR_data_2023_U0_m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK => loadDDR_data_2023_U0_m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE => loadDDR_data_2023_U0_m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT => loadDDR_data_2023_U0_m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS => loadDDR_data_2023_U0_m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION => loadDDR_data_2023_U0_m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER => loadDDR_data_2023_U0_m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID => loadDDR_data_2023_U0_m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY => ap_const_logic_0,
        m_axi_gmem9_WDATA => loadDDR_data_2023_U0_m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB => loadDDR_data_2023_U0_m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST => loadDDR_data_2023_U0_m_axi_gmem9_WLAST,
        m_axi_gmem9_WID => loadDDR_data_2023_U0_m_axi_gmem9_WID,
        m_axi_gmem9_WUSER => loadDDR_data_2023_U0_m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID => loadDDR_data_2023_U0_m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY => m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR => loadDDR_data_2023_U0_m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID => loadDDR_data_2023_U0_m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN => loadDDR_data_2023_U0_m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE => loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST => loadDDR_data_2023_U0_m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK => loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE => loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT => loadDDR_data_2023_U0_m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS => loadDDR_data_2023_U0_m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION => loadDDR_data_2023_U0_m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER => loadDDR_data_2023_U0_m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID => m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY => loadDDR_data_2023_U0_m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA => m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST => m_axi_gmem9_RLAST,
        m_axi_gmem9_RID => m_axi_gmem9_RID,
        m_axi_gmem9_RFIFONUM => m_axi_gmem9_RFIFONUM,
        m_axi_gmem9_RUSER => m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP => m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID => ap_const_logic_0,
        m_axi_gmem9_BREADY => loadDDR_data_2023_U0_m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP => ap_const_lv2_0,
        m_axi_gmem9_BID => ap_const_lv1_0,
        m_axi_gmem9_BUSER => ap_const_lv1_0,
        hasLower_fifo_i_din => loadDDR_data_2023_U0_hasLower_fifo_i_din,
        hasLower_fifo_i_num_data_valid => hasLower_fifo_i_num_data_valid,
        hasLower_fifo_i_fifo_cap => hasLower_fifo_i_fifo_cap,
        hasLower_fifo_i_full_n => hasLower_fifo_i_full_n,
        hasLower_fifo_i_write => loadDDR_data_2023_U0_hasLower_fifo_i_write,
        hasLower => hasLower,
        p_read => p_read);

    loadDDR_data_2124_U0 : component Infeasi_Res_S2_loadDDR_data_2124
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_2124_U0_ap_start,
        ap_done => loadDDR_data_2124_U0_ap_done,
        ap_continue => loadDDR_data_2124_U0_ap_continue,
        ap_idle => loadDDR_data_2124_U0_ap_idle,
        ap_ready => loadDDR_data_2124_U0_ap_ready,
        m_axi_gmem10_AWVALID => loadDDR_data_2124_U0_m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY => ap_const_logic_0,
        m_axi_gmem10_AWADDR => loadDDR_data_2124_U0_m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID => loadDDR_data_2124_U0_m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN => loadDDR_data_2124_U0_m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE => loadDDR_data_2124_U0_m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST => loadDDR_data_2124_U0_m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK => loadDDR_data_2124_U0_m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE => loadDDR_data_2124_U0_m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT => loadDDR_data_2124_U0_m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS => loadDDR_data_2124_U0_m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION => loadDDR_data_2124_U0_m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER => loadDDR_data_2124_U0_m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID => loadDDR_data_2124_U0_m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY => ap_const_logic_0,
        m_axi_gmem10_WDATA => loadDDR_data_2124_U0_m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB => loadDDR_data_2124_U0_m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST => loadDDR_data_2124_U0_m_axi_gmem10_WLAST,
        m_axi_gmem10_WID => loadDDR_data_2124_U0_m_axi_gmem10_WID,
        m_axi_gmem10_WUSER => loadDDR_data_2124_U0_m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID => loadDDR_data_2124_U0_m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY => m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR => loadDDR_data_2124_U0_m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID => loadDDR_data_2124_U0_m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN => loadDDR_data_2124_U0_m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE => loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST => loadDDR_data_2124_U0_m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK => loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE => loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT => loadDDR_data_2124_U0_m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS => loadDDR_data_2124_U0_m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION => loadDDR_data_2124_U0_m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER => loadDDR_data_2124_U0_m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID => m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY => loadDDR_data_2124_U0_m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA => m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST => m_axi_gmem10_RLAST,
        m_axi_gmem10_RID => m_axi_gmem10_RID,
        m_axi_gmem10_RFIFONUM => m_axi_gmem10_RFIFONUM,
        m_axi_gmem10_RUSER => m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP => m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID => ap_const_logic_0,
        m_axi_gmem10_BREADY => loadDDR_data_2124_U0_m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP => ap_const_lv2_0,
        m_axi_gmem10_BID => ap_const_lv1_0,
        m_axi_gmem10_BUSER => ap_const_lv1_0,
        hasUpper_fifo_i_din => loadDDR_data_2124_U0_hasUpper_fifo_i_din,
        hasUpper_fifo_i_num_data_valid => hasUpper_fifo_i_num_data_valid,
        hasUpper_fifo_i_fifo_cap => hasUpper_fifo_i_fifo_cap,
        hasUpper_fifo_i_full_n => hasUpper_fifo_i_full_n,
        hasUpper_fifo_i_write => loadDDR_data_2124_U0_hasUpper_fifo_i_write,
        hasUpper => hasUpper,
        p_read => p_read);

    edot_325_U0 : component Infeasi_Res_S2_edot_325
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => edot_325_U0_ap_start,
        ap_done => edot_325_U0_ap_done,
        ap_continue => edot_325_U0_ap_continue,
        ap_idle => edot_325_U0_ap_idle,
        ap_ready => edot_325_U0_ap_ready,
        primalInfeasBound_fifo_lb_i_dout => primalInfeasBound_fifo_lb_i_dout,
        primalInfeasBound_fifo_lb_i_num_data_valid => primalInfeasBound_fifo_lb_i_num_data_valid,
        primalInfeasBound_fifo_lb_i_fifo_cap => primalInfeasBound_fifo_lb_i_fifo_cap,
        primalInfeasBound_fifo_lb_i_empty_n => primalInfeasBound_fifo_lb_i_empty_n,
        primalInfeasBound_fifo_lb_i_read => edot_325_U0_primalInfeasBound_fifo_lb_i_read,
        hasLower_fifo_i_dout => hasLower_fifo_i_dout,
        hasLower_fifo_i_num_data_valid => hasLower_fifo_i_num_data_valid,
        hasLower_fifo_i_fifo_cap => hasLower_fifo_i_fifo_cap,
        hasLower_fifo_i_empty_n => hasLower_fifo_i_empty_n,
        hasLower_fifo_i_read => edot_325_U0_hasLower_fifo_i_read,
        primalInfeasBound_edotfifo_lb_i_din => edot_325_U0_primalInfeasBound_edotfifo_lb_i_din,
        primalInfeasBound_edotfifo_lb_i_num_data_valid => primalInfeasBound_edotfifo_lb_i_num_data_valid,
        primalInfeasBound_edotfifo_lb_i_fifo_cap => primalInfeasBound_edotfifo_lb_i_fifo_cap,
        primalInfeasBound_edotfifo_lb_i_full_n => primalInfeasBound_edotfifo_lb_i_full_n,
        primalInfeasBound_edotfifo_lb_i_write => edot_325_U0_primalInfeasBound_edotfifo_lb_i_write,
        nCols_assign_dout => nCols_assign_c1_dout,
        nCols_assign_num_data_valid => nCols_assign_c1_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c1_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c1_empty_n,
        nCols_assign_read => edot_325_U0_nCols_assign_read);

    edot_426_U0 : component Infeasi_Res_S2_edot_426
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => edot_426_U0_ap_start,
        ap_done => edot_426_U0_ap_done,
        ap_continue => edot_426_U0_ap_continue,
        ap_idle => edot_426_U0_ap_idle,
        ap_ready => edot_426_U0_ap_ready,
        primalInfeasBound_fifo_ub_i_dout => primalInfeasBound_fifo_ub_i_dout,
        primalInfeasBound_fifo_ub_i_num_data_valid => primalInfeasBound_fifo_ub_i_num_data_valid,
        primalInfeasBound_fifo_ub_i_fifo_cap => primalInfeasBound_fifo_ub_i_fifo_cap,
        primalInfeasBound_fifo_ub_i_empty_n => primalInfeasBound_fifo_ub_i_empty_n,
        primalInfeasBound_fifo_ub_i_read => edot_426_U0_primalInfeasBound_fifo_ub_i_read,
        hasUpper_fifo_i_dout => hasUpper_fifo_i_dout,
        hasUpper_fifo_i_num_data_valid => hasUpper_fifo_i_num_data_valid,
        hasUpper_fifo_i_fifo_cap => hasUpper_fifo_i_fifo_cap,
        hasUpper_fifo_i_empty_n => hasUpper_fifo_i_empty_n,
        hasUpper_fifo_i_read => edot_426_U0_hasUpper_fifo_i_read,
        primalInfeasBound_edotfifo_ub_i_din => edot_426_U0_primalInfeasBound_edotfifo_ub_i_din,
        primalInfeasBound_edotfifo_ub_i_num_data_valid => primalInfeasBound_edotfifo_ub_i_num_data_valid,
        primalInfeasBound_edotfifo_ub_i_fifo_cap => primalInfeasBound_edotfifo_ub_i_fifo_cap,
        primalInfeasBound_edotfifo_ub_i_full_n => primalInfeasBound_edotfifo_ub_i_full_n,
        primalInfeasBound_edotfifo_ub_i_write => edot_426_U0_primalInfeasBound_edotfifo_ub_i_write,
        nCols_assign_dout => nCols_assign_c_dout,
        nCols_assign_num_data_valid => nCols_assign_c_num_data_valid,
        nCols_assign_fifo_cap => nCols_assign_c_fifo_cap,
        nCols_assign_empty_n => nCols_assign_c_empty_n,
        nCols_assign_read => edot_426_U0_nCols_assign_read);

    scale_and_twoNormSquared_for_lub27_U0 : component Infeasi_Res_S2_scale_and_twoNormSquared_for_lub27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => scale_and_twoNormSquared_for_lub27_U0_ap_start,
        ap_done => scale_and_twoNormSquared_for_lub27_U0_ap_done,
        ap_continue => scale_and_twoNormSquared_for_lub27_U0_ap_continue,
        ap_idle => scale_and_twoNormSquared_for_lub27_U0_ap_idle,
        ap_ready => scale_and_twoNormSquared_for_lub27_U0_ap_ready,
        m_axi_gmem7_AWVALID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY => ap_const_logic_0,
        m_axi_gmem7_AWADDR => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY => ap_const_logic_0,
        m_axi_gmem7_WDATA => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WLAST,
        m_axi_gmem7_WID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WID,
        m_axi_gmem7_WUSER => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY => m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID => m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA => m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST => m_axi_gmem7_RLAST,
        m_axi_gmem7_RID => m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM => m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER => m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP => m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID => ap_const_logic_0,
        m_axi_gmem7_BREADY => scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP => ap_const_lv2_0,
        m_axi_gmem7_BID => ap_const_lv1_0,
        m_axi_gmem7_BUSER => ap_const_lv1_0,
        colScale1 => colScale1,
        primalInfeasBound_edotfifo_lb_i_dout => primalInfeasBound_edotfifo_lb_i_dout,
        primalInfeasBound_edotfifo_lb_i_num_data_valid => primalInfeasBound_edotfifo_lb_i_num_data_valid,
        primalInfeasBound_edotfifo_lb_i_fifo_cap => primalInfeasBound_edotfifo_lb_i_fifo_cap,
        primalInfeasBound_edotfifo_lb_i_empty_n => primalInfeasBound_edotfifo_lb_i_empty_n,
        primalInfeasBound_edotfifo_lb_i_read => scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read,
        primalInfeasBound_edotfifo_ub_i_dout => primalInfeasBound_edotfifo_ub_i_dout,
        primalInfeasBound_edotfifo_ub_i_num_data_valid => primalInfeasBound_edotfifo_ub_i_num_data_valid,
        primalInfeasBound_edotfifo_ub_i_fifo_cap => primalInfeasBound_edotfifo_ub_i_fifo_cap,
        primalInfeasBound_edotfifo_ub_i_empty_n => primalInfeasBound_edotfifo_ub_i_empty_n,
        primalInfeasBound_edotfifo_ub_i_read => scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read,
        pBoundLbResSq_i => scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i,
        pBoundUbResSq_i => scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i,
        p_read => p_read,
        ifScaled => ifScaled);

    primalInfeasBound_fifo_lb_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => projNeg_221_U0_primalInfeasBound_fifo_lb_i_din,
        if_full_n => primalInfeasBound_fifo_lb_i_full_n,
        if_write => projNeg_221_U0_primalInfeasBound_fifo_lb_i_write,
        if_dout => primalInfeasBound_fifo_lb_i_dout,
        if_num_data_valid => primalInfeasBound_fifo_lb_i_num_data_valid,
        if_fifo_cap => primalInfeasBound_fifo_lb_i_fifo_cap,
        if_empty_n => primalInfeasBound_fifo_lb_i_empty_n,
        if_read => edot_325_U0_primalInfeasBound_fifo_lb_i_read);

    nCols_assign_c1_U : component Infeasi_Res_S2_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => projNeg_221_U0_nCols_assign_c1_din,
        if_full_n => nCols_assign_c1_full_n,
        if_write => projNeg_221_U0_nCols_assign_c1_write,
        if_dout => nCols_assign_c1_dout,
        if_num_data_valid => nCols_assign_c1_num_data_valid,
        if_fifo_cap => nCols_assign_c1_fifo_cap,
        if_empty_n => nCols_assign_c1_empty_n,
        if_read => edot_325_U0_nCols_assign_read);

    primalInfeasBound_fifo_ub_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => projPos22_U0_primalInfeasBound_fifo_ub_i_din,
        if_full_n => primalInfeasBound_fifo_ub_i_full_n,
        if_write => projPos22_U0_primalInfeasBound_fifo_ub_i_write,
        if_dout => primalInfeasBound_fifo_ub_i_dout,
        if_num_data_valid => primalInfeasBound_fifo_ub_i_num_data_valid,
        if_fifo_cap => primalInfeasBound_fifo_ub_i_fifo_cap,
        if_empty_n => primalInfeasBound_fifo_ub_i_empty_n,
        if_read => edot_426_U0_primalInfeasBound_fifo_ub_i_read);

    nCols_assign_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => projPos22_U0_nCols_assign_c_din,
        if_full_n => nCols_assign_c_full_n,
        if_write => projPos22_U0_nCols_assign_c_write,
        if_dout => nCols_assign_c_dout,
        if_num_data_valid => nCols_assign_c_num_data_valid,
        if_fifo_cap => nCols_assign_c_fifo_cap,
        if_empty_n => nCols_assign_c_empty_n,
        if_read => edot_426_U0_nCols_assign_read);

    hasLower_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_2023_U0_hasLower_fifo_i_din,
        if_full_n => hasLower_fifo_i_full_n,
        if_write => loadDDR_data_2023_U0_hasLower_fifo_i_write,
        if_dout => hasLower_fifo_i_dout,
        if_num_data_valid => hasLower_fifo_i_num_data_valid,
        if_fifo_cap => hasLower_fifo_i_fifo_cap,
        if_empty_n => hasLower_fifo_i_empty_n,
        if_read => edot_325_U0_hasLower_fifo_i_read);

    hasUpper_fifo_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_2124_U0_hasUpper_fifo_i_din,
        if_full_n => hasUpper_fifo_i_full_n,
        if_write => loadDDR_data_2124_U0_hasUpper_fifo_i_write,
        if_dout => hasUpper_fifo_i_dout,
        if_num_data_valid => hasUpper_fifo_i_num_data_valid,
        if_fifo_cap => hasUpper_fifo_i_fifo_cap,
        if_empty_n => hasUpper_fifo_i_empty_n,
        if_read => edot_426_U0_hasUpper_fifo_i_read);

    primalInfeasBound_edotfifo_lb_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_325_U0_primalInfeasBound_edotfifo_lb_i_din,
        if_full_n => primalInfeasBound_edotfifo_lb_i_full_n,
        if_write => edot_325_U0_primalInfeasBound_edotfifo_lb_i_write,
        if_dout => primalInfeasBound_edotfifo_lb_i_dout,
        if_num_data_valid => primalInfeasBound_edotfifo_lb_i_num_data_valid,
        if_fifo_cap => primalInfeasBound_edotfifo_lb_i_fifo_cap,
        if_empty_n => primalInfeasBound_edotfifo_lb_i_empty_n,
        if_read => scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_lb_i_read);

    primalInfeasBound_edotfifo_ub_i_U : component Infeasi_Res_S2_fifo_w512_d3_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_426_U0_primalInfeasBound_edotfifo_ub_i_din,
        if_full_n => primalInfeasBound_edotfifo_ub_i_full_n,
        if_write => edot_426_U0_primalInfeasBound_edotfifo_ub_i_write,
        if_dout => primalInfeasBound_edotfifo_ub_i_dout,
        if_num_data_valid => primalInfeasBound_edotfifo_ub_i_num_data_valid,
        if_fifo_cap => primalInfeasBound_edotfifo_ub_i_fifo_cap,
        if_empty_n => primalInfeasBound_edotfifo_ub_i_empty_n,
        if_read => scale_and_twoNormSquared_for_lub27_U0_primalInfeasBound_edotfifo_ub_i_read);

    start_for_edot_325_U0_U : component Infeasi_Res_S2_start_for_edot_325_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_edot_325_U0_din,
        if_full_n => start_for_edot_325_U0_full_n,
        if_write => projNeg_221_U0_start_write,
        if_dout => start_for_edot_325_U0_dout,
        if_empty_n => start_for_edot_325_U0_empty_n,
        if_read => edot_325_U0_ap_ready);

    start_for_edot_426_U0_U : component Infeasi_Res_S2_start_for_edot_426_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_edot_426_U0_din,
        if_full_n => start_for_edot_426_U0_full_n,
        if_write => projPos22_U0_start_write,
        if_dout => start_for_edot_426_U0_dout,
        if_empty_n => start_for_edot_426_U0_empty_n,
        if_read => edot_426_U0_ap_ready);





    ap_sync_reg_loadDDR_data_2023_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_2023_U0_ap_ready <= ap_sync_loadDDR_data_2023_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_loadDDR_data_2124_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_loadDDR_data_2124_U0_ap_ready <= ap_sync_loadDDR_data_2124_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_projNeg_221_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_projNeg_221_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_projNeg_221_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_projNeg_221_U0_ap_ready <= ap_sync_projNeg_221_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_projPos22_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_projPos22_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_projPos22_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_projPos22_U0_ap_ready <= ap_sync_projPos22_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= scale_and_twoNormSquared_for_lub27_U0_ap_done;
    ap_idle <= (scale_and_twoNormSquared_for_lub27_U0_ap_idle and projPos22_U0_ap_idle and projNeg_221_U0_ap_idle and loadDDR_data_2124_U0_ap_idle and loadDDR_data_2023_U0_ap_idle and edot_426_U0_ap_idle and edot_325_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_loadDDR_data_2023_U0_ap_ready <= (loadDDR_data_2023_U0_ap_ready or ap_sync_reg_loadDDR_data_2023_U0_ap_ready);
    ap_sync_loadDDR_data_2124_U0_ap_ready <= (loadDDR_data_2124_U0_ap_ready or ap_sync_reg_loadDDR_data_2124_U0_ap_ready);
    ap_sync_projNeg_221_U0_ap_ready <= (projNeg_221_U0_ap_ready or ap_sync_reg_projNeg_221_U0_ap_ready);
    ap_sync_projPos22_U0_ap_ready <= (projPos22_U0_ap_ready or ap_sync_reg_projPos22_U0_ap_ready);
    ap_sync_ready <= (ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready and ap_sync_projPos22_U0_ap_ready and ap_sync_projNeg_221_U0_ap_ready and ap_sync_loadDDR_data_2124_U0_ap_ready and ap_sync_loadDDR_data_2023_U0_ap_ready);
    ap_sync_scale_and_twoNormSquared_for_lub27_U0_ap_ready <= (scale_and_twoNormSquared_for_lub27_U0_ap_ready or ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready);
    edot_325_U0_ap_continue <= ap_const_logic_1;
    edot_325_U0_ap_start <= start_for_edot_325_U0_empty_n;
    edot_426_U0_ap_continue <= ap_const_logic_1;
    edot_426_U0_ap_start <= start_for_edot_426_U0_empty_n;
    loadDDR_data_2023_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_2023_U0_ap_start <= ((ap_sync_reg_loadDDR_data_2023_U0_ap_ready xor ap_const_logic_1) and ap_start);
    loadDDR_data_2124_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_2124_U0_ap_start <= ((ap_sync_reg_loadDDR_data_2124_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_gmem10_ARADDR <= loadDDR_data_2124_U0_m_axi_gmem10_ARADDR;
    m_axi_gmem10_ARBURST <= loadDDR_data_2124_U0_m_axi_gmem10_ARBURST;
    m_axi_gmem10_ARCACHE <= loadDDR_data_2124_U0_m_axi_gmem10_ARCACHE;
    m_axi_gmem10_ARID <= loadDDR_data_2124_U0_m_axi_gmem10_ARID;
    m_axi_gmem10_ARLEN <= loadDDR_data_2124_U0_m_axi_gmem10_ARLEN;
    m_axi_gmem10_ARLOCK <= loadDDR_data_2124_U0_m_axi_gmem10_ARLOCK;
    m_axi_gmem10_ARPROT <= loadDDR_data_2124_U0_m_axi_gmem10_ARPROT;
    m_axi_gmem10_ARQOS <= loadDDR_data_2124_U0_m_axi_gmem10_ARQOS;
    m_axi_gmem10_ARREGION <= loadDDR_data_2124_U0_m_axi_gmem10_ARREGION;
    m_axi_gmem10_ARSIZE <= loadDDR_data_2124_U0_m_axi_gmem10_ARSIZE;
    m_axi_gmem10_ARUSER <= loadDDR_data_2124_U0_m_axi_gmem10_ARUSER;
    m_axi_gmem10_ARVALID <= loadDDR_data_2124_U0_m_axi_gmem10_ARVALID;
    m_axi_gmem10_AWADDR <= ap_const_lv64_0;
    m_axi_gmem10_AWBURST <= ap_const_lv2_0;
    m_axi_gmem10_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem10_AWID <= ap_const_lv1_0;
    m_axi_gmem10_AWLEN <= ap_const_lv32_0;
    m_axi_gmem10_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem10_AWPROT <= ap_const_lv3_0;
    m_axi_gmem10_AWQOS <= ap_const_lv4_0;
    m_axi_gmem10_AWREGION <= ap_const_lv4_0;
    m_axi_gmem10_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem10_AWUSER <= ap_const_lv1_0;
    m_axi_gmem10_AWVALID <= ap_const_logic_0;
    m_axi_gmem10_BREADY <= ap_const_logic_0;
    m_axi_gmem10_RREADY <= loadDDR_data_2124_U0_m_axi_gmem10_RREADY;
    m_axi_gmem10_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem10_WID <= ap_const_lv1_0;
    m_axi_gmem10_WLAST <= ap_const_logic_0;
    m_axi_gmem10_WSTRB <= ap_const_lv64_0;
    m_axi_gmem10_WUSER <= ap_const_lv1_0;
    m_axi_gmem10_WVALID <= ap_const_logic_0;
    m_axi_gmem7_ARADDR <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARADDR;
    m_axi_gmem7_ARBURST <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARBURST;
    m_axi_gmem7_ARCACHE <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARCACHE;
    m_axi_gmem7_ARID <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARID;
    m_axi_gmem7_ARLEN <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLEN;
    m_axi_gmem7_ARLOCK <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARLOCK;
    m_axi_gmem7_ARPROT <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARPROT;
    m_axi_gmem7_ARQOS <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARQOS;
    m_axi_gmem7_ARREGION <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARREGION;
    m_axi_gmem7_ARSIZE <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARSIZE;
    m_axi_gmem7_ARUSER <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARUSER;
    m_axi_gmem7_ARVALID <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_ARVALID;
    m_axi_gmem7_AWADDR <= ap_const_lv64_0;
    m_axi_gmem7_AWBURST <= ap_const_lv2_0;
    m_axi_gmem7_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem7_AWID <= ap_const_lv1_0;
    m_axi_gmem7_AWLEN <= ap_const_lv32_0;
    m_axi_gmem7_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem7_AWPROT <= ap_const_lv3_0;
    m_axi_gmem7_AWQOS <= ap_const_lv4_0;
    m_axi_gmem7_AWREGION <= ap_const_lv4_0;
    m_axi_gmem7_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem7_AWUSER <= ap_const_lv1_0;
    m_axi_gmem7_AWVALID <= ap_const_logic_0;
    m_axi_gmem7_BREADY <= ap_const_logic_0;
    m_axi_gmem7_RREADY <= scale_and_twoNormSquared_for_lub27_U0_m_axi_gmem7_RREADY;
    m_axi_gmem7_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem7_WID <= ap_const_lv1_0;
    m_axi_gmem7_WLAST <= ap_const_logic_0;
    m_axi_gmem7_WSTRB <= ap_const_lv64_0;
    m_axi_gmem7_WUSER <= ap_const_lv1_0;
    m_axi_gmem7_WVALID <= ap_const_logic_0;
    m_axi_gmem9_ARADDR <= loadDDR_data_2023_U0_m_axi_gmem9_ARADDR;
    m_axi_gmem9_ARBURST <= loadDDR_data_2023_U0_m_axi_gmem9_ARBURST;
    m_axi_gmem9_ARCACHE <= loadDDR_data_2023_U0_m_axi_gmem9_ARCACHE;
    m_axi_gmem9_ARID <= loadDDR_data_2023_U0_m_axi_gmem9_ARID;
    m_axi_gmem9_ARLEN <= loadDDR_data_2023_U0_m_axi_gmem9_ARLEN;
    m_axi_gmem9_ARLOCK <= loadDDR_data_2023_U0_m_axi_gmem9_ARLOCK;
    m_axi_gmem9_ARPROT <= loadDDR_data_2023_U0_m_axi_gmem9_ARPROT;
    m_axi_gmem9_ARQOS <= loadDDR_data_2023_U0_m_axi_gmem9_ARQOS;
    m_axi_gmem9_ARREGION <= loadDDR_data_2023_U0_m_axi_gmem9_ARREGION;
    m_axi_gmem9_ARSIZE <= loadDDR_data_2023_U0_m_axi_gmem9_ARSIZE;
    m_axi_gmem9_ARUSER <= loadDDR_data_2023_U0_m_axi_gmem9_ARUSER;
    m_axi_gmem9_ARVALID <= loadDDR_data_2023_U0_m_axi_gmem9_ARVALID;
    m_axi_gmem9_AWADDR <= ap_const_lv64_0;
    m_axi_gmem9_AWBURST <= ap_const_lv2_0;
    m_axi_gmem9_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem9_AWID <= ap_const_lv1_0;
    m_axi_gmem9_AWLEN <= ap_const_lv32_0;
    m_axi_gmem9_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem9_AWPROT <= ap_const_lv3_0;
    m_axi_gmem9_AWQOS <= ap_const_lv4_0;
    m_axi_gmem9_AWREGION <= ap_const_lv4_0;
    m_axi_gmem9_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem9_AWUSER <= ap_const_lv1_0;
    m_axi_gmem9_AWVALID <= ap_const_logic_0;
    m_axi_gmem9_BREADY <= ap_const_logic_0;
    m_axi_gmem9_RREADY <= loadDDR_data_2023_U0_m_axi_gmem9_RREADY;
    m_axi_gmem9_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem9_WID <= ap_const_lv1_0;
    m_axi_gmem9_WLAST <= ap_const_logic_0;
    m_axi_gmem9_WSTRB <= ap_const_lv64_0;
    m_axi_gmem9_WUSER <= ap_const_lv1_0;
    m_axi_gmem9_WVALID <= ap_const_logic_0;
    pBoundLbResSq_i <= scale_and_twoNormSquared_for_lub27_U0_pBoundLbResSq_i;
    pBoundLbResSq_i_ap_vld <= ap_const_logic_1;
    pBoundUbResSq_i <= scale_and_twoNormSquared_for_lub27_U0_pBoundUbResSq_i;
    pBoundUbResSq_i_ap_vld <= ap_const_logic_1;
    primalInfeasRay_SVfifo_lb_i_read <= projNeg_221_U0_primalInfeasRay_SVfifo_lb_i_read;
    primalInfeasRay_SVfifo_ub_i_read <= projPos22_U0_primalInfeasRay_SVfifo_ub_i_read;
    projNeg_221_U0_ap_continue <= ap_const_logic_1;
    projNeg_221_U0_ap_start <= ((ap_sync_reg_projNeg_221_U0_ap_ready xor ap_const_logic_1) and ap_start);
    projPos22_U0_ap_continue <= ap_const_logic_1;
    projPos22_U0_ap_start <= ((ap_sync_reg_projPos22_U0_ap_ready xor ap_const_logic_1) and ap_start);
    scale_and_twoNormSquared_for_lub27_U0_ap_continue <= ap_continue;
    scale_and_twoNormSquared_for_lub27_U0_ap_start <= ((ap_sync_reg_scale_and_twoNormSquared_for_lub27_U0_ap_ready xor ap_const_logic_1) and ap_start);
    start_for_edot_325_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_edot_426_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
