<dec f='llvm/llvm/utils/TableGen/AsmWriterInst.h' l='90' type='unsigned int llvm::AsmWriterInst::MatchesAllButOneOp(const llvm::AsmWriterInst &amp; Other) const'/>
<use f='llvm/llvm/utils/TableGen/AsmWriterEmitter.cpp' l='110' u='c' c='_ZL16EmitInstructionsRSt6vectorIN4llvm13AsmWriterInstESaIS1_EERNS0_11raw_ostreamEb'/>
<doc f='llvm/llvm/utils/TableGen/AsmWriterInst.h' l='87'>/// MatchesAllButOneOp - If this instruction is exactly identical to the
    /// specified instruction except for one differing operand, return the
    /// differing operand number.  Otherwise return ~0.</doc>
<def f='llvm/llvm/utils/TableGen/AsmWriterInst.cpp' l='195' ll='207' type='unsigned int llvm::AsmWriterInst::MatchesAllButOneOp(const llvm::AsmWriterInst &amp; Other) const'/>
<doc f='llvm/llvm/utils/TableGen/AsmWriterInst.cpp' l='191'>/// MatchesAllButOneOp - If this instruction is exactly identical to the
/// specified instruction except for one differing operand, return the differing
/// operand number.  If more than one operand mismatches, return ~1, otherwise
/// if the instructions are identical return ~0.</doc>
