$date
	Sat Oct 22 23:26:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#457484
b101 !
1"
#457486
b101 &
b101 %
1$
#457487
0"
#457490
b10000 &
b10000 %
#457494
b1000 &
b1000 %
#457498
b100 &
b100 %
#457502
b10 &
b10 %
#457506
b1 &
b1 %
1#
#457510
b0 &
0#
b0 %
0$
#1492138
b10100 &
b10100 %
1$
b10100 !
1"
#1492139
0"
#1492142
b1010 &
b1010 %
#1492146
b101 &
b101 %
#1492150
b10000 &
b10000 %
#1492154
b1000 &
b1000 %
#1492158
b100 &
b100 %
#1492162
b10 &
b10 %
#1492166
b1 &
1#
b1 %
#1492170
b0 &
b0 %
0#
0$
#2450417
1"
#2450418
b10100 &
b10100 %
1$
#2450419
0"
#2450422
b1010 &
b1010 %
#2450426
b101 &
b101 %
#2450430
b10000 &
b10000 %
#2450434
b1000 &
b1000 %
#2450438
b100 &
b100 %
#2450442
b10 &
b10 %
#2450446
b1 &
1#
b1 %
#2450450
b0 &
b0 %
0#
0$
#4500012
