      +access+r
      router_sv_test/router_mux_test.sv
      router_sv/router_mux.sv

      +libext+.v
      -y /home/cad/Xilinx/Vivado/2021.2/data/verilog/src/unisims
