

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j3'
================================================================
* Date:           Sat Sep  2 22:24:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.702 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j3    |       17|       17|         7|          1|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 10 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_ln89_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln89"   --->   Operation 11 'read' 'sub_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j3"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j3_1 = load i4 %j3" [kernel.cpp:91]   --->   Operation 14 'load' 'j3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln91 = icmp_eq  i4 %j3_1, i4 12" [kernel.cpp:91]   --->   Operation 15 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %j3_1, i4 1" [kernel.cpp:91]   --->   Operation 17 'add' 'add_ln91' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc75.i.split, void %for.inc78.i.exitStub" [kernel.cpp:91]   --->   Operation 18 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %j3_1" [kernel.cpp:93]   --->   Operation 19 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln93 = add i8 %sub_ln89_read, i8 %zext_ln93" [kernel.cpp:93]   --->   Operation 20 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i8 %add_ln93" [kernel.cpp:93]   --->   Operation 21 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v88_addr = getelementptr i32 %v88, i64 0, i64 %zext_ln93_1" [kernel.cpp:93]   --->   Operation 22 'getelementptr' 'v88_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%v40 = load i8 %v88_addr" [kernel.cpp:94]   --->   Operation 23 'load' 'v40' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %add_ln91, i4 %j3" [kernel.cpp:91]   --->   Operation 24 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%v40 = load i8 %v88_addr" [kernel.cpp:94]   --->   Operation 25 'load' 'v40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 26 [4/4] (5.70ns)   --->   "%v41 = fmul i32 %v40, i32 0.125" [kernel.cpp:94]   --->   Operation 26 'fmul' 'v41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 27 [3/4] (5.70ns)   --->   "%v41 = fmul i32 %v40, i32 0.125" [kernel.cpp:94]   --->   Operation 27 'fmul' 'v41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 28 [2/4] (5.70ns)   --->   "%v41 = fmul i32 %v40, i32 0.125" [kernel.cpp:94]   --->   Operation 28 'fmul' 'v41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 29 [1/4] (5.70ns)   --->   "%v41 = fmul i32 %v40, i32 0.125" [kernel.cpp:94]   --->   Operation 29 'fmul' 'v41' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:92]   --->   Operation 30 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [kernel.cpp:91]   --->   Operation 31 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 %v41, i8 %v88_addr" [kernel.cpp:95]   --->   Operation 32 'store' 'store_ln95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc75.i" [kernel.cpp:91]   --->   Operation 33 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('j3') [3]  (0 ns)
	'load' operation ('j3', kernel.cpp:91) on local variable 'j3' [8]  (0 ns)
	'add' operation ('add_ln93', kernel.cpp:93) [15]  (1.92 ns)
	'getelementptr' operation ('v88_addr', kernel.cpp:93) [17]  (0 ns)
	'load' operation ('v40', kernel.cpp:94) on array 'v88' [20]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v40', kernel.cpp:94) on array 'v88' [20]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v41', kernel.cpp:94) [21]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v41', kernel.cpp:94) [21]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v41', kernel.cpp:94) [21]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v41', kernel.cpp:94) [21]  (5.7 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln95', kernel.cpp:95) of variable 'v41', kernel.cpp:94 on array 'v88' [22]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
