Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_zynq_ultra_ps_e_0_1'

1. Summary
----------

SUCCESS in the conversion of zusys_zynq_ultra_ps_e_0_1 (xilinx.com:ip:zynq_ultra_ps_e:3.4 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_4
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_4
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |    SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware   |   SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem (source 'default')






Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_smartconnect_2_0'

1. Summary
----------

SUCCESS in the conversion of zusys_smartconnect_2_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 19)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
zusys_smartconnect_2_0 may have connection or interface changes.







Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_smartconnect_1_0'

1. Summary
----------

SUCCESS in the conversion of zusys_smartconnect_1_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 19)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
zusys_smartconnect_1_0 may have connection or interface changes.







Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of zusys_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 19)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
zusys_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of zusys_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of zusys_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Tue Dec  3 13:35:52 2024
| Host         : LP4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu3eg-sbva484-1-i
--------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the conversion of zusys_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 29)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 09:18:15 2024
| Host         : SL4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu1eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_zynq_ultra_ps_e_0_1'

1. Summary
----------

SUCCESS in the conversion of zusys_zynq_ultra_ps_e_0_1 (xilinx.com:ip:zynq_ultra_ps_e:3.4 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_4
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_4
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 09:18:15 2024
| Host         : SL4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu1eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_smartconnect_1_0'

1. Summary
----------

SUCCESS in the conversion of zusys_smartconnect_1_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 19)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
zusys_smartconnect_1_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 09:18:15 2024
| Host         : SL4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu1eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of zusys_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 19)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
zusys_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 09:18:15 2024
| Host         : SL4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu1eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_rst_ps8_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of zusys_rst_ps8_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 09:18:15 2024
| Host         : SL4 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu1eg-sbva484-1-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'zusys_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of zusys_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.

