Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  8 13:11:12 2023
| Host         : DESKTOP-T99OIQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arty_adc_eth_v4_wrapper_control_sets_placed.rpt
| Design       : arty_adc_eth_v4_wrapper
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   684 |
|    Minimum number of control sets                        |   616 |
|    Addition due to synthesis replication                 |    68 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2229 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   684 |
| >= 0 to < 4        |    54 |
| >= 4 to < 6        |   136 |
| >= 6 to < 8        |    60 |
| >= 8 to < 10       |   105 |
| >= 10 to < 12      |    58 |
| >= 12 to < 14      |    49 |
| >= 14 to < 16      |    14 |
| >= 16              |   208 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2701 |          830 |
| No           | No                    | Yes                    |             287 |           83 |
| No           | Yes                   | No                     |            1920 |          707 |
| Yes          | No                    | No                     |            4426 |         1136 |
| Yes          | No                    | Yes                    |             315 |           76 |
| Yes          | Yes                   | No                     |            3298 |         1107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                Clock Signal                                                |                                                                                                                                            Enable Signal                                                                                                                                            |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                           |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                         |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                            |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                            |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                          | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                                                                                    |                1 |              1 |         1.00 |
| ~arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                         |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                  |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                            |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                        |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                        |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                        |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                                                                                     |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                      |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0                                                              |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                         |                1 |              1 |         1.00 |
| ~arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                             |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                       |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                        |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                           |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                              |                1 |              1 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                2 |              2 |         1.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                    |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/reset                                                                                                                      |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                2 |              2 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                      | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                2 |              2 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              3 |         1.50 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                              | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                        |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                              | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                             |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                 | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                            |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                       | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                            | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                         | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                           |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                        |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                3 |              4 |         1.33 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                            | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
| ~arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                          |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                        | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                        |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_3[0]                                                                                                                    |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                       |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                     |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                  |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                   |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                   |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                     |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                       |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                        | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                          |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_1[0]                                                                                                                    |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_1[0]                                                                                                                    |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_5[0]                                                                                                                    |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                        | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                          |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_0                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                         |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                     |                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                          |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/scndry_out                                                                                                                                                                       |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                                    | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_4                                                                                                                                                   |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                          | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                   |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                    | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                            |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                      | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rstdiv0_sync_r1_reg_rep__13                                                                                      |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                         |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                        |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                         |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                     |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                            | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/FSM_sequential_thisState_reg[0]_0[0]                                                                                                                                                            | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/s_axi_wvalid_0                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                   |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                  | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                     |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                    |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                 | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                  | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                4 |              5 |         1.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                            | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                        |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rstdiv0_sync_r1_reg_rep__15[0]                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                   |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                            |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__0_n_0                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                     |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                   |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sel                                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                          | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/scndry_out                                                                                                                                                                       |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                     |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                 |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                             |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_2[0]                                                                                                                    |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                        |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                      | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                              | arty_adc_eth_v4_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                                                                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                         |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                          |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                          | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.clk_cnt[5]_i_1_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                          | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                       |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[21]_0[0]                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[29]_0[0]                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_master_slots[4].w_issuing_cnt_reg[37][0]                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                               |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                      | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                  |                2 |              6 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                     |                1 |              6 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                        |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                    | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |                3 |              6 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                             |                2 |              7 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                             |                2 |              7 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                     |                1 |              7 |         7.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                              | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                3 |              7 |         2.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              7 |         1.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                                   | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                         |                2 |              7 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                           |                2 |              7 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                             |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                4 |              8 |         2.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                    |                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
| ~arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                               | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                             |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                4 |              8 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                  | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                4 |              8 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                          | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                         | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              8 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                              |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                    | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                      | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                            | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                5 |              8 |         1.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rready_0[0]                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                    | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                   |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                   |                2 |              8 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                5 |              8 |         1.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                            |                2 |              9 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                     |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                     |                2 |              9 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                            | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                 | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                     |                2 |              9 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                      |                3 |              9 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                        | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                                          | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aresetn_1                                                                                                                                                                       |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             10 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                        |                4 |             10 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                         | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                        |                3 |             11 |         3.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                4 |             11 |         2.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |             11 |         2.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid_1[0]                                                                                                                                                                                                                         | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                2 |             11 |         5.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_5[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                5 |             11 |         2.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                             | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                8 |             12 |         1.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                                          | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A_3                                                                                                                                                       |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A_0[0]                                                                                                                                                                                                       | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                     |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                                  | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                             |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gdvld.data_valid_std_reg                                                                                                                                                                                                    | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_0                                                                                                                                                               |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_4                                                                                                                       |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                             | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                        |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                6 |             12 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_4                                                                                                                       |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                   |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                   | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                          |                3 |             13 |         4.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             13 |         1.86 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/FSM_onehot_rdDestAddrNib_D_t_q[12]_i_1_n_0                                                                                                                              |                6 |             13 |         2.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                       | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                3 |             13 |         4.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                   |                4 |             13 |         3.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                          |                3 |             14 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                     |                6 |             14 |         2.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                        |               10 |             14 |         1.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |                7 |             14 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0 |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                      |                4 |             15 |         3.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                4 |             16 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                   |                3 |             16 |         5.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                                                        | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                               |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                                      | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                3 |             16 |         5.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                   | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                4 |             16 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                            |                5 |             17 |         3.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                8 |             17 |         2.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                             |                3 |             17 |         5.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                5 |             18 |         3.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                5 |             19 |         3.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                3 |             19 |         6.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                5 |             19 |         3.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                7 |             19 |         2.71 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                7 |             19 |         2.71 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                6 |             19 |         3.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                        |               11 |             20 |         1.82 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                              | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                    |                5 |             20 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                6 |             20 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |             20 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                              |                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                        |               10 |             22 |         2.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                        |                8 |             22 |         2.75 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             23 |         4.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                8 |             23 |         2.88 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                 |                5 |             23 |         4.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_rdy_r_reg[0]                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |               14 |             24 |         1.71 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                               | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                        |                6 |             24 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                9 |             25 |         2.78 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                          |               14 |             25 |         1.79 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                             | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |                5 |             25 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                     |               10 |             25 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                6 |             25 |         4.17 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             26 |         3.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                8 |             26 |         3.25 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             26 |         2.36 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               10 |             26 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               10 |             26 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                        |               10 |             26 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                       | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |                9 |             26 |         2.89 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                           |               10 |             26 |         2.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                8 |             27 |         3.38 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                9 |             27 |         3.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |               11 |             27 |         2.45 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |               14 |             28 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |                6 |             28 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                  |                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |                9 |             28 |         3.11 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_rx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                    |               10 |             29 |         2.90 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                 |                5 |             29 |         5.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                 |                7 |             29 |         4.14 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                 |                7 |             30 |         4.29 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               11 |             30 |         2.73 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               12 |             30 |         2.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |               11 |             31 |         2.82 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                    |                7 |             31 |         4.43 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               16 |             32 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               12 |             32 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               14 |             32 |         2.29 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                       | arty_adc_eth_v4_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |               32 |             32 |         1.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                           |                8 |             32 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                                           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               10 |             32 |         3.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_rdce_i_d1                                                                                                                                                                                                                          | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |                7 |             32 |         4.57 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               11 |             32 |         2.91 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                                | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state0a_1[0]                                                                                                                                                            |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               12 |             32 |         2.67 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                                        | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               11 |             32 |         2.91 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               13 |             32 |         2.46 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                                    | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                4 |             32 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               13 |             32 |         2.46 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                          | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |                5 |             32 |         6.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |               10 |             32 |         3.20 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                        |                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                       | arty_adc_eth_v4_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                               |               10 |             32 |         3.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               18 |             32 |         1.78 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               16 |             32 |         2.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                       |               10 |             33 |         3.30 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                        |               13 |             33 |         2.54 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[1]_1[0]                                                                                                           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                       |                7 |             33 |         4.71 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                     |               13 |             33 |         2.54 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                7 |             35 |         5.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                8 |             35 |         4.38 |
|  arty_adc_eth_v4_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                                   |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                        |               23 |             36 |         1.57 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[0]                                                                                                                     |               13 |             41 |         3.15 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               19 |             42 |         2.21 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          | arty_adc_eth_v4_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |               13 |             47 |         3.62 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                        |               17 |             49 |         2.88 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0[1]                                                                                                                     |               16 |             50 |         3.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                       |               18 |             50 |         2.78 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                      |               22 |             63 |         2.86 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                       |                                                                                                                                                                                                                                                 |               12 |             64 |         5.33 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                |                                                                                                                                                                                                                                                 |               13 |             64 |         4.92 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                                                                  | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               21 |             68 |         3.24 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               19 |             79 |         4.16 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               23 |             79 |         3.43 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               22 |             80 |         3.64 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                         |                                                                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  arty_adc_eth_v4_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                          |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               24 |             83 |         3.46 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                       |                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                           |                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                             |                                                                                                                                                                                                                                                 |               11 |             88 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                       |               29 |             90 |         3.10 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                         |               32 |             92 |         2.88 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                                            | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               26 |             94 |         3.62 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                       |               25 |             95 |         3.80 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                       |               33 |             97 |         2.94 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                          |               36 |             97 |         2.69 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                       |                                                                                                                                                                                                                                                 |               13 |            100 |         7.69 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                       |                                                                                                                                                                                                                                                 |               13 |            100 |         7.69 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                             |               26 |            114 |         4.38 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                 |               30 |            128 |         4.27 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                      |                                                                                                                                                                                                                                                 |               33 |            128 |         3.88 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |               32 |            128 |         4.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                                 |               20 |            129 |         6.45 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                 |               28 |            129 |         4.61 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               31 |            131 |         4.23 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                       |                                                                                                                                                                                                                                                 |               38 |            131 |         3.45 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               30 |            131 |         4.37 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               41 |            131 |         3.20 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                 |               28 |            131 |         4.68 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               42 |            131 |         3.12 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               26 |            131 |         5.04 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               40 |            131 |         3.28 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               28 |            131 |         4.68 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |               27 |            131 |         4.85 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     | arty_adc_eth_v4_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                 |               51 |            137 |         2.69 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                    |                                                                                                                                                                                                                                                 |               31 |            144 |         4.65 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                 |                                                                                                                                                                                                                                                 |               22 |            176 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           | arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                             |                                                                                                                                                                                                                                                 |               24 |            192 |         8.00 |
|  arty_adc_eth_v4_i/mig_7series_0/u_arty_adc_eth_v4_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK           |                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |              798 |           2603 |         3.26 |
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


