<stg><name>acc</name>


<trans_list>

<trans id="485" from="1" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="2" to="3">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="3" to="4">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="4" to="5">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="5" to="6">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="6" to="7">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="7" to="8">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="8" to="38">
<condition id="58">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="8" to="9">
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="9" to="10">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="10" to="11">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="11" to="12">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="12" to="13">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="13" to="14">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="14" to="15">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="15" to="16">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="16" to="17">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="17" to="18">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="18" to="19">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="19" to="20">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="20" to="21">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="21" to="22">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="22" to="23">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="23" to="24">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="24" to="25">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="25" to="26">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="26" to="27">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="27" to="28">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="28" to="29">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="29" to="30">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="30" to="31">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="31" to="32">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="32" to="33">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="33" to="34">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="34" to="35">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="35" to="36">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="36" to="37">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="37" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:22  %simConfig_rowsToSimu = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V)

]]></Node>
<StgValue><ssdm name="simConfig_rowsToSimu"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:23  %simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)

]]></Node>
<StgValue><ssdm name="simConfig_BLOCK_NUMB"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27">
<![CDATA[
entry:25  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %simConfig_rowsToSimu)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27">
<![CDATA[
entry:27  call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %simConfig_BLOCK_NUMB)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="27">
<![CDATA[
entry:48  %cast = zext i27 %simConfig_rowsToSimu to i54

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="27">
<![CDATA[
entry:49  %cast1 = zext i27 %simConfig_BLOCK_NUMB to i54

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* @F_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(float* @V_acc_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(float* @C_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecInterface(float* @F_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecInterface(float* @V_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry:50  %bound = mul i54 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
entry:51  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="54" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %indvar_flatten = phi i54 [ 0, %entry ], [ %indvar_flatten_next, %.preheader103.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.i.i:1  %exitcond_flatten = icmp eq i54 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.i.i:2  %indvar_flatten_next = add i54 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:3  br i1 %exitcond_flatten, label %.exit, label %.preheader103.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256">
<![CDATA[
.preheader103.i.i:3  %tmp = call fastcc { float, float, float, float, float, float, float, float } @readCalcData()

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:4  %F_vector_data_0 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 0

]]></Node>
<StgValue><ssdm name="F_vector_data_0"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:5  %F_vector_data_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 1

]]></Node>
<StgValue><ssdm name="F_vector_data_1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:6  %F_vector_data_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 2

]]></Node>
<StgValue><ssdm name="F_vector_data_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:7  %F_vector_data_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 3

]]></Node>
<StgValue><ssdm name="F_vector_data_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:8  %V_vector_data_0 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 4

]]></Node>
<StgValue><ssdm name="V_vector_data_0"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:9  %V_vector_data_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 5

]]></Node>
<StgValue><ssdm name="V_vector_data_1"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:10  %V_vector_data_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 6

]]></Node>
<StgValue><ssdm name="V_vector_data_2"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:11  %V_vector_data_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp, 7

]]></Node>
<StgValue><ssdm name="V_vector_data_3"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader103.i.i:12  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @C_data_V_data_0, float* @C_data_V_data_1, float* @C_data_V_data_2, float* @C_data_V_data_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:13  %tmp_data_0_5 = extractvalue { float, float, float, float } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_5"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:14  %tmp_data_1_5 = extractvalue { float, float, float, float } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_5"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:15  %tmp_data_2_5 = extractvalue { float, float, float, float } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_5"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:16  %tmp_data_3_5 = extractvalue { float, float, float, float } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:17  %tmp_i_i_i = fmul float %F_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:18  %tmp_1_i_i_i = fmul float %F_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:19  %tmp_2_i_i_i = fmul float %F_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:20  %tmp_3_i_i_i = fmul float %F_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="256">
<![CDATA[
.preheader103.i.i:31  %tmp_1 = call fastcc { float, float, float, float, float, float, float, float } @readCalcData()

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:32  %F_vector_data_0_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 0

]]></Node>
<StgValue><ssdm name="F_vector_data_0_1"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:33  %F_vector_data_1_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 1

]]></Node>
<StgValue><ssdm name="F_vector_data_1_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:34  %F_vector_data_2_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 2

]]></Node>
<StgValue><ssdm name="F_vector_data_2_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:35  %F_vector_data_3_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 3

]]></Node>
<StgValue><ssdm name="F_vector_data_3_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:36  %V_vector_data_0_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 4

]]></Node>
<StgValue><ssdm name="V_vector_data_0_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:37  %V_vector_data_1_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 5

]]></Node>
<StgValue><ssdm name="V_vector_data_1_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:38  %V_vector_data_2_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 6

]]></Node>
<StgValue><ssdm name="V_vector_data_2_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:39  %V_vector_data_3_1 = extractvalue { float, float, float, float, float, float, float, float } %tmp_1, 7

]]></Node>
<StgValue><ssdm name="V_vector_data_3_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:17  %tmp_i_i_i = fmul float %F_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:18  %tmp_1_i_i_i = fmul float %F_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:19  %tmp_2_i_i_i = fmul float %F_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:20  %tmp_3_i_i_i = fmul float %F_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:24  %tmp_i204_i_i = fmul float %V_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i204_i_i"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:25  %tmp_1_i205_i_i = fmul float %V_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i205_i_i"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:26  %tmp_2_i206_i_i = fmul float %V_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i206_i_i"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:27  %tmp_3_i207_i_i = fmul float %V_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i207_i_i"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader103.i.i:40  %empty_67 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @C_data_V_data_0, float* @C_data_V_data_1, float* @C_data_V_data_2, float* @C_data_V_data_3)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:41  %tmp_data_0_6 = extractvalue { float, float, float, float } %empty_67, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_6"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:42  %tmp_data_1_6 = extractvalue { float, float, float, float } %empty_67, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_6"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:43  %tmp_data_2_6 = extractvalue { float, float, float, float } %empty_67, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_6"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:44  %tmp_data_3_6 = extractvalue { float, float, float, float } %empty_67, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_6"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="256" op_0_bw="256">
<![CDATA[
.preheader103.i.i:59  %tmp_2 = call fastcc { float, float, float, float, float, float, float, float } @readCalcData()

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:60  %F_vector_data_0_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 0

]]></Node>
<StgValue><ssdm name="F_vector_data_0_2"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:61  %F_vector_data_1_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 1

]]></Node>
<StgValue><ssdm name="F_vector_data_1_2"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:62  %F_vector_data_2_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 2

]]></Node>
<StgValue><ssdm name="F_vector_data_2_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:63  %F_vector_data_3_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 3

]]></Node>
<StgValue><ssdm name="F_vector_data_3_2"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:64  %V_vector_data_0_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 4

]]></Node>
<StgValue><ssdm name="V_vector_data_0_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:65  %V_vector_data_1_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 5

]]></Node>
<StgValue><ssdm name="V_vector_data_1_2"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:66  %V_vector_data_2_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 6

]]></Node>
<StgValue><ssdm name="V_vector_data_2_2"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:67  %V_vector_data_3_2 = extractvalue { float, float, float, float, float, float, float, float } %tmp_2, 7

]]></Node>
<StgValue><ssdm name="V_vector_data_3_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:17  %tmp_i_i_i = fmul float %F_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:18  %tmp_1_i_i_i = fmul float %F_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:19  %tmp_2_i_i_i = fmul float %F_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:20  %tmp_3_i_i_i = fmul float %F_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:24  %tmp_i204_i_i = fmul float %V_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i204_i_i"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:25  %tmp_1_i205_i_i = fmul float %V_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i205_i_i"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:26  %tmp_2_i206_i_i = fmul float %V_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i206_i_i"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:27  %tmp_3_i207_i_i = fmul float %V_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i207_i_i"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:45  %tmp_i223_i_i = fmul float %F_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i223_i_i"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:46  %tmp_1_i224_i_i = fmul float %F_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i224_i_i"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:47  %tmp_2_i225_i_i = fmul float %F_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i225_i_i"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:48  %tmp_3_i226_i_i = fmul float %F_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i226_i_i"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="256">
<![CDATA[
.preheader103.i.i:87  %tmp_3 = call fastcc { float, float, float, float, float, float, float, float } @readCalcData()

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:88  %F_vector_data_0_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 0

]]></Node>
<StgValue><ssdm name="F_vector_data_0_3"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:89  %F_vector_data_1_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 1

]]></Node>
<StgValue><ssdm name="F_vector_data_1_3"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:90  %F_vector_data_2_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 2

]]></Node>
<StgValue><ssdm name="F_vector_data_2_3"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:91  %F_vector_data_3_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 3

]]></Node>
<StgValue><ssdm name="F_vector_data_3_3"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:92  %V_vector_data_0_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 4

]]></Node>
<StgValue><ssdm name="V_vector_data_0_3"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:93  %V_vector_data_1_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 5

]]></Node>
<StgValue><ssdm name="V_vector_data_1_3"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:94  %V_vector_data_2_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 6

]]></Node>
<StgValue><ssdm name="V_vector_data_2_3"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="256">
<![CDATA[
.preheader103.i.i:95  %V_vector_data_3_3 = extractvalue { float, float, float, float, float, float, float, float } %tmp_3, 7

]]></Node>
<StgValue><ssdm name="V_vector_data_3_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:17  %tmp_i_i_i = fmul float %F_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:18  %tmp_1_i_i_i = fmul float %F_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_i"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:19  %tmp_2_i_i_i = fmul float %F_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:20  %tmp_3_i_i_i = fmul float %F_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i_i_i"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:24  %tmp_i204_i_i = fmul float %V_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i204_i_i"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:25  %tmp_1_i205_i_i = fmul float %V_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i205_i_i"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:26  %tmp_2_i206_i_i = fmul float %V_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i206_i_i"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:27  %tmp_3_i207_i_i = fmul float %V_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i207_i_i"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:45  %tmp_i223_i_i = fmul float %F_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i223_i_i"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:46  %tmp_1_i224_i_i = fmul float %F_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i224_i_i"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:47  %tmp_2_i225_i_i = fmul float %F_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i225_i_i"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:48  %tmp_3_i226_i_i = fmul float %F_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i226_i_i"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:52  %tmp_i230_i_i = fmul float %V_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i230_i_i"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:53  %tmp_1_i231_i_i = fmul float %V_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i231_i_i"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:54  %tmp_2_i232_i_i = fmul float %V_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i232_i_i"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:55  %tmp_3_i233_i_i = fmul float %V_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i233_i_i"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader103.i.i:68  %empty_68 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @C_data_V_data_0, float* @C_data_V_data_1, float* @C_data_V_data_2, float* @C_data_V_data_3)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:69  %tmp_data_0_7 = extractvalue { float, float, float, float } %empty_68, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_7"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:70  %tmp_data_1_7 = extractvalue { float, float, float, float } %empty_68, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_7"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:71  %tmp_data_2_7 = extractvalue { float, float, float, float } %empty_68, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_7"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:72  %tmp_data_3_7 = extractvalue { float, float, float, float } %empty_68, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:24  %tmp_i204_i_i = fmul float %V_vector_data_0, %tmp_data_0_5

]]></Node>
<StgValue><ssdm name="tmp_i204_i_i"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:25  %tmp_1_i205_i_i = fmul float %V_vector_data_1, %tmp_data_1_5

]]></Node>
<StgValue><ssdm name="tmp_1_i205_i_i"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:26  %tmp_2_i206_i_i = fmul float %V_vector_data_2, %tmp_data_2_5

]]></Node>
<StgValue><ssdm name="tmp_2_i206_i_i"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:27  %tmp_3_i207_i_i = fmul float %V_vector_data_3, %tmp_data_3_5

]]></Node>
<StgValue><ssdm name="tmp_3_i207_i_i"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:45  %tmp_i223_i_i = fmul float %F_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i223_i_i"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:46  %tmp_1_i224_i_i = fmul float %F_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i224_i_i"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:47  %tmp_2_i225_i_i = fmul float %F_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i225_i_i"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:48  %tmp_3_i226_i_i = fmul float %F_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i226_i_i"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:52  %tmp_i230_i_i = fmul float %V_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i230_i_i"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:53  %tmp_1_i231_i_i = fmul float %V_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i231_i_i"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:54  %tmp_2_i232_i_i = fmul float %V_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i232_i_i"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:55  %tmp_3_i233_i_i = fmul float %V_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i233_i_i"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:73  %tmp_i249_i_i = fmul float %F_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i249_i_i"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:74  %tmp_1_i250_i_i = fmul float %F_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i250_i_i"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:75  %tmp_2_i251_i_i = fmul float %F_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i251_i_i"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:76  %tmp_3_i252_i_i = fmul float %F_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i252_i_i"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader103.i.i:96  %empty_69 = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @C_data_V_data_0, float* @C_data_V_data_1, float* @C_data_V_data_2, float* @C_data_V_data_3)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:97  %tmp_data_0_8 = extractvalue { float, float, float, float } %empty_69, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_8"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:98  %tmp_data_1_8 = extractvalue { float, float, float, float } %empty_69, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_8"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:99  %tmp_data_2_8 = extractvalue { float, float, float, float } %empty_69, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_8"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="128">
<![CDATA[
.preheader103.i.i:100  %tmp_data_3_8 = extractvalue { float, float, float, float } %empty_69, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="215" st_id="15" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:45  %tmp_i223_i_i = fmul float %F_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i223_i_i"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:46  %tmp_1_i224_i_i = fmul float %F_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i224_i_i"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:47  %tmp_2_i225_i_i = fmul float %F_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i225_i_i"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:48  %tmp_3_i226_i_i = fmul float %F_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i226_i_i"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:52  %tmp_i230_i_i = fmul float %V_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i230_i_i"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:53  %tmp_1_i231_i_i = fmul float %V_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i231_i_i"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:54  %tmp_2_i232_i_i = fmul float %V_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i232_i_i"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:55  %tmp_3_i233_i_i = fmul float %V_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i233_i_i"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:73  %tmp_i249_i_i = fmul float %F_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i249_i_i"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:74  %tmp_1_i250_i_i = fmul float %F_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i250_i_i"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:75  %tmp_2_i251_i_i = fmul float %F_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i251_i_i"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:76  %tmp_3_i252_i_i = fmul float %F_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i252_i_i"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:80  %tmp_i256_i_i = fmul float %V_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i256_i_i"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:81  %tmp_1_i257_i_i = fmul float %V_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i257_i_i"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:82  %tmp_2_i258_i_i = fmul float %V_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i258_i_i"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:83  %tmp_3_i259_i_i = fmul float %V_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i259_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:52  %tmp_i230_i_i = fmul float %V_vector_data_0_1, %tmp_data_0_6

]]></Node>
<StgValue><ssdm name="tmp_i230_i_i"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:53  %tmp_1_i231_i_i = fmul float %V_vector_data_1_1, %tmp_data_1_6

]]></Node>
<StgValue><ssdm name="tmp_1_i231_i_i"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:54  %tmp_2_i232_i_i = fmul float %V_vector_data_2_1, %tmp_data_2_6

]]></Node>
<StgValue><ssdm name="tmp_2_i232_i_i"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:55  %tmp_3_i233_i_i = fmul float %V_vector_data_3_1, %tmp_data_3_6

]]></Node>
<StgValue><ssdm name="tmp_3_i233_i_i"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:73  %tmp_i249_i_i = fmul float %F_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i249_i_i"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:74  %tmp_1_i250_i_i = fmul float %F_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i250_i_i"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:75  %tmp_2_i251_i_i = fmul float %F_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i251_i_i"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:76  %tmp_3_i252_i_i = fmul float %F_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i252_i_i"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:80  %tmp_i256_i_i = fmul float %V_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i256_i_i"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:81  %tmp_1_i257_i_i = fmul float %V_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i257_i_i"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:82  %tmp_2_i258_i_i = fmul float %V_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i258_i_i"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:83  %tmp_3_i259_i_i = fmul float %V_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i259_i_i"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:101  %tmp_i275_i_i = fmul float %F_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i275_i_i"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:102  %tmp_1_i276_i_i = fmul float %F_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i276_i_i"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:103  %tmp_2_i277_i_i = fmul float %F_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i277_i_i"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:104  %tmp_3_i278_i_i = fmul float %F_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i278_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="257" st_id="17" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:73  %tmp_i249_i_i = fmul float %F_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i249_i_i"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:74  %tmp_1_i250_i_i = fmul float %F_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i250_i_i"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:75  %tmp_2_i251_i_i = fmul float %F_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i251_i_i"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:76  %tmp_3_i252_i_i = fmul float %F_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i252_i_i"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:80  %tmp_i256_i_i = fmul float %V_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i256_i_i"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:81  %tmp_1_i257_i_i = fmul float %V_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i257_i_i"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:82  %tmp_2_i258_i_i = fmul float %V_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i258_i_i"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:83  %tmp_3_i259_i_i = fmul float %V_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i259_i_i"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:101  %tmp_i275_i_i = fmul float %F_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i275_i_i"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:102  %tmp_1_i276_i_i = fmul float %F_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i276_i_i"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:103  %tmp_2_i277_i_i = fmul float %F_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i277_i_i"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:104  %tmp_3_i278_i_i = fmul float %F_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i278_i_i"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:108  %tmp_i282_i_i = fmul float %V_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i282_i_i"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:109  %tmp_1_i283_i_i = fmul float %V_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i283_i_i"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:110  %tmp_2_i284_i_i = fmul float %V_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i284_i_i"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:111  %tmp_3_i285_i_i = fmul float %V_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i285_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="281" st_id="18" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:80  %tmp_i256_i_i = fmul float %V_vector_data_0_2, %tmp_data_0_7

]]></Node>
<StgValue><ssdm name="tmp_i256_i_i"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:81  %tmp_1_i257_i_i = fmul float %V_vector_data_1_2, %tmp_data_1_7

]]></Node>
<StgValue><ssdm name="tmp_1_i257_i_i"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:82  %tmp_2_i258_i_i = fmul float %V_vector_data_2_2, %tmp_data_2_7

]]></Node>
<StgValue><ssdm name="tmp_2_i258_i_i"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:83  %tmp_3_i259_i_i = fmul float %V_vector_data_3_2, %tmp_data_3_7

]]></Node>
<StgValue><ssdm name="tmp_3_i259_i_i"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:101  %tmp_i275_i_i = fmul float %F_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i275_i_i"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:102  %tmp_1_i276_i_i = fmul float %F_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i276_i_i"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:103  %tmp_2_i277_i_i = fmul float %F_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i277_i_i"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:104  %tmp_3_i278_i_i = fmul float %F_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i278_i_i"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:108  %tmp_i282_i_i = fmul float %V_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i282_i_i"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:109  %tmp_1_i283_i_i = fmul float %V_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i283_i_i"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:110  %tmp_2_i284_i_i = fmul float %V_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i284_i_i"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:111  %tmp_3_i285_i_i = fmul float %V_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i285_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="303" st_id="19" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:101  %tmp_i275_i_i = fmul float %F_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i275_i_i"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:102  %tmp_1_i276_i_i = fmul float %F_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i276_i_i"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:103  %tmp_2_i277_i_i = fmul float %F_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i277_i_i"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:104  %tmp_3_i278_i_i = fmul float %F_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i278_i_i"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:108  %tmp_i282_i_i = fmul float %V_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i282_i_i"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:109  %tmp_1_i283_i_i = fmul float %V_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i283_i_i"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:110  %tmp_2_i284_i_i = fmul float %V_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i284_i_i"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:111  %tmp_3_i285_i_i = fmul float %V_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i285_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="323" st_id="20" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:108  %tmp_i282_i_i = fmul float %V_vector_data_0_3, %tmp_data_0_8

]]></Node>
<StgValue><ssdm name="tmp_i282_i_i"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:109  %tmp_1_i283_i_i = fmul float %V_vector_data_1_3, %tmp_data_1_8

]]></Node>
<StgValue><ssdm name="tmp_1_i283_i_i"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:110  %tmp_2_i284_i_i = fmul float %V_vector_data_2_3, %tmp_data_2_8

]]></Node>
<StgValue><ssdm name="tmp_2_i284_i_i"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:111  %tmp_3_i285_i_i = fmul float %V_vector_data_3_3, %tmp_data_3_8

]]></Node>
<StgValue><ssdm name="tmp_3_i285_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:21  %dataTemp1 = fadd float %tmp_i_i_i, %tmp_1_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:22  %dataTemp2 = fadd float %tmp_2_i_i_i, %tmp_3_i_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="357" st_id="22" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:28  %dataTemp1_1 = fadd float %tmp_i204_i_i, %tmp_1_i205_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_1"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:29  %dataTemp2_1 = fadd float %tmp_2_i206_i_i, %tmp_3_i207_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_1"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="372" st_id="23" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:49  %dataTemp1_2 = fadd float %tmp_i223_i_i, %tmp_1_i224_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_2"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:50  %dataTemp2_2 = fadd float %tmp_2_i225_i_i, %tmp_3_i226_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_2"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="386" st_id="24" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:56  %dataTemp1_3 = fadd float %tmp_i230_i_i, %tmp_1_i231_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_3"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:57  %dataTemp2_3 = fadd float %tmp_2_i232_i_i, %tmp_3_i233_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_3"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="399" st_id="25" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:77  %dataTemp1_4 = fadd float %tmp_i249_i_i, %tmp_1_i250_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_4"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:78  %dataTemp2_4 = fadd float %tmp_2_i251_i_i, %tmp_3_i252_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_4"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="411" st_id="26" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:84  %dataTemp1_5 = fadd float %tmp_i256_i_i, %tmp_1_i257_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_5"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:85  %dataTemp2_5 = fadd float %tmp_2_i258_i_i, %tmp_3_i259_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_5"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="422" st_id="27" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:105  %dataTemp1_6 = fadd float %tmp_i275_i_i, %tmp_1_i276_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_6"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:106  %dataTemp2_6 = fadd float %tmp_2_i277_i_i, %tmp_3_i278_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_6"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="432" st_id="28" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:112  %dataTemp1_7 = fadd float %tmp_i282_i_i, %tmp_1_i283_i_i

]]></Node>
<StgValue><ssdm name="dataTemp1_7"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:113  %dataTemp2_7 = fadd float %tmp_2_i284_i_i, %tmp_3_i285_i_i

]]></Node>
<StgValue><ssdm name="dataTemp2_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="441" st_id="29" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:23  %tmp_data_0 = fadd float %dataTemp1, %dataTemp2

]]></Node>
<StgValue><ssdm name="tmp_data_0"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="449" st_id="30" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:30  %tmp_data_0_4 = fadd float %dataTemp1_1, %dataTemp2_1

]]></Node>
<StgValue><ssdm name="tmp_data_0_4"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="456" st_id="31" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:51  %tmp_data_1 = fadd float %dataTemp1_2, %dataTemp2_2

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="462" st_id="32" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:58  %tmp_data_1_4 = fadd float %dataTemp1_3, %dataTemp2_3

]]></Node>
<StgValue><ssdm name="tmp_data_1_4"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="467" st_id="33" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:79  %tmp_data_2 = fadd float %dataTemp1_4, %dataTemp2_4

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="469" st_id="33" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="470" st_id="33" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="471" st_id="34" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:86  %tmp_data_2_4 = fadd float %dataTemp1_5, %dataTemp2_5

]]></Node>
<StgValue><ssdm name="tmp_data_2_4"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="473" st_id="34" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="474" st_id="35" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:107  %tmp_data_3 = fadd float %dataTemp1_6, %dataTemp2_6

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="476" st_id="36" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.i:114  %tmp_data_3_4 = fadd float %dataTemp1_7, %dataTemp2_7

]]></Node>
<StgValue><ssdm name="tmp_data_3_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="477" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader103.i.i:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6250000, i64 1562500)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader103.i.i:1  %tmp_19_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str546)

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader103.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str344) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.preheader103.i.i:115  call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @F_acc_V_data_0, float* @F_acc_V_data_1, float* @F_acc_V_data_2, float* @F_acc_V_data_3, float %tmp_data_0, float %tmp_data_1, float %tmp_data_2, float %tmp_data_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.preheader103.i.i:116  call void @_ssdm_op_Write.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_acc_V_data_0, float* @V_acc_V_data_1, float* @V_acc_V_data_2, float* @V_acc_V_data_3, float %tmp_data_0_4, float %tmp_data_1_4, float %tmp_data_2_4, float %tmp_data_3_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader103.i.i:117  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str546, i32 %tmp_19_i_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader103.i.i:118  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="484" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
