// Seed: 1786567282
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    output tri id_4,
    output wand id_5
);
  assign id_2 = id_3;
  reg id_7;
  assign module_1.id_8 = 0;
  initial begin : LABEL_0
    if (1 + 1) id_7 = -1;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd39,
    parameter id_2  = 32'd95,
    parameter id_26 = 32'd70,
    parameter id_28 = 32'd34
) (
    output supply1 id_0,
    input tri id_1
    , _id_26,
    input supply1 _id_2,
    output wire id_3,
    input supply0 id_4,
    output wor id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 _id_10,
    output wire id_11,
    input supply0 id_12,
    input wor id_13,
    input tri id_14,
    output uwire id_15,
    output tri0 id_16,
    input wand id_17,
    output tri0 id_18,
    output wand id_19,
    output wire id_20,
    input wor id_21,
    input tri0 id_22,
    input supply1 id_23,
    input tri1 id_24
);
  logic [id_10 : -1 'b0] id_27, _id_28;
  uwire [{  -1  ,  -1  ,  id_26  ,  1  ,  id_2  } : id_28] id_29 = 1;
  module_0 modCall_1 (
      id_22,
      id_9,
      id_3,
      id_9,
      id_11,
      id_19
  );
  always_comb @(-1) begin : LABEL_0
    if (1) $signed(72);
    ;
  end
  tri id_30, id_31, id_32;
  always @(*) fork join_any
  assign id_32 = -1;
  wire  id_33 = id_1;
  logic id_34;
  ;
endmodule
