Running: /afs/iitd.ac.in/service/cad/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /afs/iitd.ac.in/user/j/jv/jvl212383/ieclab21/Design/pr1_mod5_count/tb_mod5_isim_beh.exe -prj /afs/iitd.ac.in/user/j/jv/jvl212383/ieclab21/Design/pr1_mod5_count/tb_mod5_beh.prj work.tb_mod5 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/afs/iitd.ac.in/user/j/jv/jvl212383/ieclab21/Design/pr1_mod5_count/mod5_count.v" into library work
Analyzing Verilog file "/afs/iitd.ac.in/user/j/jv/jvl212383/ieclab21/Design/pr1_mod5_count/tb_mod5.v" into library work
Analyzing Verilog file "/afs/iitd.ac.in/service/cad/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94468 KB
Fuse CPU Usage: 1070 ms
Compiling module mod5_count
Compiling module tb_mod5
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /afs/iitd.ac.in/user/j/jv/jvl212383/ieclab21/Design/pr1_mod5_count/tb_mod5_isim_beh.exe
Fuse Memory Usage: 2227504 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 400 ms
