// Seed: 2582741786
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  assign id_6 = 1 !== id_2;
  logic id_7;
  type_13(
      id_0, 1, 1, id_2, 1, 1
  ); type_14(
      1'b0, id_6, 1 & id_6, ~1
  );
endmodule
