# compile verilog/system verilog design source files
verilog xil_defaultlib  "add_time_synth.v"
verilog xil_defaultlib  "../../../../Adder.srcs/sources_1/new/add.v"

# Do not sort compile order
nosort
