--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y47.CLK
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31314 paths analyzed, 16202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.235ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64 (SLICE_X83Y88.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B5      net (fanout=4)        2.490   usr/rx_kchar<1>
    SLICE_X92Y47.BMUX    Tilo                  0.205   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.064ns logic, 4.418ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B4      net (fanout=4)        2.462   usr/rx_kchar<0>
    SLICE_X92Y47.BMUX    Tilo                  0.201   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.060ns logic, 4.390ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.337ns (1.364 - 1.701)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y30.DQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.B3      net (fanout=12)       1.180   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.BMUX    Tilo                  0.198   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_64
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.853ns logic, 3.108ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65 (SLICE_X83Y88.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B5      net (fanout=4)        2.490   usr/rx_kchar<1>
    SLICE_X92Y47.BMUX    Tilo                  0.205   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.064ns logic, 4.418ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B4      net (fanout=4)        2.462   usr/rx_kchar<0>
    SLICE_X92Y47.BMUX    Tilo                  0.201   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.060ns logic, 4.390ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.337ns (1.364 - 1.701)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y30.DQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.B3      net (fanout=12)       1.180   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.BMUX    Tilo                  0.198   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_65
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.853ns logic, 3.108ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88 (SLICE_X83Y88.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B5      net (fanout=4)        2.490   usr/rx_kchar<1>
    SLICE_X92Y47.BMUX    Tilo                  0.205   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.064ns logic, 4.418ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.718ns (1.364 - 2.082)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X92Y47.B4      net (fanout=4)        2.462   usr/rx_kchar<0>
    SLICE_X92Y47.BMUX    Tilo                  0.201   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.060ns logic, 4.390ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.961ns (Levels of Logic = 1)
  Clock Path Skew:      -0.337ns (1.364 - 1.701)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y30.DQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.B3      net (fanout=12)       1.180   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X92Y47.BMUX    Tilo                  0.198   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X83Y88.CE      net (fanout=67)       1.928   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X83Y88.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<89>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_88
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (0.853ns logic, 3.108ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y1.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_85 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.559 - 0.406)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_85 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y8.BQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<87>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_85
    RAMB36_X3Y1.DIADI4     net (fanout=1)        0.259   usr/link_tracking_1_inst/track_rx_data<85>
    RAMB36_X3Y1.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.176ns (-0.083ns logic, 0.259ns route)
                                                         (-47.2% logic, 147.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y0.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_218 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.561 - 0.407)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_218 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y3.CQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<219>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_218
    RAMB36_X3Y0.DIADI2     net (fanout=1)        0.260   usr/link_tracking_1_inst/track_rx_data<218>
    RAMB36_X3Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.083ns logic, 0.260ns route)
                                                         (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y6.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_18 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.547 - 0.400)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_18 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X73Y31.AMUX      Tshcko                0.130   usr/link_trigger_inst/trigger_rx_data<17>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_18
    RAMB36_X4Y6.DIADI3     net (fanout=4)        0.239   usr/link_trigger_inst/trigger_rx_data<18>
    RAMB36_X4Y6.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.171ns (-0.068ns logic, 0.239ns route)
                                                         (-39.8% logic, 139.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X22Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.090 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y155.B      Treg                  1.578   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X23Y155.B4     net (fanout=2)        0.280   system/rst/clkdiv/rst_b
    SLICE_X23Y155.B      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X22Y149.SR     net (fanout=7)        0.607   system/rst/clkdiv/rst_b_inv
    SLICE_X22Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.894ns logic, 0.887ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_1 (SLICE_X22Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.090 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y155.B      Treg                  1.578   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X23Y155.B4     net (fanout=2)        0.280   system/rst/clkdiv/rst_b
    SLICE_X23Y155.B      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X22Y149.SR     net (fanout=7)        0.607   system/rst/clkdiv/rst_b_inv
    SLICE_X22Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.894ns logic, 0.887ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_2 (SLICE_X22Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.090 - 0.115)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y155.B      Treg                  1.578   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X23Y155.B4     net (fanout=2)        0.280   system/rst/clkdiv/rst_b
    SLICE_X23Y155.B      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X22Y149.SR     net (fanout=7)        0.607   system/rst/clkdiv/rst_b_inv
    SLICE_X22Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.894ns logic, 0.887ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X95Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y103.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X95Y103.A5     net (fanout=2)        0.067   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X95Y103.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X89Y114.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y114.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X89Y114.D4     net (fanout=2)        0.096   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X89Y114.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X22Y149.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y149.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X22Y149.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X22Y149.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.511ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X99Y44.A6), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.420ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.728 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.DMUX    Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X95Y85.A6      net (fanout=143)      0.578   system/mac_rx_valid<2>
    SLICE_X95Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X99Y44.C2      net (fanout=540)      3.126   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X99Y44.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y42.D2      net (fanout=10)       0.752   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y42.COUT    Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CMUX    Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X99Y44.B1      net (fanout=1)        0.583   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X99Y44.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X99Y44.A6      net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X99Y44.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.420ns (1.271ns logic, 5.149ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 6)
  Clock Path Skew:      -0.056ns (0.728 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.DMUX    Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X95Y85.A6      net (fanout=143)      0.578   system/mac_rx_valid<2>
    SLICE_X95Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X96Y43.D1      net (fanout=540)      3.144   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X96Y43.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905311
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X98Y42.B2      net (fanout=6)        0.624   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X98Y42.COUT    Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CMUX    Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X99Y44.B1      net (fanout=1)        0.583   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X99Y44.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X99Y44.A6      net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X99Y44.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.356ns logic, 5.039ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.376ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.947 - 0.974)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y88.AMUX    Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X95Y85.A4      net (fanout=2)        0.534   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X95Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X99Y44.C2      net (fanout=540)      3.126   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X99Y44.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y42.D2      net (fanout=10)       0.752   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y42.COUT    Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190731
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y43.CMUX    Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X99Y44.B1      net (fanout=1)        0.583   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X99Y44.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X99Y44.A6      net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X99Y44.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (1.271ns logic, 5.105ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (SLICE_X103Y60.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.932 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y102.AQ    Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X84Y72.A3      net (fanout=536)      2.865   system/rst_macclk<2>
    SLICE_X84Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y72.A6      net (fanout=1)        0.248   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.054ns logic, 5.376ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.713 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.DQ      Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y59.C1      net (fanout=2)        1.347   system/mac_rx_last<2>
    SLICE_X92Y59.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y72.A4      net (fanout=42)       1.291   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y72.A6      net (fanout=1)        0.248   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.166ns logic, 5.149ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.713 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.DMUX    Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X95Y85.A6      net (fanout=143)      0.578   system/mac_rx_valid<2>
    SLICE_X95Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X86Y72.A4      net (fanout=540)      1.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_100
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.139ns logic, 4.306ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (SLICE_X103Y60.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.932 - 0.963)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y102.AQ    Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X84Y72.A3      net (fanout=536)      2.865   system/rst_macclk<2>
    SLICE_X84Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y72.A6      net (fanout=1)        0.248   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.054ns logic, 5.376ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.315ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.713 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y76.DQ      Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X92Y59.C1      net (fanout=2)        1.347   system/mac_rx_last<2>
    SLICE_X92Y59.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X84Y72.A4      net (fanout=42)       1.291   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X84Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X86Y72.A6      net (fanout=1)        0.248   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (1.166ns logic, 5.149ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.713 - 0.784)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y76.DMUX    Tshcko                0.422   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X95Y85.A6      net (fanout=143)      0.578   system/mac_rx_valid<2>
    SLICE_X95Y85.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X86Y72.A4      net (fanout=540)      1.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X86Y72.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X86Y72.B2      net (fanout=9)        0.746   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X86Y72.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X103Y60.SR     net (fanout=24)       1.517   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X103Y60.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_102
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.139ns logic, 4.306ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.AQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxcharisk_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.290   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.066ns (-0.224ns logic, 0.290ns route)
                                                              (-339.4% logic, 439.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_13 (SLICE_X103Y79.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_5 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y80.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<25>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_5
    SLICE_X103Y79.D5     net (fanout=5)        0.133   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data<5>
    SLICE_X103Y79.CLK    Tah         (-Th)     0.083   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.reliable_data<21>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_littleendian.reliable_data[31]_PWR_84_o_mux_74_OUT41
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.reliable_data_13
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.015ns logic, 0.133ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X101Y100.BQ              Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.550   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.113ns (-0.437ns logic, 0.550ns route)
                                                                 (-386.7% logic, 486.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.933ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (SLICE_X63Y150.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.135ns (0.824 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y105.BQ     Tcko                  0.381   system/mac_rx_data<0><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5
    SLICE_X71Y154.C5     net (fanout=23)       4.009   system/mac_rx_data<0><5>
    SLICE_X71Y154.CMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X71Y154.A3     net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N10
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.COUT   Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CLK    Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/write_data.shift_buf<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.138ns logic, 5.625ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.368ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.824 - 0.952)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y102.BQ     Tcko                  0.381   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_1
    SLICE_X69Y153.C3     net (fanout=25)       3.385   system/mac_rx_data<0><1>
    SLICE_X69Y153.CMUX   Tilo                  0.179   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00692_SW0
    SLICE_X69Y153.A4     net (fanout=1)        0.605   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N2
    SLICE_X69Y153.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00692
    SLICE_X63Y148.B2     net (fanout=1)        1.174   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<1>
    SLICE_X63Y148.COUT   Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X63Y149.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X63Y149.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CLK    Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/write_data.shift_buf<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.368ns (1.204ns logic, 5.164ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 5)
  Clock Path Skew:      -0.128ns (0.824 - 0.952)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y102.AQ     Tcko                  0.381   system/mac_rx_data<0><3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_0
    SLICE_X69Y153.C2     net (fanout=20)       3.203   system/mac_rx_data<0><0>
    SLICE_X69Y153.C      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00691_SW0
    SLICE_X69Y153.B1     net (fanout=1)        0.579   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N01
    SLICE_X69Y153.B      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00691
    SLICE_X63Y148.A1     net (fanout=1)        1.172   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<0>
    SLICE_X63Y148.COUT   Topcya                0.409   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X63Y149.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X63Y149.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X63Y150.CLK    Tcinck                0.094   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/write_data.shift_buf<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (1.098ns logic, 4.954ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (SLICE_X63Y149.B2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (0.823 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y105.BQ     Tcko                  0.381   system/mac_rx_data<0><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5
    SLICE_X71Y154.C5     net (fanout=23)       4.009   system/mac_rx_data<0><5>
    SLICE_X71Y154.CMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X71Y154.A3     net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N10
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.483   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.748ns (1.123ns logic, 5.625ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.631ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (0.823 - 0.957)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.DMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X71Y154.A2     net (fanout=140)      3.498   system/mac_rx_valid<0>
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.483   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      5.631ns (0.973ns logic, 4.658ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.239ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.604 - 0.695)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y146.DQ     Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/do_sum_ping
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int
    SLICE_X62Y147.A2     net (fanout=2)        0.841   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/do_sum_ping
    SLICE_X62Y147.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_do_sum1
    SLICE_X71Y154.A6     net (fanout=28)       1.238   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_do_sum
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.483   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (1.000ns logic, 3.239ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6 (SLICE_X63Y149.B2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.136ns (0.823 - 0.959)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y105.BQ     Tcko                  0.381   system/mac_rx_data<0><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5
    SLICE_X71Y154.C5     net (fanout=23)       4.009   system/mac_rx_data<0><5>
    SLICE_X71Y154.CMUX   Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X71Y154.A3     net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/N10
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.424   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (1.064ns logic, 5.625ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (0.823 - 0.957)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y111.DMUX   Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X71Y154.A2     net (fanout=140)      3.498   system/mac_rx_valid<0>
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.424   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (0.914ns logic, 4.658ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.604 - 0.695)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y146.DQ     Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/do_sum_ping
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/do_cksum.do_sum_int
    SLICE_X62Y147.A2     net (fanout=2)        0.841   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/do_sum_ping
    SLICE_X62Y147.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_do_sum1
    SLICE_X71Y154.A6     net (fanout=28)       1.238   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_do_sum
    SLICE_X71Y154.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X63Y149.B2     net (fanout=1)        1.160   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X63Y149.CLK    Tas                   0.424   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_6
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (0.941ns logic, 3.239ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_38 (SLICE_X60Y120.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_38 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.439 - 0.337)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_38 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y119.DQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<38>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int_38
    SLICE_X60Y120.C6     net (fanout=3)        0.095   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/build_packet.buf_to_load_int<38>
    SLICE_X60Y120.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf<39>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/Mmux_write_data.shift_buf[47]_write_data.shift_buf[47]_mux_40_OUT321
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ARP/write_data.shift_buf_38
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y28.ADDRARDADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.443 - 0.293)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X74Y142.AQ           Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<5>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_4
    RAMB36_X4Y28.ADDRARDADDRL7 net (fanout=2)        0.154   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<4>
    RAMB36_X4Y28.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.018ns logic, 0.154ns route)
                                                             (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y28.ADDRARDADDRL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.443 - 0.293)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_5 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X74Y142.CQ           Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<5>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/addra_5
    RAMB36_X4Y28.ADDRARDADDRL8 net (fanout=2)        0.156   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<5>
    RAMB36_X4Y28.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.174ns (0.018ns logic, 0.156ns route)
                                                             (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y71.A4      net (fanout=22)       2.674   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.601   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (0.723ns logic, 4.275ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y71.A5      net (fanout=23)       2.488   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.601   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.895ns (0.806ns logic, 4.089ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (1.603 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.508   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (0.454ns logic, 3.508ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y71.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.492 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y71.A4      net (fanout=22)       2.674   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y71.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y71.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.689ns logic, 2.929ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (1.492 - 1.454)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y119.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y71.A5      net (fanout=23)       2.488   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y71.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y71.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.772ns logic, 2.743ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X13Y120.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y120.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y120.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X13Y120.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X13Y122.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y122.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y122.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X13Y122.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_4 (SLICE_X14Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_4 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_4 to system/cdce_synch/cdce_control.timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y120.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_4
    SLICE_X14Y120.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_4
    SLICE_X14Y120.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT151
                                                       system/cdce_synch/cdce_control.timer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_xpoint1_clk3_p 
PHASE         -1.7465 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm" TS_xpoint1_clk3_p PHASE
        -1.7465 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD 
TIMEGRP         "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" 
TS_xpoint1_clk3_n         PHASE -1.7465 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1040 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.667ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_0 (SLICE_X12Y68.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.877 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X15Y69.A4      net (fanout=11)       2.044   usr/l1accept
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (2.100ns logic, 2.415ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X13Y68.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.565ns logic, 1.557ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.089 - 0.112)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_8 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AQ      Tcko                  0.381   usr/i<8>
                                                       usr/i_8
    SLICE_X13Y68.B1      net (fanout=2)        0.593   usr/i<8>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.565ns logic, 1.556ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_1 (SLICE_X12Y68.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.877 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X15Y69.A4      net (fanout=11)       2.044   usr/l1accept
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (2.100ns logic, 2.415ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X13Y68.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.565ns logic, 1.557ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_1 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.089 - 0.112)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_8 to usr/i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AQ      Tcko                  0.381   usr/i<8>
                                                       usr/i_8
    SLICE_X13Y68.B1      net (fanout=2)        0.593   usr/i<8>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.565ns logic, 1.556ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_2 (SLICE_X12Y68.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/i_2 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.515ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.877 - 0.984)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.A       Treg                  1.577   usr/l1accept
                                                       usr/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X15Y69.A4      net (fanout=11)       2.044   usr/l1accept
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.515ns (2.100ns logic, 2.415ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_7 (FF)
  Destination:          usr/i_2 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_7 to usr/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.DQ      Tcko                  0.381   usr/i<7>
                                                       usr/i_7
    SLICE_X13Y68.B2      net (fanout=2)        0.594   usr/i<7>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_2
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.565ns logic, 1.557ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_2 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.089 - 0.112)
  Source Clock:         usr/tcc_clock rising at 10.729ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_8 to usr/i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AQ      Tcko                  0.381   usr/i<8>
                                                       usr/i_8
    SLICE_X13Y68.B1      net (fanout=2)        0.593   usr/i<8>
    SLICE_X13Y68.COUT    Topcyb                0.404   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_lut<1>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CIN     net (fanout=1)        0.000   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<3>
    SLICE_X13Y69.CMUX    Tcinc                 0.257   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
                                                       usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A1      net (fanout=2)        0.592   usr/Mcompar_i[31]_GND_508_o_LessThan_8_o_cy<6>
    SLICE_X15Y69.A       Tilo                  0.068   usr/_n0320
                                                       usr/_n03201
    SLICE_X12Y68.SR      net (fanout=3)        0.371   usr/_n0320
    SLICE_X12Y68.CLK     Tsrck                 0.455   usr/i<3>
                                                       usr/i_2
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.565ns logic, 1.556ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_xpoint1_clk3_n
        PHASE -1.7465 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_0 (SLICE_X12Y68.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_0 (FF)
  Destination:          usr/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_0 to usr/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y68.AQ      Tcko                  0.115   usr/i<3>
                                                       usr/i_0
    SLICE_X12Y68.A5      net (fanout=2)        0.072   usr/i<0>
    SLICE_X12Y68.CLK     Tah         (-Th)     0.039   usr/i<3>
                                                       usr/Mcount_i_lut<0>
                                                       usr/Mcount_i_cy<3>
                                                       usr/i_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_4 (SLICE_X12Y69.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_4 (FF)
  Destination:          usr/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_4 to usr/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y69.AQ      Tcko                  0.115   usr/i<7>
                                                       usr/i_4
    SLICE_X12Y69.A5      net (fanout=2)        0.072   usr/i<4>
    SLICE_X12Y69.CLK     Tah         (-Th)     0.039   usr/i<7>
                                                       usr/Mcount_i_lut<4>
                                                       usr/Mcount_i_cy<7>
                                                       usr/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_8 (SLICE_X12Y70.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_8 (FF)
  Destination:          usr/i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/tcc_clock rising at 35.679ns
  Destination Clock:    usr/tcc_clock rising at 35.679ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_8 to usr/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y70.AQ      Tcko                  0.115   usr/i<8>
                                                       usr/i_8
    SLICE_X12Y70.A5      net (fanout=2)        0.072   usr/i<8>
    SLICE_X12Y70.CLK     Tah         (-Th)     0.039   usr/i<8>
                                                       usr/Mcount_i_lut<8>
                                                       usr/Mcount_i_xor<8>
                                                       usr/i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" TS_xpoint1_clk3_n
        PHASE -1.7465 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/l1accept/CLK
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: usr/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X13Y81.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y26.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.359ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X56Y162.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.759ns (Levels of Logic = 7)
  Clock Path Skew:      -1.395ns (1.570 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X73Y46.A3      net (fanout=69)       2.910   system/ipb_arb/src<0>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y161.A4     net (fanout=4)        4.433   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y161.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y162.SR     net (fanout=1)        0.470   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y162.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.759ns (1.397ns logic, 12.362ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.521ns (Levels of Logic = 6)
  Clock Path Skew:      -1.395ns (1.570 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X69Y43.C1      net (fanout=69)       2.865   system/ipb_arb/src<0>
    SLICE_X69Y43.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X54Y75.B2      net (fanout=208)      2.735   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y161.A4     net (fanout=4)        4.433   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y161.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y162.SR     net (fanout=1)        0.470   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y162.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.521ns (1.329ns logic, 12.192ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.377ns (Levels of Logic = 7)
  Clock Path Skew:      -1.396ns (1.570 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X73Y46.A4      net (fanout=68)       2.528   system/ipb_arb/src<1>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X57Y161.A4     net (fanout=4)        4.433   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X57Y161.A      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X56Y162.SR     net (fanout=1)        0.470   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X56Y162.CLK    Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.377ns (1.397ns logic, 11.980ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X34Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.953ns (Levels of Logic = 9)
  Clock Path Skew:      -0.310ns (2.655 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X73Y46.A3      net (fanout=69)       2.910   system/ipb_arb/src<0>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.953ns (1.709ns logic, 12.244ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.715ns (Levels of Logic = 8)
  Clock Path Skew:      -0.310ns (2.655 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X69Y43.C1      net (fanout=69)       2.865   system/ipb_arb/src<0>
    SLICE_X69Y43.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X54Y75.B2      net (fanout=208)      2.735   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.715ns (1.641ns logic, 12.074ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.311ns (2.655 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X73Y46.A4      net (fanout=68)       2.528   system/ipb_arb/src<1>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.571ns (1.709ns logic, 11.862ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_24 (SLICE_X34Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.953ns (Levels of Logic = 9)
  Clock Path Skew:      -0.310ns (2.655 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X73Y46.A3      net (fanout=69)       2.910   system/ipb_arb/src<0>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     13.953ns (1.709ns logic, 12.244ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.715ns (Levels of Logic = 8)
  Clock Path Skew:      -0.310ns (2.655 - 2.965)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X69Y43.C1      net (fanout=69)       2.865   system/ipb_arb/src<0>
    SLICE_X69Y43.C       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<5>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X54Y75.B2      net (fanout=208)      2.735   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     13.715ns (1.641ns logic, 12.074ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_24 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.571ns (Levels of Logic = 9)
  Clock Path Skew:      -0.311ns (2.655 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X73Y46.A4      net (fanout=68)       2.528   system/ipb_arb/src<1>
    SLICE_X73Y46.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X52Y75.A5      net (fanout=244)      2.602   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X52Y75.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X54Y75.B6      net (fanout=1)        0.258   system/ipb_fabric/N01
    SLICE_X54Y75.B       Tilo                  0.068   system/regs_from_ipbus<16><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.B1      net (fanout=39)       0.606   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y77.BMUX    Tilo                  0.197   system/ipb_sys_regs/n01327
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y77.C2      net (fanout=1)        0.721   system/ipb_fabric/N36
    SLICE_X52Y77.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D3      net (fanout=33)       0.362   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y77.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X34Y103.B3     net (fanout=4)        1.898   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X34Y103.BMUX   Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X34Y103.A5     net (fanout=7)        0.322   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X34Y103.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X35Y98.D5      net (fanout=7)        0.834   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X35Y98.D       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X34Y80.SR      net (fanout=15)       1.731   system/sram2_if/sramInterface/_n0147
    SLICE_X34Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_24
    -------------------------------------------------  ---------------------------
    Total                                     13.571ns (1.709ns logic, 11.862ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_14 (SLICE_X57Y78.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.341 - 1.255)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X57Y78.A6      net (fanout=69)       0.134   system/ipb_arb/src<0>
    SLICE_X57Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X57Y78.B3      net (fanout=9)        0.129   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X57Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.075ns logic, 0.263ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y78.CQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_14
    SLICE_X57Y78.A4      net (fanout=2)        0.149   system/ipb_from_masters[0]_ipb_addr<14>
    SLICE_X57Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X57Y78.B3      net (fanout=9)        0.129   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X57Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.075ns logic, 0.278ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X57Y78.A5      net (fanout=68)       0.157   system/ipb_arb/src<1>
    SLICE_X57Y78.A       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr61
    SLICE_X57Y78.B3      net (fanout=9)        0.129   user_ipb_mosi[0]_ipb_addr<14>
    SLICE_X57Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O61
                                                       system/sram2_if/sramInterface/ADDR_O_14
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.075ns logic, 0.286ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X56Y79.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y79.C5      net (fanout=68)       0.153   system/ipb_arb/src<1>
    SLICE_X56Y79.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y79.D3      net (fanout=8)        0.135   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.055ns logic, 0.288ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y78.BQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13
    SLICE_X56Y79.C1      net (fanout=2)        0.224   system/ipb_from_masters[0]_ipb_addr<13>
    SLICE_X56Y79.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y79.D3      net (fanout=8)        0.135   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.055ns logic, 0.359ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.341 - 1.255)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X56Y79.C3      net (fanout=69)       0.263   system/ipb_arb/src<0>
    SLICE_X56Y79.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y79.D3      net (fanout=8)        0.135   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.055ns logic, 0.398ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_12 (SLICE_X56Y79.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y78.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X56Y79.A5      net (fanout=2)        0.162   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X56Y79.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X56Y79.B3      net (fanout=12)       0.130   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.055ns logic, 0.292ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.341 - 1.256)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y78.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y79.A1      net (fanout=68)       0.257   system/ipb_arb/src<1>
    SLICE_X56Y79.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X56Y79.B3      net (fanout=12)       0.130   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.055ns logic, 0.387ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.341 - 1.255)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y78.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X56Y79.A4      net (fanout=69)       0.287   system/ipb_arb/src<0>
    SLICE_X56Y79.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X56Y79.B3      net (fanout=12)       0.130   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X56Y79.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.055ns logic, 0.417ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X13Y81.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30722251 paths analyzed, 20640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.555ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y27.WEAU2), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.349ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU2      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.349ns (1.736ns logic, 20.613ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.182ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y63.D1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y63.D          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X58Y63.C6         net (fanout=1)        0.121   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU2      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.182ns (1.736ns logic, 20.446ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.156ns (Levels of Logic = 13)
  Clock Path Skew:      -0.120ns (1.509 - 1.629)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y78.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X38Y56.A6         net (fanout=69)       1.953   system/ipb_arb/src<0>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU2      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.156ns (1.736ns logic, 20.420ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y27.WEAU3), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.349ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU3      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.349ns (1.736ns logic, 20.613ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.182ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y63.D1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y63.D          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X58Y63.C6         net (fanout=1)        0.121   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU3      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.182ns (1.736ns logic, 20.446ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.156ns (Levels of Logic = 13)
  Clock Path Skew:      -0.120ns (1.509 - 1.629)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y78.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X38Y56.A6         net (fanout=69)       1.953   system/ipb_arb/src<0>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAU3      net (fanout=64)       2.098   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.156ns (1.736ns logic, 20.420ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y27.WEAL2), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.345ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAL2      net (fanout=64)       2.094   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKL Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.345ns (1.736ns logic, 20.609ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.178ns (Levels of Logic = 13)
  Clock Path Skew:      -0.121ns (1.509 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y78.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X38Y56.A3         net (fanout=68)       2.146   system/ipb_arb/src<1>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y63.D1         net (fanout=6)        0.593   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y63.D          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X58Y63.C6         net (fanout=1)        0.121   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAL2      net (fanout=64)       2.094   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKL Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.178ns (1.736ns logic, 20.442ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.152ns (Levels of Logic = 13)
  Clock Path Skew:      -0.120ns (1.509 - 1.629)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X61Y78.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X38Y56.A6         net (fanout=69)       1.953   system/ipb_arb/src<0>
    SLICE_X38Y56.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X73Y46.B2         net (fanout=866)      2.380   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X73Y46.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C1         net (fanout=1)        1.812   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X58Y62.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y62.B3         net (fanout=6)        0.481   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y62.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/Mmux_n039821
    SLICE_X58Y63.C4         net (fanout=1)        0.400   system/ipb_usr_fabric/Mmux_n03982
    SLICE_X58Y63.C          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<0>
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X77Y27.A3         net (fanout=149)      3.297   system/ipb_usr_fabric/n0398<1>
    SLICE_X77Y27.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X77Y27.B3         net (fanout=3)        0.341   user_ipb_mosi[7]_ipb_strobe
    SLICE_X77Y27.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X63Y50.C3         net (fanout=1)        1.985   user_ipb_miso[7]_ipb_ack
    SLICE_X63Y50.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B2         net (fanout=1)        1.877   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y84.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y84.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y84.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata110
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X63Y96.B1         net (fanout=18)       1.148   system/ipb_from_fabric_ipb_ack
    SLICE_X63Y96.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C2         net (fanout=1)        0.581   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X63Y96.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X78Y106.B1        net (fanout=7)        1.957   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X78Y106.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y27.WEAL2      net (fanout=64)       2.094   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X3Y27.CLKARDCLKL Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        22.152ns (1.736ns logic, 20.416ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.561 - 0.410)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X29Y51.DQ             Tcko                  0.098   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                              usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB36_X2Y10.ADDRBWRADDRU10 net (fanout=54)       0.209   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB36_X2Y10.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.210ns (0.001ns logic, 0.209ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.561 - 0.410)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X29Y51.DQ             Tcko                  0.098   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
                                                              usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB36_X2Y10.ADDRBWRADDRL10 net (fanout=54)       0.211   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB36_X2Y10.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.212ns (0.001ns logic, 0.211ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X4Y13.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.543 - 0.388)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X76Y68.BQ             Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_1
    RAMB36_X4Y13.ADDRARDADDRL12 net (fanout=16)       0.204   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<1>
    RAMB36_X4Y13.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    --------------------------------------------------------  ---------------------------
    Total                                             0.222ns (0.018ns logic, 0.204ns route)
                                                              (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.059ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_23 (SLICE_X51Y66.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.160ns (2.788 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X68Y82.B1      net (fanout=43)       1.229   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y66.D2      net (fanout=70)       1.922   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y66.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     14.694ns (0.747ns logic, 13.947ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.160ns (2.788 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X68Y82.B2      net (fanout=42)       1.128   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y66.D2      net (fanout=70)       1.922   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y66.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     14.593ns (0.747ns logic, 13.846ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.537ns (Levels of Logic = 6)
  Clock Path Skew:      -0.160ns (2.788 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X68Y82.B3      net (fanout=6)        1.072   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y66.D2      net (fanout=70)       1.922   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y66.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     14.537ns (0.747ns logic, 13.790ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X53Y65.B1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.681ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X68Y82.B1      net (fanout=43)       1.229   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y65.B1      net (fanout=70)       1.909   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y65.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.681ns (0.747ns logic, 13.934ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X68Y82.B2      net (fanout=42)       1.128   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y65.B1      net (fanout=70)       1.909   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y65.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.580ns (0.747ns logic, 13.833ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.524ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X68Y82.B3      net (fanout=6)        1.072   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y43.A6      net (fanout=2)        0.115   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y65.B1      net (fanout=70)       1.909   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y65.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     14.524ns (0.747ns logic, 13.777ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X42Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.594ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.BQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X68Y82.B1      net (fanout=43)       1.229   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y44.B1      net (fanout=2)        0.582   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y45.A6      net (fanout=7)        0.255   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y68.SR      net (fanout=8)        1.326   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.594ns (1.190ns logic, 13.404ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.DQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X68Y82.B2      net (fanout=42)       1.128   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y44.B1      net (fanout=2)        0.582   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y45.A6      net (fanout=7)        0.255   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y68.SR      net (fanout=8)        1.326   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.493ns (1.190ns logic, 13.303ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.161ns (2.787 - 2.948)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y70.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_4
    SLICE_X68Y82.B3      net (fanout=6)        1.072   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
    SLICE_X68Y82.B       Tilo                  0.068   system/ipb_from_masters[2]_ipb_write
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X56Y160.B5     net (fanout=2)        3.245   system/ipb_from_masters[2]_ipb_write
    SLICE_X56Y160.B      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y43.B1      net (fanout=52)       6.767   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y43.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X45Y44.B1      net (fanout=2)        0.582   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X45Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X44Y45.A6      net (fanout=7)        0.255   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X44Y45.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X42Y68.SR      net (fanout=8)        1.326   system/sram1_if/sramInterface/_n0147
    SLICE_X42Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.437ns (1.190ns logic, 13.247ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X25Y43.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y43.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X25Y43.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_17 (SLICE_X50Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.461 - 0.428)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17 to system/sram1_if/bist/prbsPatterGenerator/pdata_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y59.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_17
    SLICE_X50Y59.BX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<17>
    SLICE_X50Y59.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_17
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X57Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y160.AQ     Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X57Y160.A5     net (fanout=3)        0.071   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X57Y160.CLK    Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y26.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.604ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X65Y90.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.461ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.892 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y90.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y89.B2      net (fanout=4)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y90.A2      net (fanout=2)        0.483   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.A5      net (fanout=1)        0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.812ns logic, 2.649ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X64Y89.B1      net (fanout=1)        0.595   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y90.A2      net (fanout=2)        0.483   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.A5      net (fanout=1)        0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.812ns logic, 2.632ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.304ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X64Y89.B3      net (fanout=1)        0.455   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y90.A2      net (fanout=2)        0.483   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y90.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.A5      net (fanout=1)        0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.812ns logic, 2.492ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X65Y90.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.892 - 0.952)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y90.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y89.B2      net (fanout=4)        0.612   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X65Y90.B3      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X65Y90.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.812ns logic, 2.567ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.362ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X64Y89.B1      net (fanout=1)        0.595   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X65Y90.B3      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X65Y90.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.812ns logic, 2.550ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.222ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.090 - 0.113)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X64Y89.B3      net (fanout=1)        0.455   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X64Y89.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y89.C5      net (fanout=1)        0.769   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X64Y89.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B2      net (fanout=1)        0.606   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X64Y90.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/state<2>_0
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X65Y90.B3      net (fanout=2)        0.470   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X65Y90.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X65Y90.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.812ns logic, 2.410ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (SLICE_X66Y101.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y101.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    SLICE_X67Y100.A1     net (fanout=2)        0.585   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
    SLICE_X67Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X67Y97.C1      net (fanout=2)        0.727   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y97.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X66Y101.CE     net (fanout=5)        0.748   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X66Y101.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.914ns logic, 2.060ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.883 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1
    SLICE_X67Y97.B1      net (fanout=2)        0.597   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<1>
    SLICE_X67Y97.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X67Y97.C2      net (fanout=2)        0.586   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X67Y97.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X66Y101.CE     net (fanout=5)        0.748   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X66Y101.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (0.914ns logic, 1.931ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.081 - 0.097)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X67Y100.A2     net (fanout=2)        0.471   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X67Y100.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X67Y97.C1      net (fanout=2)        0.727   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X67Y97.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv1
    SLICE_X66Y101.CE     net (fanout=5)        0.748   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o_inv
    SLICE_X66Y101.CLK    Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<16>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.914ns logic, 1.946ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y85.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X56Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.BQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_1
    SLICE_X56Y85.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<1>
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X56Y85.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_2
    SLICE_X56Y85.BI      net (fanout=2)        0.151   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<2>
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.012ns logic, 0.151ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.871ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X28Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.129ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y108.D3     net (fanout=5)        4.427   user_ip_addr<3>
    SLICE_X28Y108.DMUX   Tilo                  0.190   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X28Y108.SR     net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X28Y108.CLK    Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (1.204ns logic, 4.667ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X28Y108.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.253ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y108.D3     net (fanout=5)        4.427   user_ip_addr<3>
    SLICE_X28Y108.D      Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X28Y108.CLK    net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (0.828ns logic, 4.919ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X28Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.511ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y108.D3     net (fanout=5)        1.919   user_ip_addr<3>
    SLICE_X28Y108.DMUX   Tilo                  0.081   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X28Y108.SR     net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X28Y108.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.501ns logic, 2.010ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X28Y108.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.515ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.515ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y108.D3     net (fanout=5)        1.919   user_ip_addr<3>
    SLICE_X28Y108.D      Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X28Y108.CLK    net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.400ns logic, 2.115ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.736ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.264ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.736ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y107.A5     net (fanout=5)        4.166   user_ip_addr<2>
    SLICE_X26Y107.AMUX   Tilo                  0.196   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X27Y107.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X27Y107.CLK    Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.736ns (1.191ns logic, 4.545ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y107.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.576ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.424ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y107.A5     net (fanout=5)        4.166   user_ip_addr<2>
    SLICE_X26Y107.A      Tilo                  0.068   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X27Y107.CLK    net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      5.424ns (0.766ns logic, 4.658ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y107.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.560ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.560ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y107.A5     net (fanout=5)        1.947   user_ip_addr<2>
    SLICE_X26Y107.AMUX   Tilo                  0.079   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X27Y107.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X27Y107.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.466ns logic, 2.094ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X27Y107.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.500ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.500ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y107.A5     net (fanout=5)        1.947   user_ip_addr<2>
    SLICE_X26Y107.A      Tilo                  0.034   system/ip_mac/mac_addr_1_C_1
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X27Y107.CLK    net (fanout=2)        0.207   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.346ns logic, 2.154ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.598ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X27Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.402ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.598ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y105.B1     net (fanout=5)        4.046   user_ip_addr<1>
    SLICE_X26Y105.BMUX   Tilo                  0.205   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X27Y106.SR     net (fanout=2)        0.356   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X27Y106.CLK    Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.598ns (1.196ns logic, 4.402ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X27Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.830ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.170ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y105.B1     net (fanout=5)        4.046   user_ip_addr<1>
    SLICE_X26Y105.B      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X27Y106.CLK    net (fanout=2)        0.362   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.170ns (0.762ns logic, 4.408ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X27Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.349ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.349ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y105.B1     net (fanout=5)        1.751   user_ip_addr<1>
    SLICE_X26Y105.BMUX   Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X27Y106.SR     net (fanout=2)        0.135   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X27Y106.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.463ns logic, 1.886ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X27Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.243ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.243ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X26Y105.B1     net (fanout=5)        1.751   user_ip_addr<1>
    SLICE_X26Y105.B      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X27Y106.CLK    net (fanout=2)        0.149   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.243ns (0.343ns logic, 1.900ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.601ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X24Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.399ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.601ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y103.A3     net (fanout=5)        4.015   user_ip_addr<3>
    SLICE_X24Y103.AMUX   Tilo                  0.189   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X24Y103.SR     net (fanout=2)        0.383   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X24Y103.CLK    Trck                  0.254   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.601ns (1.203ns logic, 4.398ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X24Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.676ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.324ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y103.A3     net (fanout=5)        4.015   user_ip_addr<3>
    SLICE_X24Y103.A      Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X24Y103.CLK    net (fanout=2)        0.481   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      5.324ns (0.828ns logic, 4.496ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X24Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.404ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.404ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y103.A3     net (fanout=5)        1.753   user_ip_addr<3>
    SLICE_X24Y103.AMUX   Tilo                  0.080   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X24Y103.SR     net (fanout=2)        0.151   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X24Y103.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.500ns logic, 1.904ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X24Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.349ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.349ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y103.A3     net (fanout=5)        1.753   user_ip_addr<3>
    SLICE_X24Y103.A      Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X24Y103.CLK    net (fanout=2)        0.196   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.349ns (0.400ns logic, 1.949ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.062ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X24Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.938ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y101.D5     net (fanout=5)        3.674   user_ip_addr<2>
    SLICE_X24Y101.DMUX   Tilo                  0.196   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X24Y101.SR     net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X24Y101.CLK    Trck                  0.254   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.148ns logic, 3.914ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X24Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.019ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y101.D5     net (fanout=5)        3.674   user_ip_addr<2>
    SLICE_X24Y101.D      Tilo                  0.068   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X24Y101.CLK    net (fanout=2)        0.541   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (0.766ns logic, 4.215ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X24Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.293ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y101.D5     net (fanout=5)        1.755   user_ip_addr<2>
    SLICE_X24Y101.DMUX   Tilo                  0.081   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X24Y101.SR     net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X24Y101.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.447ns logic, 1.846ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X24Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.363ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.363ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y101.D5     net (fanout=5)        1.755   user_ip_addr<2>
    SLICE_X24Y101.D      Tilo                  0.034   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X24Y101.CLK    net (fanout=2)        0.262   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.346ns logic, 2.017ns route)
                                                       (14.6% logic, 85.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.315ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X24Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.685ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.315ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y104.B2     net (fanout=5)        3.922   user_ip_addr<1>
    SLICE_X24Y104.BMUX   Tilo                  0.205   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X24Y104.SR     net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X24Y104.CLK    Trck                  0.254   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (1.153ns logic, 4.162ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X24Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.952ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y104.B2     net (fanout=5)        3.922   user_ip_addr<1>
    SLICE_X24Y104.B      Tilo                  0.068   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X24Y104.CLK    net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (0.762ns logic, 4.286ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X24Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.236ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y104.B2     net (fanout=5)        1.703   user_ip_addr<1>
    SLICE_X24Y104.BMUX   Tilo                  0.079   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X24Y104.SR     net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X24Y104.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.442ns logic, 1.794ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X24Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.193ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.193ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y104.B2     net (fanout=5)        1.703   user_ip_addr<1>
    SLICE_X24Y104.B      Tilo                  0.034   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X24Y104.CLK    net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.343ns logic, 1.850ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.803ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X28Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.197ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.803ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y109.B5     net (fanout=5)        4.362   user_ip_addr<0>
    SLICE_X28Y109.BMUX   Tilo                  0.205   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.241   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X28Y109.CLK    Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.803ns (1.200ns logic, 4.603ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X28Y109.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.465ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y109.B5     net (fanout=5)        4.362   user_ip_addr<0>
    SLICE_X28Y109.B      Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.809ns logic, 4.726ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X28Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.423ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.423ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y109.B5     net (fanout=5)        1.845   user_ip_addr<0>
    SLICE_X28Y109.BMUX   Tilo                  0.083   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X28Y109.SR     net (fanout=2)        0.092   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X28Y109.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (0.486ns logic, 1.937ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X28Y109.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.375ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.375ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X28Y109.B5     net (fanout=5)        1.845   user_ip_addr<0>
    SLICE_X28Y109.B      Tilo                  0.034   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X28Y109.CLK    net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.383ns logic, 1.992ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.603ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.397ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y105.A1     net (fanout=5)        3.939   user_ip_addr<0>
    SLICE_X23Y105.AMUX   Tilo                  0.194   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X22Y105.SR     net (fanout=2)        0.475   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X22Y105.CLK    Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.189ns logic, 4.414ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.785ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y105.A1     net (fanout=5)        3.939   user_ip_addr<0>
    SLICE_X23Y105.A      Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X22Y105.CLK    net (fanout=2)        0.467   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (0.809ns logic, 4.406ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.296ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.296ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y105.A1     net (fanout=5)        1.636   user_ip_addr<0>
    SLICE_X23Y105.AMUX   Tilo                  0.074   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X22Y105.SR     net (fanout=2)        0.183   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X22Y105.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.477ns logic, 1.819ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X22Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.205ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.205ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y105.A1     net (fanout=5)        1.636   user_ip_addr<0>
    SLICE_X23Y105.A      Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X22Y105.CLK    net (fanout=2)        0.186   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.383ns logic, 1.822ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.416ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y51.C2      net (fanout=5)        1.238   system/regs_from_ipbus<11><12>
    SLICE_X15Y51.CMUX    Tilo                  0.191   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X14Y51.SR      net (fanout=2)        0.352   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X14Y51.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.826ns logic, 1.590ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.078ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y51.C2      net (fanout=5)        1.238   system/regs_from_ipbus<11><12>
    SLICE_X15Y51.C       Tilo                  0.068   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X14Y51.CLK     net (fanout=2)        0.235   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.449ns logic, 1.473ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y51.C2      net (fanout=5)        0.510   system/regs_from_ipbus<11><12>
    SLICE_X15Y51.CMUX    Tilo                  0.073   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X14Y51.SR      net (fanout=2)        0.133   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X14Y51.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.242ns logic, 0.643ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X14Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.756ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.756ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X15Y51.C2      net (fanout=5)        0.510   system/regs_from_ipbus<11><12>
    SLICE_X15Y51.C       Tilo                  0.034   system/spi/shiftreg.sck_prev
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X14Y51.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.149ns logic, 0.607ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.246ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X20Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.754ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.246ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y108.A4     net (fanout=5)        3.725   user_ip_addr<1>
    SLICE_X20Y108.AMUX   Tilo                  0.190   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X20Y108.SR     net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X20Y108.CLK    Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.138ns logic, 4.108ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X20Y108.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.041ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y108.A4     net (fanout=5)        3.725   user_ip_addr<1>
    SLICE_X20Y108.A      Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X20Y108.CLK    net (fanout=2)        0.472   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (0.762ns logic, 4.197ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X20Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.203ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.203ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y108.A4     net (fanout=5)        1.610   user_ip_addr<1>
    SLICE_X20Y108.AMUX   Tilo                  0.079   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X20Y108.SR     net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X20Y108.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.442ns logic, 1.761ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X20Y108.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.143ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.143ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y108.A4     net (fanout=5)        1.610   user_ip_addr<1>
    SLICE_X20Y108.A      Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X20Y108.CLK    net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.343ns logic, 1.800ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.459ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.541ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X21Y106.A4     net (fanout=5)        3.743   user_ip_addr<3>
    SLICE_X21Y106.AMUX   Tilo                  0.186   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X21Y106.SR     net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X21Y106.CLK    Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (1.243ns logic, 4.216ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.065ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X21Y106.A4     net (fanout=5)        3.743   user_ip_addr<3>
    SLICE_X21Y106.A      Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X21Y106.CLK    net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.828ns logic, 4.107ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.318ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.318ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X21Y106.A4     net (fanout=5)        1.618   user_ip_addr<3>
    SLICE_X21Y106.AMUX   Tilo                  0.078   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X21Y106.SR     net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X21Y106.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.519ns logic, 1.799ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X21Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.165ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.165ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X21Y106.A4     net (fanout=5)        1.618   user_ip_addr<3>
    SLICE_X21Y106.A      Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X21Y106.CLK    net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.400ns logic, 1.765ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.443ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X21Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.557ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.443ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        3.869   user_ip_addr<2>
    SLICE_X20Y105.AMUX   Tilo                  0.196   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X21Y105.SR     net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X21Y105.CLK    Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.443ns (1.191ns logic, 4.252ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X21Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.887ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.113ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        3.869   user_ip_addr<2>
    SLICE_X20Y105.A      Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X21Y105.CLK    net (fanout=2)        0.478   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (0.766ns logic, 4.347ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X21Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.429ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.429ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        1.812   user_ip_addr<2>
    SLICE_X20Y105.AMUX   Tilo                  0.079   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X21Y105.SR     net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X21Y105.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.466ns logic, 1.963ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X21Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.351ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.351ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        1.812   user_ip_addr<2>
    SLICE_X20Y105.A      Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X21Y105.CLK    net (fanout=2)        0.193   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.346ns logic, 2.005ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.056ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.944ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y109.A2     net (fanout=5)        4.215   user_ip_addr<0>
    SLICE_X22Y109.AMUX   Tilo                  0.196   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X23Y111.SR     net (fanout=2)        0.607   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X23Y111.CLK    Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.234ns logic, 4.822ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.526ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.474ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y109.A2     net (fanout=5)        4.215   user_ip_addr<0>
    SLICE_X22Y109.A      Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X23Y111.CLK    net (fanout=2)        0.450   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (0.809ns logic, 4.665ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.479ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.479ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y109.A2     net (fanout=5)        1.746   user_ip_addr<0>
    SLICE_X22Y109.AMUX   Tilo                  0.075   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X23Y111.SR     net (fanout=2)        0.234   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X23Y111.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.499ns logic, 1.980ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X23Y111.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.308ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.308ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y109.A2     net (fanout=5)        1.746   user_ip_addr<0>
    SLICE_X22Y109.A      Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X23Y111.CLK    net (fanout=2)        0.179   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.383ns logic, 1.925ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.946ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X21Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.054ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y101.D4     net (fanout=5)        3.470   user_ip_addr<3>
    SLICE_X20Y101.DMUX   Tilo                  0.191   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X21Y100.SR     net (fanout=2)        0.228   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X21Y100.CLK    Trck                  0.297   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.248ns logic, 3.698ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X21Y100.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.360ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.640ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y101.D4     net (fanout=5)        3.470   user_ip_addr<3>
    SLICE_X20Y101.D      Tilo                  0.068   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X21Y100.CLK    net (fanout=2)        0.342   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      4.640ns (0.828ns logic, 3.812ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X21Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.117ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.117ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y101.D4     net (fanout=5)        1.509   user_ip_addr<3>
    SLICE_X20Y101.DMUX   Tilo                  0.080   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X21Y100.SR     net (fanout=2)        0.087   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X21Y100.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.521ns logic, 1.596ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X21Y100.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.048ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.048ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y101.D4     net (fanout=5)        1.509   user_ip_addr<3>
    SLICE_X20Y101.D      Tilo                  0.034   system/i2c_s/regs_10_3_P_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X21Y100.CLK    net (fanout=2)        0.139   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.400ns logic, 1.648ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.394ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.606ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.C3     net (fanout=5)        3.826   user_ip_addr<0>
    SLICE_X23Y106.CMUX   Tilo                  0.179   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X23Y106.SR     net (fanout=2)        0.351   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X23Y106.CLK    Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.217ns logic, 4.177ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.130ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.870ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.C3     net (fanout=5)        3.826   user_ip_addr<0>
    SLICE_X23Y106.C      Tilo                  0.068   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X23Y106.CLK    net (fanout=2)        0.235   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (0.809ns logic, 4.061ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.230ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.230ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.C3     net (fanout=5)        1.596   user_ip_addr<0>
    SLICE_X23Y106.CMUX   Tilo                  0.078   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X23Y106.SR     net (fanout=2)        0.132   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X23Y106.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.502ns logic, 1.728ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.076ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.076ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y106.C3     net (fanout=5)        1.596   user_ip_addr<0>
    SLICE_X23Y106.C      Tilo                  0.034   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X23Y106.CLK    net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.383ns logic, 1.693ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.915ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X23Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.085ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.915ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.A5     net (fanout=5)        3.494   user_ip_addr<2>
    SLICE_X22Y101.AMUX   Tilo                  0.196   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X23Y102.SR     net (fanout=2)        0.230   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X23Y102.CLK    Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (1.191ns logic, 3.724ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X23Y102.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.279ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.A5     net (fanout=5)        3.494   user_ip_addr<2>
    SLICE_X22Y101.A      Tilo                  0.068   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X23Y102.CLK    net (fanout=2)        0.461   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (0.766ns logic, 3.955ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X23Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.218ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.218ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.A5     net (fanout=5)        1.664   user_ip_addr<2>
    SLICE_X22Y101.AMUX   Tilo                  0.079   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X23Y102.SR     net (fanout=2)        0.088   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X23Y102.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.466ns logic, 1.752ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X23Y102.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.193ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.193ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y101.A5     net (fanout=5)        1.664   user_ip_addr<2>
    SLICE_X22Y101.A      Tilo                  0.034   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X23Y102.CLK    net (fanout=2)        0.183   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.346ns logic, 1.847ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.857ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X23Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.143ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.857ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X22Y103.D4     net (fanout=5)        3.435   user_ip_addr<1>
    SLICE_X22Y103.DMUX   Tilo                  0.191   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X23Y103.SR     net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X23Y103.CLK    Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.182ns logic, 3.675ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X23Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.336ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X22Y103.D4     net (fanout=5)        3.435   user_ip_addr<1>
    SLICE_X22Y103.D      Tilo                  0.068   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X23Y103.CLK    net (fanout=2)        0.467   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.762ns logic, 3.902ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X23Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.051ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.051ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X22Y103.D4     net (fanout=5)        1.496   user_ip_addr<1>
    SLICE_X22Y103.DMUX   Tilo                  0.080   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X23Y103.SR     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X23Y103.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.464ns logic, 1.587ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X23Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.027ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.027ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X22Y103.D4     net (fanout=5)        1.496   user_ip_addr<1>
    SLICE_X22Y103.D      Tilo                  0.034   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X23Y103.CLK    net (fanout=2)        0.188   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.343ns logic, 1.684ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1040|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|      4.667ns|            0|            0|            0|         1040|
|  TS_usr_amc13_inst_Inst_TTC_de|     24.950ns|      4.667ns|          N/A|            0|            0|         1040|            0|
|  coder_TTC_CLK_dcm_0          |             |             |             |             |             |             |             |
| TS_usr_amc13_inst_Inst_TTC_dec|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| oder_TTC_CLK_dcm              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.639ns|            0|            0|            0|     30960587|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.639ns|            0|            0|         2456|     30958097|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.359ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.555ns|          N/A|            0|            0|     30722251|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.059ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.056ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.871ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.736ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.598ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      5.601ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      5.062ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      5.315ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.803ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      5.603ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.416ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      5.246ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.459ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      5.443ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      6.056ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      4.946ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      5.394ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      4.915ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      4.857ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     21.624ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     21.624ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.604ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.555|         |         |         |
clk125_2_p     |   22.555|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.555|         |         |         |
clk125_2_p     |   22.555|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.598|    1.598|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.331|    1.331|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.208|    1.208|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.372|    1.372|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.884|         |         |         |
xpoint1_clk1_p |    4.884|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.884|         |         |         |
xpoint1_clk1_p |    4.884|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.667|         |         |         |
xpoint1_clk3_p |    4.667|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.667|         |         |         |
xpoint1_clk3_p |    4.667|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31084579 paths, 0 nets, and 74089 connections

Design statistics:
   Minimum period:  22.555ns{1}   (Maximum frequency:  44.336MHz)
   Maximum path delay from/to any node:   6.056ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 22 09:59:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 842 MB



