<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___n_v_i_c" xml:lang="en-US">
<title>Nested Vectored Interrupt Controller (NVIC)</title>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary></indexterm>
<para>

<para>Type definitions for the NVIC Registers. </para>
 
</para>
<simplesect>
    <title>Modules    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___s_c_b">System Control Block (SCB)</link></para>

<para>Type definitions for the System Control Block Registers. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_n_v_i_c___type">NVIC_Type</link></para>

<para>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>   0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752">NVIC_STIR_INTID_Msk</link>   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the NVIC Registers. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1gae4060c4dfcebb08871ca4244176ce752"/>    <section>
    <title>NVIC_STIR_INTID_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Msk</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Msk</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Msk   (0x1FFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8">NVIC_STIR_INTID_Pos</link>*/)</computeroutput></para>
<para>STIR: INTLINESNUM Mask </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
    </section><anchor xml:id="_group___c_m_s_i_s___n_v_i_c_1ga9eebe495e2e48d302211108837a2b3e8"/>    <section>
    <title>NVIC_STIR_INTID_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>NVIC_STIR_INTID_Pos</primary><secondary>Nested Vectored Interrupt Controller (NVIC)</secondary></indexterm>
<indexterm><primary>Nested Vectored Interrupt Controller (NVIC)</primary><secondary>NVIC_STIR_INTID_Pos</secondary></indexterm>
<para><computeroutput>#define NVIC_STIR_INTID_Pos   0U</computeroutput></para>
<para>STIR: INTLINESNUM Position </para>
</section>
</section>
</section>
