// Seed: 3619915948
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output tri0 id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  assign module_1.id_1 = 0;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = id_24;
  wire id_28;
  assign id_21 = -1'h0;
endmodule
module module_1 #(
    parameter id_20 = 32'd18,
    parameter id_5  = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire _id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output tri id_1;
  assign id_19 = id_6;
  assign id_17 = id_12[id_20];
  module_0 modCall_1 (
      id_2,
      id_14,
      id_15,
      id_8,
      id_23,
      id_23,
      id_15,
      id_19,
      id_15,
      id_21,
      id_13,
      id_13,
      id_9,
      id_14,
      id_23,
      id_21,
      id_13,
      id_10,
      id_10,
      id_8,
      id_8,
      id_6,
      id_19,
      id_6,
      id_3,
      id_4,
      id_6
  );
  assign id_7[id_5] = id_8;
  integer [{ "" ,  -1  } : -1] id_24 = -1 ? id_24 : id_11;
  assign id_1 = -1'd0;
endmodule
