// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_e3W_H__
#define __predict_ensemble_e3W_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_e3W_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_e3W_ram) {
        ram[0] = "0b00111111011110000111011001111101";
        ram[1] = "0b00111111010000110001111011100010";
        ram[2] = "0b00111000010110100001101010010011";
        ram[3] = "0b00111111001011001011011010000101";
        ram[4] = "0b00111110110000010100100001110111";
        ram[5] = "0b00111110101100010111000111000001";
        ram[6] = "0b10111000100101001110010111010110";
        ram[7] = "0b00111110110011011011001111100001";
        ram[8] = "0b00111000111111111101101001000000";
        ram[9] = "0b00111111011010100101011010111101";
        ram[10] = "0b00111110101111001001100011100101";
        ram[11] = "0b10111000001000111001001111101110";
        ram[12] = "0b00111111001100000000000000000000";
        ram[13] = "0b00111110111100011011000000100101";
        ram[14] = "0b10111000001001111100010110101100";
        ram[15] = "0b00111111001111010011010011110000";
        ram[16] = "0b00111101010110111111111100000100";
        ram[17] = "0b00111101111111100000001101110001";
        ram[18] = "0b00110111100001100011011110111101";
        ram[19] = "0b10110111111100110100010100000111";
        ram[20] = "0b00111110100010101111001010110110";
        ram[21] = "0b00111110110110011001111111000011";
        ram[22] = "0b00111000011011110001001101001001";
        ram[23] = "0b10110111101110001000110010100100";
        ram[24] = "0b00111111011000011010011010110101";
        ram[25] = "0b00111110111011011011001001110000";
        ram[26] = "0b00110110000001100011011110111101";
        ram[27] = "0b10110111110110100001101010010011";
        ram[28] = "0b00111110101111010010101101001110";
        ram[29] = "0b00110101100001100011011110111101";
        ram[30] = "0b10000000000000000000000000000000";
        ram[31] = "0b00111111001001011100000101100001";
        ram[32] = "0b00110111110100011011011100010111";
        ram[33] = "0b10110110010010010101001110011100";
        ram[34] = "0b00000000000000000000000000000000";
        ram[35] = "0b00111111000000110100101001000101";
        ram[36] = "0b10110111011010101110000110001011";
        ram[37] = "0b00111111011000101101000110111111";
        ram[38] = "0b10110111010010010101001110011100";
        ram[39] = "0b00111110111010111011000100000111";
        ram[40] = "0b00110111100001100011011110111101";
        ram[41] = "0b00111101001010101101100100100111";
        ram[42] = "0b00110111011010101110000110001011";
        ram[43] = "0b10110111011010101110000110001011";
        ram[44] = "0b00111101110011000011110010011111";
        ram[45] = "0b00110110110010010101001110011100";
        ram[46] = "0b00111100000111001010010110111110";
        ram[47] = "0b00111110010110001000101110010111";
        ram[48] = "0b00111110100110011110010010010011";
        ram[49] = "0b10110111010010010101001110011100";
        ram[50] = "0b00111101011110001011001101110000";
        ram[51] = "0b10110110000001100011011110111101";
        ram[52] = "0b00110110100001100011011110111101";
        ram[53] = "0b10110110110010010101001110011100";
        ram[54] = "0b10000000000000000000000000000000";
        ram[55] = "0b00110110111010101110000110001011";
        ram[56] = "0b00111101011100101001100000000011";
        ram[57] = "0b00110110101001111100010110101100";
        ram[58] = "0b00111111010110111010001011110000";
        ram[59] = "0b00111110110001111111000011001100";
        ram[60] = "0b10110110110010010101001110011100";
        ram[61] = "0b00111111010110110101001100001101";
        ram[62] = "0b00111110101111010000010100101001";
        ram[63] = "0b00111110110000001011001101001110";
        ram[64] = "0b00110110111010101110000110001011";
        ram[65] = "0b10110110100001100011011110111101";
        ram[66] = "0b00111101101010010101000110000011";
        ram[67] = "0b00111110001110100110000100010111";
        ram[68] = "0b00111110110100111100110001101100";
        ram[69] = "0b00111110111010101011011110011001";
        ram[70] = "0b00111110000110010111001100010001";
        ram[71] = "0b00111110111100001111110111000001";
        ram[72] = "0b00111110100001111111001100101000";
        ram[73] = "0b00110110100001100011011110111101";
        ram[74] = "0b00000000000000000000000000000000";
        ram[75] = "0b00110110000001100011011110111101";
        ram[76] = "0b10110111000001100011011110111101";
        ram[77] = "0b00111110011011101000101111000001";
        ram[78] = "0b00111111011000010011001101101110";
        ram[79] = "0b00000000000000000000000000000000";
        ram[80] = "0b00111110001110011111001110000100";
        ram[81] = "0b00111110111101011000000110101110";
        ram[82] = "0b00111110101110101100100111110011";
        ram[83] = "0b00000000000000000000000000000000";
        ram[84] = "0b10110110100001100011011110111101";
        ram[85] = "0b00111111000111011100011001001100";
        ram[86] = "0b00110110010010010101001110011100";
        ram[87] = "0b10110110000001100011011110111101";
        ram[88] = "0b10000000000000000000000000000000";
        ram[89] = "0b00111110000001111010010111110100";
        ram[90] = "0b10110101100001100011011110111101";
        ram[91] = "0b00110101100001100011011110111101";
        ram[92] = "0b10000000000000000000000000000000";
        ram[93] = "0b00111111011100111001110011101001";
        ram[94] = "0b00110110000001100011011110111101";
        ram[95] = "0b00110101100001100011011110111101";
        ram[96] = "0b00111111001001100110000000101101";
        ram[97] = "0b00111111011100110001000110100101";
        ram[98] = "0b00111111001011111000100011111101";
        ram[99] = "0b00111111000001111100010110111101";
        ram[100] = "0b00000000000000000000000000000000";
        ram[101] = "0b00111111011100010010111100011011";
        ram[102] = "0b10110110000001100011011110111101";
        ram[103] = "0b00111101110110111110110010101011";
        ram[104] = "0b00110101100001100011011110111101";
        ram[105] = "0b00111110110111100100010111000011";
        ram[106] = "0b00111110100100010110000110000000";
        ram[107] = "0b00111111010011111110110000000011";
        ram[108] = "0b00110110000001100011011110111101";
        ram[109] = "0b00110101100001100011011110111101";
        ram[110] = "0b10110110101001111100010110101100";
        ram[111] = "0b10000000000000000000000000000000";
        ram[112] = "0b00000000000000000000000000000000";
        ram[113] = "0b00111110101000110100110011000010";
        ram[114] = "0b10110101100001100011011110111101";
        ram[115] = "0b00111110110010000101011011000101";
        ram[116] = "0b10110101100001100011011110111101";
        ram[117] = "0b10000000000000000000000000000000";
        ram[118] = "0b00000000000000000000000000000000";
        ram[119] = "0b00111111011010100111001001110101";
        ram[120] = "0b00111111011011101100000101011101";
        ram[121] = "0b00111110111010000100110110011000";
        ram[122] = "0b10110101100001100011011110111101";
        ram[123] = "0b00111111001111110111000111001001";
        ram[124] = "0b10110101100001100011011110111101";
        ram[125] = "0b10110101100001100011011110111101";
        ram[126] = "0b00111110111011100111011010100111";
        ram[127] = "0b00111111000010111110101100101001";
        ram[128] = "0b00110101100001100011011110111101";
        ram[129] = "0b00111110111011110011100101001011";
        ram[130] = "0b00111111001001100010010011101110";
        ram[131] = "0b00111110001100000011111010100111";
        ram[132] = "0b00111110111111101010110110110100";
        ram[133] = "0b10000000000000000000000000000000";
        ram[134] = "0b00111110100010000000001010011111";
        ram[135] = "0b10110101100001100011011110111101";
        ram[136] = "0b00111111000100100111010110001010";
        ram[137] = "0b10110101100001100011011110111101";
        ram[138] = "0b00111101100100100111001001000011";
        ram[139] = "0b00110101100001100011011110111101";
        ram[140] = "0b00111111011011010000111000010011";
        ram[141] = "0b00000000000000000000000000000000";
        ram[142] = "0b00110101100001100011011110111101";
        ram[143] = "0b00000000000000000000000000000000";
        ram[144] = "0b10000000000000000000000000000000";
        ram[145] = "0b00000000000000000000000000000000";
        ram[146] = "0b00111111010111001001001111101010";
        ram[147] = "0b00111111000011111010011110011000";
        ram[148] = "0b00110101100001100011011110111101";
        ram[149] = "0b00111111010010110011010111010010";
        ram[150] = "0b10000000000000000000000000000000";
        ram[151] = "0b00111110111110010011001100111100";
        ram[152] = "0b00000000000000000000000000000000";
        ram[153] = "0b00111111001110001000010000011111";
        ram[154] = "0b00000000000000000000000000000000";
        ram[155] = "0b00111110011000010111001010101100";
        ram[156] = "0b00111111001101010111111000010011";
        ram[157] = "0b00111111000100001110000111100111";
        ram[158] = "0b10000000000000000000000000000000";
        ram[159] = "0b00000000000000000000000000000000";
        ram[160] = "0b10000000000000000000000000000000";
        ram[161] = "0b10000000000000000000000000000000";
        ram[162] = "0b00000000000000000000000000000000";
        ram[163] = "0b00111111000000010110111010111101";
        ram[164] = "0b00111111000111000000100011111010";
        ram[165] = "0b00111111001101101010100001100101";
        ram[166] = "0b00000000000000000000000000000000";
        ram[167] = "0b10000000000000000000000000000000";
        ram[168] = "0b10000000000000000000000000000000";
        ram[169] = "0b00111110111101001101110000100011";
        ram[170] = "0b00000000000000000000000000000000";
        ram[171] = "0b00111110111101010011111101011011";
        ram[172] = "0b00111110111000011010101111010010";
        ram[173] = "0b00000000000000000000000000000000";
        ram[174] = "0b10000000000000000000000000000000";
        ram[175] = "0b10000000000000000000000000000000";
        for (unsigned i = 176; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_e3W) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_e3W_ram* meminst;


SC_CTOR(predict_ensemble_e3W) {
meminst = new predict_ensemble_e3W_ram("predict_ensemble_e3W_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_e3W() {
    delete meminst;
}


};//endmodule
#endif
