

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:09:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gemm.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+------+---------+------------+------------+-----+
    |                       Modules                       |  Issue |       | Latency  |  Latency  | Iteration|          |  Trip |          |      |         |            |            |     |
    |                       & Loops                       |  Type  | Slack | (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+------+---------+------------+------------+-----+
    |+ kernel                                             |  Timing|  -0.06|  10610602|  3.533e+07|         -|  10610603|      -|        no|     -|  9 (~0%)|  1359 (~0%)|  1057 (~0%)|    -|
    | o VITIS_LOOP_30_1                                   |       -|   2.43|  10610601|  3.533e+07|     53053|         -|    200|        no|     -|        -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_31_2                  |       -|   0.01|       227|    755.910|         -|       227|      -|        no|     -|        -|   165 (~0%)|   123 (~0%)|    -|
    |   o VITIS_LOOP_31_2                                 |       -|   2.43|       225|    749.250|         7|         1|    220|       yes|     -|        -|           -|           -|    -|
    |  + kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |  Timing|  -0.06|     52821|  1.759e+05|         -|     52821|      -|        no|     -|  6 (~0%)|   982 (~0%)|   599 (~0%)|    -|
    |   o VITIS_LOOP_33_3_VITIS_LOOP_34_4                 |       -|   2.43|     52819|  1.759e+05|        21|         1|  52800|       yes|     -|        -|           -|           -|    -|
    +-----------------------------------------------------+--------+-------+----------+-----------+----------+----------+-------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 16       |
| A_q0       | in        | 32       |
| B_address0 | out       | 16       |
| B_q0       | in        | 32       |
| C_address0 | out       | 16       |
| C_address1 | out       | 16       |
| C_d0       | out       | 32       |
| C_q1       | in        | 32       |
+------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
| beta  | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| C        | inout     | float*   |
| A        | in        | float*   |
| B        | in        | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| alpha    | alpha        | port    |          |
| beta     | beta         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
| C        | C_address1   | port    | offset   |
| C        | C_ce1        | port    |          |
| C        | C_q1         | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+------------+------+-----------+---------+
| Name                                               | DSP | Pragma | Variable   | Op   | Impl      | Latency |
+----------------------------------------------------+-----+--------+------------+------+-----------+---------+
| + kernel                                           | 9   |        |            |      |           |         |
|   add_ln30_1_fu_124_p2                             |     |        | add_ln30_1 | add  | fabric    | 0       |
|   add_ln30_fu_130_p2                               |     |        | add_ln30   | add  | fabric    | 0       |
|   empty_fu_163_p2                                  |     |        | empty      | sub  | fabric    | 0       |
|  + kernel_Pipeline_VITIS_LOOP_31_2                 | 0   |        |            |      |           |         |
|    add_ln31_fu_91_p2                               |     |        | add_ln31   | add  | fabric    | 0       |
|    add_ln32_fu_101_p2                              |     |        | add_ln32   | add  | fabric    | 0       |
|  + kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 | 6   |        |            |      |           |         |
|    add_ln33_1_fu_163_p2                            |     |        | add_ln33_1 | add  | fabric    | 0       |
|    add_ln33_fu_175_p2                              |     |        | add_ln33   | add  | fabric    | 0       |
|    empty_8_fu_207_p2                               |     |        | empty_8    | add  | fabric    | 0       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U8                | 1   |        | mul_ln35   | mul  | dsp_slice | 3       |
|    add_ln35_fu_237_p2                              |     |        | add_ln35   | add  | fabric    | 0       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U8                | 1   |        | add_ln35_1 | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7                | 3   |        | mul2       | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U5               | 2   |        | add        | fadd | fulldsp   | 6       |
|    add_ln34_fu_213_p2                              |     |        | add_ln34   | add  | fabric    | 0       |
+----------------------------------------------------+-----+--------+------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

