
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000114                       # Number of seconds simulated
sim_ticks                                   113751000                       # Number of ticks simulated
final_tick                                  113751000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 837926                       # Simulator instruction rate (inst/s)
host_op_rate                                   847922                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21046293                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663576                       # Number of bytes of host memory used
host_seconds                                     5.40                       # Real time elapsed on the host
sim_insts                                     4528798                       # Number of instructions simulated
sim_ops                                       4582836                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        787736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         89721                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst        295264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data         74034                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst        294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data         73938                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst        293920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data         73854                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst        293248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data         73786                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst        292576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data         73722                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst        292020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data         73502                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst        291348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data         73426                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst        290676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data         73342                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst        290004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data         73262                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst        289332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data         73166                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst        288776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data         73034                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst        288104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data         72966                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst        287432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data         72886                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst        286760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data         72794                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst        286088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data         72710                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.inst        285532                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data         72526                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.inst        284860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data         72442                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.inst        284188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data         72346                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.inst        283516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data         72274                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.inst        282844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data         72206                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.inst        282208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data         72018                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.inst        281616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data         71934                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.inst        280944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data         71838                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.inst        280272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data         71730                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.inst        279600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data         71674                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.inst        278948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data         71558                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.inst        278372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data         71414                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.inst        277700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data         71318                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.inst        277028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data         71246                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.inst        276356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data         71130                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst        275684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data         71038                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu32.inst        275128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu32.data         70930                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu33.inst        274456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu33.data         70838                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu34.inst        273784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu34.data         70750                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu35.inst        273112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu35.data         70662                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu36.inst        272464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu36.data         70574                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu37.inst        271844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu37.data         70386                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu38.inst        271212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu38.data         70286                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu39.inst        270540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu39.data         70222                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu40.inst        269868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu40.data         70138                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu41.inst        269196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu41.data         70006                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu42.inst        268580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu42.data         69886                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu43.inst        267968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu43.data         69774                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu44.inst        267296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu44.data         69686                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu45.inst        266624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu45.data         69602                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu46.inst        265952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu46.data         69514                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu47.inst        265280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu47.data         69434                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu48.inst        264724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu48.data         69254                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu49.inst        264052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu49.data         69174                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu50.inst        263380                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu50.data         69086                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu51.inst        262692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu51.data         69038                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu52.inst        262036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu52.data         68914                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu53.inst        261480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu53.data         68762                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu54.inst        260808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu54.data         68678                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu55.inst        260136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu55.data         68590                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu56.inst        259464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu56.data         68526                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu57.inst        258792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu57.data         68386                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu58.inst        258156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu58.data         68274                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu59.inst        257564                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu59.data         68186                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu60.inst        256892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu60.data         68098                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu61.inst        256220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu61.data         68022                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu62.inst        255548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu62.data         67922                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu63.inst        254860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu63.data         67794                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22675879                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       787736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst       295264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst       294592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst       293920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst       293248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst       292576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst       292020                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst       291348                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst       290676                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst       290004                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst       289332                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst       288776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst       288104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst       287432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst       286760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst       286088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu16.inst       285532                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu17.inst       284860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu18.inst       284188                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu19.inst       283516                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu20.inst       282844                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu21.inst       282208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu22.inst       281616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu23.inst       280944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu24.inst       280272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu25.inst       279600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu26.inst       278948                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu27.inst       278372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu28.inst       277700                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu29.inst       277028                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu30.inst       276356                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst       275684                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu32.inst       275128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu33.inst       274456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu34.inst       273784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu35.inst       273112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu36.inst       272464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu37.inst       271844                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu38.inst       271212                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu39.inst       270540                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu40.inst       269868                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu41.inst       269196                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu42.inst       268580                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu43.inst       267968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu44.inst       267296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu45.inst       266624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu46.inst       265952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu47.inst       265280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu48.inst       264724                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu49.inst       264052                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu50.inst       263380                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu51.inst       262692                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu52.inst       262036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu53.inst       261480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu54.inst       260808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu55.inst       260136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu56.inst       259464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu57.inst       258792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu58.inst       258156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu59.inst       257564                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu60.inst       256892                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu61.inst       256220                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu62.inst       255548                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu63.inst       254860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18117652                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu00.data       190793                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu01.data         2020                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu02.data         2020                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu03.data         2020                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu04.data         2020                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu05.data         2020                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu06.data         1948                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu07.data         1948                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu08.data         1948                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu09.data         1948                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu10.data         1948                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu11.data         1876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu12.data         1876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu13.data         1876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu14.data         1876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu15.data         1876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu16.data         1804                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu17.data         1804                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu18.data         1804                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu19.data         1804                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu20.data         1804                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu21.data         1784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu22.data         1732                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu23.data         1732                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu24.data         1732                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu25.data         1732                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu26.data         1716                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu27.data         1660                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu28.data         1660                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu29.data         1660                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu30.data         1660                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu31.data         1660                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu32.data         1588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu33.data         1588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu34.data         1588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu35.data         1588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu36.data         1568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu37.data         1548                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu38.data         1516                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu39.data         1516                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu40.data         1516                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu41.data         1516                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu42.data         1476                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu43.data         1444                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu44.data         1444                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu45.data         1444                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu46.data         1444                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu47.data         1444                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu48.data         1372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu49.data         1372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu50.data         1372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu51.data         1392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu52.data         1372                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu53.data         1300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu54.data         1300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu55.data         1300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu56.data         1300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu57.data         1300                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu58.data         1280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu59.data         1228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu60.data         1228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu61.data         1228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu62.data         1228                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu63.data         1248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          292809                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst         196934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          21615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst          73816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          18336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst          73648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          18313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst          73480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          18291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst          73312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          18275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst          73144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          18258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst          73005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          18215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst          72837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          18196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst          72669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          18176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst          72501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          18155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst          72333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          18131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst          72194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          18110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst          72026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          18094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst          71858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          18073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst          71690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          18051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst          71522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          18029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.inst          71383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data          17995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.inst          71215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data          17974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.inst          71047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data          17951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.inst          70879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data          17932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.inst          70711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data          17916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.inst          70552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data          17872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.inst          70404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data          17859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.inst          70236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data          17835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.inst          70068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data          17809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.inst          69900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data          17795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.inst          69737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data          17767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.inst          69593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data          17741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.inst          69425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data          17718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.inst          69257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data          17699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.inst          69089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data          17671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst          68921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data          17647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu32.inst          68782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu32.data          17632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu33.inst          68614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu33.data          17609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu34.inst          68446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu34.data          17588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu35.inst          68278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu35.data          17565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu36.inst          68116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu36.data          17546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu37.inst          67961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu37.data          17506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu38.inst          67803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu38.data          17483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu39.inst          67635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu39.data          17467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu40.inst          67467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu40.data          17447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu41.inst          67299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu41.data          17413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu42.inst          67145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu42.data          17389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu43.inst          66992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu43.data          17367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu44.inst          66824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu44.data          17346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu45.inst          66656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu45.data          17324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu46.inst          66488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu46.data          17303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu47.inst          66320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu47.data          17282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu48.inst          66181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu48.data          17249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu49.inst          66013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu49.data          17229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu50.inst          65845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu50.data          17208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu51.inst          65673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu51.data          17193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu52.inst          65509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu52.data          17167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu53.inst          65370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu53.data          17138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu54.inst          65202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu54.data          17117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu55.inst          65034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu55.data          17095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu56.inst          64866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu56.data          17080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu57.inst          64698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu57.data          17044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu58.inst          64539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu58.data          17020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu59.inst          64391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu59.data          17006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu60.inst          64223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu60.data          16985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu61.inst          64055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu61.data          16965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu62.inst          63887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu62.data          16941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu63.inst          63715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu63.data          16906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5661522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu00.data         47977                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu01.data           505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu02.data           505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu03.data           505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu04.data           505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu05.data           505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu06.data           487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu07.data           487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu08.data           487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu09.data           487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu10.data           487                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu11.data           469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu12.data           469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu13.data           469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu14.data           469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu15.data           469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu16.data           451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu17.data           451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu18.data           451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu19.data           451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu20.data           451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu21.data           446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu22.data           433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu23.data           433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu24.data           433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu25.data           433                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu26.data           429                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu27.data           415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu28.data           415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu29.data           415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu30.data           415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu31.data           415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu32.data           397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu33.data           397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu34.data           397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu35.data           397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu36.data           392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu37.data           387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu38.data           379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu39.data           379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu40.data           379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu41.data           379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu42.data           369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu43.data           361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu44.data           361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu45.data           361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu46.data           361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu47.data           361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu48.data           343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu49.data           343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu50.data           343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu51.data           348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu52.data           343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu53.data           325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu54.data           325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu55.data           325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu56.data           325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu57.data           325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu58.data           320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu59.data           307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu60.data           307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu61.data           307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu62.data           307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu63.data           312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73481                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst       6925090768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        788749110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst       2595704653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        650842630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst       2589797013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        649998681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst       2583889372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        649260226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst       2577981732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        648662429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst       2572074092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        648099797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst       2567186223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        646165748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst       2561278582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        645497622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst       2555370942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        644759167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst       2549463301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        644055876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst       2543555661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        643211928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst       2538667792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        642051498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst       2532760152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        641453702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst       2526852511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        640750411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst       2520944871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        639941627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst       2515037230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        639203172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.inst       2510149361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data        637585604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.inst       2504241721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data        636847149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.inst       2498334081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data        636003200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.inst       2492426440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data        635370239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.inst       2486518800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data        634772442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.inst       2480927640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data        633119709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.inst       2475723290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data        632381254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.inst       2469815650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data        631537305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.inst       2463908010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data        630587863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.inst       2458000369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data        630095560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.inst       2452268551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data        629075788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.inst       2447204860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data        627809865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.inst       2441297219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data        626965917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.inst       2435389579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data        626332955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.inst       2429481939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data        625313184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst       2423574298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data        624504400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu32.inst       2418686429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu32.data        623554958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu33.inst       2412778789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu33.data        622746174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu34.inst       2406871148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu34.data        621972554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu35.inst       2400963508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu35.data        621198935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu36.inst       2395266855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu36.data        620425315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu37.inst       2389816353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu37.data        618772582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu38.inst       2384260358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu38.data        617893469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu39.inst       2378352718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu39.data        617330837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu40.inst       2372445077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu40.data        616592382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu41.inst       2366537437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu41.data        615431952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu42.inst       2361122100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu42.data        614377016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu43.inst       2355741928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu43.data        613392410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu44.inst       2349834287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu44.data        612618790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu45.inst       2343926647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu45.data        611880335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu46.inst       2338019006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu46.data        611106716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu47.inst       2332111366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu47.data        610403425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu48.inst       2327223497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu48.data        608821021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu49.inst       2321315857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu49.data        608117731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu50.inst       2315408216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu50.data        607344111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu51.inst       2309359918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu51.data        606922137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu52.inst       2303592935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu52.data        605832037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu53.inst       2298705066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu53.data        604495785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu54.inst       2292797426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu54.data        603757330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu55.inst       2286889786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu55.data        602983710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu56.inst       2280982145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu56.data        602421078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu57.inst       2275074505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu57.data        601190319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu58.inst       2269483345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu58.data        600205712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu59.inst       2264278995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu59.data        599432093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu60.inst       2258371355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu60.data        598658473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu61.inst       2252463715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu61.data        597990347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu62.inst       2246556074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu62.data        597111234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu63.inst       2240507776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu63.data        595985969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total          199346634315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst   6925090768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst   2595704653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst   2589797013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst   2583889372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst   2577981732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst   2572074092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst   2567186223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst   2561278582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst   2555370942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst   2549463301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst   2543555661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst   2538667792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst   2532760152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst   2526852511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst   2520944871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst   2515037230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu16.inst   2510149361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu17.inst   2504241721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu18.inst   2498334081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu19.inst   2492426440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu20.inst   2486518800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu21.inst   2480927640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu22.inst   2475723290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu23.inst   2469815650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu24.inst   2463908010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu25.inst   2458000369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu26.inst   2452268551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu27.inst   2447204860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu28.inst   2441297219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu29.inst   2435389579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu30.inst   2429481939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst   2423574298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu32.inst   2418686429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu33.inst   2412778789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu34.inst   2406871148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu35.inst   2400963508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu36.inst   2395266855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu37.inst   2389816353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu38.inst   2384260358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu39.inst   2378352718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu40.inst   2372445077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu41.inst   2366537437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu42.inst   2361122100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu43.inst   2355741928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu44.inst   2349834287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu45.inst   2343926647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu46.inst   2338019006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu47.inst   2332111366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu48.inst   2327223497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu49.inst   2321315857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu50.inst   2315408216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu51.inst   2309359918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu52.inst   2303592935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu53.inst   2298705066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu54.inst   2292797426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu55.inst   2286889786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu56.inst   2280982145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu57.inst   2275074505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu58.inst   2269483345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu59.inst   2264278995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu60.inst   2258371355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu61.inst   2252463715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu62.inst   2246556074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu63.inst   2240507776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total     159274661322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu00.data      1677286354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu01.data        17758086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu02.data        17758086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu03.data        17758086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu04.data        17758086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu05.data        17758086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu06.data        17125124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu07.data        17125124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu08.data        17125124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu09.data        17125124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu10.data        17125124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu11.data        16492163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu12.data        16492163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu13.data        16492163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu14.data        16492163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu15.data        16492163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu16.data        15859201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu17.data        15859201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu18.data        15859201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu19.data        15859201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu20.data        15859201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu21.data        15683379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu22.data        15226240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu23.data        15226240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu24.data        15226240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu25.data        15226240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu26.data        15085582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu27.data        14593278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu28.data        14593278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu29.data        14593278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu30.data        14593278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu31.data        14593278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu32.data        13960317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu33.data        13960317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu34.data        13960317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu35.data        13960317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu36.data        13784494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu37.data        13608672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu38.data        13327355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu39.data        13327355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu40.data        13327355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu41.data        13327355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu42.data        12975710                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu43.data        12694394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu44.data        12694394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu45.data        12694394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu46.data        12694394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu47.data        12694394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu48.data        12061432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu49.data        12061432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu50.data        12061432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu51.data        12237255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu52.data        12061432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu53.data        11428471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu54.data        11428471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu55.data        11428471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu56.data        11428471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu57.data        11428471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu58.data        11252648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu59.data        10795509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu60.data        10795509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu61.data        10795509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu62.data        10795509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu63.data        10971332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2574122425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst      6925090768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data      2466035463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst      2595704653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       668600716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst      2589797013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       667756767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst      2583889372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       667018312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst      2577981732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       666420515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst      2572074092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       665857883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst      2567186223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       663290872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst      2561278582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       662622746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst      2555370942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       661884291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst      2549463301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       661181001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst      2543555661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       660337052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst      2538667792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       658543661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst      2532760152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       657945864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst      2526852511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       657242574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst      2520944871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       656433790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst      2515037230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       655695335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.inst      2510149361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data       653444805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.inst      2504241721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data       652706350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.inst      2498334081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data       651862401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.inst      2492426440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data       651229440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.inst      2486518800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data       650631643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.inst      2480927640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data       648803087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.inst      2475723290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data       647607494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.inst      2469815650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data       646763545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.inst      2463908010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data       645814103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.inst      2458000369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data       645321799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.inst      2452268551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data       644161370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.inst      2447204860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data       642403144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.inst      2441297219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data       641559195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.inst      2435389579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data       640926234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.inst      2429481939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data       639906462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst      2423574298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data       639097678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu32.inst      2418686429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu32.data       637515275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu33.inst      2412778789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu33.data       636706490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu34.inst      2406871148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu34.data       635932871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu35.inst      2400963508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu35.data       635159251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu36.inst      2395266855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu36.data       634209809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu37.inst      2389816353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu37.data       632381254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu38.inst      2384260358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu38.data       631220824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu39.inst      2378352718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu39.data       630658192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu40.inst      2372445077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu40.data       629919737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu41.inst      2366537437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu41.data       628759308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu42.inst      2361122100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu42.data       627352727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu43.inst      2355741928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu43.data       626086804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu44.inst      2349834287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu44.data       625313184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu45.inst      2343926647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu45.data       624574729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu46.inst      2338019006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu46.data       623801109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu47.inst      2332111366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu47.data       623097819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu48.inst      2327223497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu48.data       620882454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu49.inst      2321315857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu49.data       620179163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu50.inst      2315408216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu50.data       619405544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu51.inst      2309359918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu51.data       619159392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu52.inst      2303592935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu52.data       617893469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu53.inst      2298705066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu53.data       615924256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu54.inst      2292797426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu54.data       615185801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu55.inst      2286889786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu55.data       614412181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu56.inst      2280982145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu56.data       613849549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu57.inst      2275074505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu57.data       612618790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu58.inst      2269483345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu58.data       611458361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu59.inst      2264278995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu59.data       610227602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu60.inst      2258371355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu60.data       609453983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu61.inst      2252463715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu61.data       608785857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu62.inst      2246556074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu62.data       607906744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu63.inst      2240507776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu63.data       606957301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total         201920756741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                612                       # Number of system calls
system.cpu00.numCycles                         227503                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                    196793                       # Number of instructions committed
system.cpu00.committedOps                      227362                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses              208654                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                   28                       # Number of float alu accesses
system.cpu00.num_func_calls                      1089                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts        18553                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                     208654                       # number of integer instructions
system.cpu00.num_fp_insts                          28                       # number of float instructions
system.cpu00.num_int_register_reads            413776                       # number of times the integer registers were read
system.cpu00.num_int_register_writes           149028                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                 22                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 6                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads             682511                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes             97818                       # number of times the CC registers were written
system.cpu00.num_mem_refs                       69759                       # number of memory refs
system.cpu00.num_load_insts                     21682                       # Number of load instructions
system.cpu00.num_store_insts                    48077                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             227502.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                           19708                       # Number of branches fetched
system.cpu00.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu00.op_class::IntAlu                  137172     60.29%     60.29% # Class of executed instruction
system.cpu00.op_class::IntMult                  20569      9.04%     69.34% # Class of executed instruction
system.cpu00.op_class::IntDiv                       0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                3      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.34% # Class of executed instruction
system.cpu00.op_class::MemRead                  21682      9.53%     78.87% # Class of executed instruction
system.cpu00.op_class::MemWrite                 48077     21.13%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   227503                       # Class of executed instruction
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                         227503                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                     73803                       # Number of instructions committed
system.cpu01.committedOps                       74337                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses               67426                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                       103                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts         6883                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                      67426                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads            138613                       # number of times the integer registers were read
system.cpu01.num_int_register_writes            62898                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads             223050                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes             40890                       # number of times the CC registers were written
system.cpu01.num_mem_refs                       18861                       # number of memory refs
system.cpu01.num_load_insts                     18338                       # Number of load instructions
system.cpu01.num_store_insts                      523                       # Number of store instructions
system.cpu01.num_idle_cycles             153153.673848                       # Number of idle cycles
system.cpu01.num_busy_cycles             74349.326152                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.326806                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.673194                       # Percentage of idle cycles
system.cpu01.Branches                            6994                       # Number of branches fetched
system.cpu01.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu01.op_class::IntAlu                   43198     58.10%     58.10% # Class of executed instruction
system.cpu01.op_class::IntMult                  12291     16.53%     74.63% # Class of executed instruction
system.cpu01.op_class::IntDiv                       0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     74.63% # Class of executed instruction
system.cpu01.op_class::MemRead                  18338     24.66%     99.30% # Class of executed instruction
system.cpu01.op_class::MemWrite                   523      0.70%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                    74350                       # Class of executed instruction
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                         227503                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                     73635                       # Number of instructions committed
system.cpu02.committedOps                       74169                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses               67297                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                       103                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts         6844                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                      67297                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads            138364                       # number of times the integer registers were read
system.cpu02.num_int_register_writes            62824                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads             222546                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes             40677                       # number of times the CC registers were written
system.cpu02.num_mem_refs                       18828                       # number of memory refs
system.cpu02.num_load_insts                     18314                       # Number of load instructions
system.cpu02.num_store_insts                      514                       # Number of store instructions
system.cpu02.num_idle_cycles             153321.674585                       # Number of idle cycles
system.cpu02.num_busy_cycles             74181.325415                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.326067                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.673933                       # Percentage of idle cycles
system.cpu02.Branches                            6955                       # Number of branches fetched
system.cpu02.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu02.op_class::IntAlu                   43063     58.05%     58.05% # Class of executed instruction
system.cpu02.op_class::IntMult                  12291     16.57%     74.62% # Class of executed instruction
system.cpu02.op_class::IntDiv                       0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     74.62% # Class of executed instruction
system.cpu02.op_class::MemRead                  18314     24.69%     99.31% # Class of executed instruction
system.cpu02.op_class::MemWrite                   514      0.69%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                    74182                       # Class of executed instruction
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                         227503                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                     73467                       # Number of instructions committed
system.cpu03.committedOps                       74001                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses               67172                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                       103                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts         6801                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                      67172                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads            138113                       # number of times the integer registers were read
system.cpu03.num_int_register_writes            62763                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads             222042                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes             40422                       # number of times the CC registers were written
system.cpu03.num_mem_refs                       18808                       # number of memory refs
system.cpu03.num_load_insts                     18293                       # Number of load instructions
system.cpu03.num_store_insts                      515                       # Number of store instructions
system.cpu03.num_idle_cycles             153489.675322                       # Number of idle cycles
system.cpu03.num_busy_cycles             74013.324678                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.325329                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.674671                       # Percentage of idle cycles
system.cpu03.Branches                            6912                       # Number of branches fetched
system.cpu03.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu03.op_class::IntAlu                   42915     57.98%     57.98% # Class of executed instruction
system.cpu03.op_class::IntMult                  12291     16.61%     74.59% # Class of executed instruction
system.cpu03.op_class::IntDiv                       0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     74.59% # Class of executed instruction
system.cpu03.op_class::MemRead                  18293     24.72%     99.30% # Class of executed instruction
system.cpu03.op_class::MemWrite                   515      0.70%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                    74014                       # Class of executed instruction
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                         227503                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                     73299                       # Number of instructions committed
system.cpu04.committedOps                       73833                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses               67049                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                       103                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts         6756                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                      67049                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads            137856                       # number of times the integer registers were read
system.cpu04.num_int_register_writes            62712                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads             221538                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes             40122                       # number of times the CC registers were written
system.cpu04.num_mem_refs                       18802                       # number of memory refs
system.cpu04.num_load_insts                     18276                       # Number of load instructions
system.cpu04.num_store_insts                      526                       # Number of store instructions
system.cpu04.num_idle_cycles             153657.676059                       # Number of idle cycles
system.cpu04.num_busy_cycles             73845.323941                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.324591                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.675409                       # Percentage of idle cycles
system.cpu04.Branches                            6867                       # Number of branches fetched
system.cpu04.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu04.op_class::IntAlu                   42753     57.89%     57.89% # Class of executed instruction
system.cpu04.op_class::IntMult                  12291     16.64%     74.54% # Class of executed instruction
system.cpu04.op_class::IntDiv                       0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     74.54% # Class of executed instruction
system.cpu04.op_class::MemRead                  18276     24.75%     99.29% # Class of executed instruction
system.cpu04.op_class::MemWrite                   526      0.71%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                    73846                       # Class of executed instruction
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                         227503                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                     73131                       # Number of instructions committed
system.cpu05.committedOps                       73665                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses               66925                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                       103                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts         6712                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                      66925                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads            137596                       # number of times the integer registers were read
system.cpu05.num_int_register_writes            62662                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads             221034                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes             39813                       # number of times the CC registers were written
system.cpu05.num_mem_refs                       18798                       # number of memory refs
system.cpu05.num_load_insts                     18260                       # Number of load instructions
system.cpu05.num_store_insts                      538                       # Number of store instructions
system.cpu05.num_idle_cycles             153825.676796                       # Number of idle cycles
system.cpu05.num_busy_cycles             73677.323204                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.323852                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.676148                       # Percentage of idle cycles
system.cpu05.Branches                            6823                       # Number of branches fetched
system.cpu05.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu05.op_class::IntAlu                   42589     57.80%     57.80% # Class of executed instruction
system.cpu05.op_class::IntMult                  12291     16.68%     74.49% # Class of executed instruction
system.cpu05.op_class::IntDiv                       0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     74.49% # Class of executed instruction
system.cpu05.op_class::MemRead                  18260     24.78%     99.27% # Class of executed instruction
system.cpu05.op_class::MemWrite                   538      0.73%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                    73678                       # Class of executed instruction
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                         227503                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                     72993                       # Number of instructions committed
system.cpu06.committedOps                       73498                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses               66778                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                        97                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts         6693                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                      66778                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads            137355                       # number of times the integer registers were read
system.cpu06.num_int_register_writes            62538                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads             220530                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes             39792                       # number of times the CC registers were written
system.cpu06.num_mem_refs                       18710                       # number of memory refs
system.cpu06.num_load_insts                     18217                       # Number of load instructions
system.cpu06.num_store_insts                      493                       # Number of store instructions
system.cpu06.num_idle_cycles             153993.677533                       # Number of idle cycles
system.cpu06.num_busy_cycles             73509.322467                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.323114                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.676886                       # Percentage of idle cycles
system.cpu06.Branches                            6798                       # Number of branches fetched
system.cpu06.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu06.op_class::IntAlu                   42509     57.83%     57.83% # Class of executed instruction
system.cpu06.op_class::IntMult                  12291     16.72%     74.55% # Class of executed instruction
system.cpu06.op_class::IntDiv                       0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     74.55% # Class of executed instruction
system.cpu06.op_class::MemRead                  18217     24.78%     99.33% # Class of executed instruction
system.cpu06.op_class::MemWrite                   493      0.67%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                    73510                       # Class of executed instruction
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                         227503                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                     72825                       # Number of instructions committed
system.cpu07.committedOps                       73330                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses               66653                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                        97                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts         6650                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                      66653                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads            137102                       # number of times the integer registers were read
system.cpu07.num_int_register_writes            62479                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads             220026                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes             39525                       # number of times the CC registers were written
system.cpu07.num_mem_refs                       18694                       # number of memory refs
system.cpu07.num_load_insts                     18198                       # Number of load instructions
system.cpu07.num_store_insts                      496                       # Number of store instructions
system.cpu07.num_idle_cycles             154161.678270                       # Number of idle cycles
system.cpu07.num_busy_cycles             73341.321730                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.322375                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.677625                       # Percentage of idle cycles
system.cpu07.Branches                            6755                       # Number of branches fetched
system.cpu07.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu07.op_class::IntAlu                   42357     57.75%     57.75% # Class of executed instruction
system.cpu07.op_class::IntMult                  12291     16.76%     74.51% # Class of executed instruction
system.cpu07.op_class::IntDiv                       0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     74.51% # Class of executed instruction
system.cpu07.op_class::MemRead                  18198     24.81%     99.32% # Class of executed instruction
system.cpu07.op_class::MemWrite                   496      0.68%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                    73342                       # Class of executed instruction
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                         227503                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                     72657                       # Number of instructions committed
system.cpu08.committedOps                       73162                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses               66528                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                        97                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts         6607                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                      66528                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads            136850                       # number of times the integer registers were read
system.cpu08.num_int_register_writes            62418                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads             219522                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes             39267                       # number of times the CC registers were written
system.cpu08.num_mem_refs                       18675                       # number of memory refs
system.cpu08.num_load_insts                     18177                       # Number of load instructions
system.cpu08.num_store_insts                      498                       # Number of store instructions
system.cpu08.num_idle_cycles             154329.679007                       # Number of idle cycles
system.cpu08.num_busy_cycles             73173.320993                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.321637                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.678363                       # Percentage of idle cycles
system.cpu08.Branches                            6712                       # Number of branches fetched
system.cpu08.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu08.op_class::IntAlu                   42208     57.68%     57.68% # Class of executed instruction
system.cpu08.op_class::IntMult                  12291     16.80%     74.48% # Class of executed instruction
system.cpu08.op_class::IntDiv                       0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     74.48% # Class of executed instruction
system.cpu08.op_class::MemRead                  18177     24.84%     99.32% # Class of executed instruction
system.cpu08.op_class::MemWrite                   498      0.68%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                    73174                       # Class of executed instruction
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                         227503                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                     72489                       # Number of instructions committed
system.cpu09.committedOps                       72994                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses               66402                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                        97                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts         6565                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                      66402                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads            136596                       # number of times the integer registers were read
system.cpu09.num_int_register_writes            62358                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads             219018                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes             39003                       # number of times the CC registers were written
system.cpu09.num_mem_refs                       18657                       # number of memory refs
system.cpu09.num_load_insts                     18157                       # Number of load instructions
system.cpu09.num_store_insts                      500                       # Number of store instructions
system.cpu09.num_idle_cycles             154497.679744                       # Number of idle cycles
system.cpu09.num_busy_cycles             73005.320256                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.320898                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.679102                       # Percentage of idle cycles
system.cpu09.Branches                            6670                       # Number of branches fetched
system.cpu09.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu09.op_class::IntAlu                   42058     57.61%     57.61% # Class of executed instruction
system.cpu09.op_class::IntMult                  12291     16.84%     74.44% # Class of executed instruction
system.cpu09.op_class::IntDiv                       0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     74.44% # Class of executed instruction
system.cpu09.op_class::MemRead                  18157     24.87%     99.32% # Class of executed instruction
system.cpu09.op_class::MemWrite                   500      0.68%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                    73006                       # Class of executed instruction
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                         227503                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                     72321                       # Number of instructions committed
system.cpu10.committedOps                       72826                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses               66274                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                        97                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts         6525                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                      66274                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads            136349                       # number of times the integer registers were read
system.cpu10.num_int_register_writes            62284                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads             218514                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes             38793                       # number of times the CC registers were written
system.cpu10.num_mem_refs                       18624                       # number of memory refs
system.cpu10.num_load_insts                     18133                       # Number of load instructions
system.cpu10.num_store_insts                      491                       # Number of store instructions
system.cpu10.num_idle_cycles             154665.680480                       # Number of idle cycles
system.cpu10.num_busy_cycles             72837.319520                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.320160                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.679840                       # Percentage of idle cycles
system.cpu10.Branches                            6630                       # Number of branches fetched
system.cpu10.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu10.op_class::IntAlu                   41923     57.56%     57.56% # Class of executed instruction
system.cpu10.op_class::IntMult                  12291     16.87%     74.43% # Class of executed instruction
system.cpu10.op_class::IntDiv                       0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     74.43% # Class of executed instruction
system.cpu10.op_class::MemRead                  18133     24.89%     99.33% # Class of executed instruction
system.cpu10.op_class::MemWrite                   491      0.67%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                    72838                       # Class of executed instruction
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                         227503                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                     72183                       # Number of instructions committed
system.cpu11.committedOps                       72659                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses               66141                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                        91                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts         6492                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                      66141                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads            136078                       # number of times the integer registers were read
system.cpu11.num_int_register_writes            62226                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads             218010                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes             38508                       # number of times the CC registers were written
system.cpu11.num_mem_refs                       18616                       # number of memory refs
system.cpu11.num_load_insts                     18112                       # Number of load instructions
system.cpu11.num_store_insts                      504                       # Number of store instructions
system.cpu11.num_idle_cycles             154833.681217                       # Number of idle cycles
system.cpu11.num_busy_cycles             72669.318783                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.319421                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.680579                       # Percentage of idle cycles
system.cpu11.Branches                            6591                       # Number of branches fetched
system.cpu11.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu11.op_class::IntAlu                   41763     57.47%     57.47% # Class of executed instruction
system.cpu11.op_class::IntMult                  12291     16.91%     74.38% # Class of executed instruction
system.cpu11.op_class::IntDiv                       0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     74.38% # Class of executed instruction
system.cpu11.op_class::MemRead                  18112     24.92%     99.31% # Class of executed instruction
system.cpu11.op_class::MemWrite                   504      0.69%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                    72670                       # Class of executed instruction
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                         227503                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                     72015                       # Number of instructions committed
system.cpu12.committedOps                       72491                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses               66017                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                        91                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts         6448                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                      66017                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads            135820                       # number of times the integer registers were read
system.cpu12.num_int_register_writes            62173                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads             217506                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes             38211                       # number of times the CC registers were written
system.cpu12.num_mem_refs                       18609                       # number of memory refs
system.cpu12.num_load_insts                     18095                       # Number of load instructions
system.cpu12.num_store_insts                      514                       # Number of store instructions
system.cpu12.num_idle_cycles             155001.681954                       # Number of idle cycles
system.cpu12.num_busy_cycles             72501.318046                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.318683                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.681317                       # Percentage of idle cycles
system.cpu12.Branches                            6547                       # Number of branches fetched
system.cpu12.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu12.op_class::IntAlu                   41602     57.38%     57.38% # Class of executed instruction
system.cpu12.op_class::IntMult                  12291     16.95%     74.33% # Class of executed instruction
system.cpu12.op_class::IntDiv                       0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     74.33% # Class of executed instruction
system.cpu12.op_class::MemRead                  18095     24.96%     99.29% # Class of executed instruction
system.cpu12.op_class::MemWrite                   514      0.71%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                    72502                       # Class of executed instruction
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                         227503                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                     71847                       # Number of instructions committed
system.cpu13.committedOps                       72323                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses               65892                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                        91                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts         6405                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                      65892                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads            135568                       # number of times the integer registers were read
system.cpu13.num_int_register_writes            62113                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads             217002                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes             37950                       # number of times the CC registers were written
system.cpu13.num_mem_refs                       18591                       # number of memory refs
system.cpu13.num_load_insts                     18075                       # Number of load instructions
system.cpu13.num_store_insts                      516                       # Number of store instructions
system.cpu13.num_idle_cycles             155169.682691                       # Number of idle cycles
system.cpu13.num_busy_cycles             72333.317309                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.317944                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.682056                       # Percentage of idle cycles
system.cpu13.Branches                            6504                       # Number of branches fetched
system.cpu13.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu13.op_class::IntAlu                   41452     57.31%     57.31% # Class of executed instruction
system.cpu13.op_class::IntMult                  12291     16.99%     74.30% # Class of executed instruction
system.cpu13.op_class::IntDiv                       0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     74.30% # Class of executed instruction
system.cpu13.op_class::MemRead                  18075     24.99%     99.29% # Class of executed instruction
system.cpu13.op_class::MemWrite                   516      0.71%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                    72334                       # Class of executed instruction
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                         227503                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.committedInsts                     71679                       # Number of instructions committed
system.cpu14.committedOps                       72155                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses               65765                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                        91                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts         6364                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                      65765                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads            135317                       # number of times the integer registers were read
system.cpu14.num_int_register_writes            62046                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_cc_register_reads             216498                       # number of times the CC registers were read
system.cpu14.num_cc_register_writes             37713                       # number of times the CC registers were written
system.cpu14.num_mem_refs                       18565                       # number of memory refs
system.cpu14.num_load_insts                     18052                       # Number of load instructions
system.cpu14.num_store_insts                      513                       # Number of store instructions
system.cpu14.num_idle_cycles             155337.683428                       # Number of idle cycles
system.cpu14.num_busy_cycles             72165.316572                       # Number of busy cycles
system.cpu14.not_idle_fraction               0.317206                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                   0.682794                       # Percentage of idle cycles
system.cpu14.Branches                            6463                       # Number of branches fetched
system.cpu14.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu14.op_class::IntAlu                   41310     57.24%     57.24% # Class of executed instruction
system.cpu14.op_class::IntMult                  12291     17.03%     74.27% # Class of executed instruction
system.cpu14.op_class::IntDiv                       0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     74.27% # Class of executed instruction
system.cpu14.op_class::MemRead                  18052     25.01%     99.29% # Class of executed instruction
system.cpu14.op_class::MemWrite                   513      0.71%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                    72166                       # Class of executed instruction
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                         227503                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.committedInsts                     71511                       # Number of instructions committed
system.cpu15.committedOps                       71987                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses               65639                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                        91                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts         6322                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                      65639                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads            135067                       # number of times the integer registers were read
system.cpu15.num_int_register_writes            61981                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_cc_register_reads             215994                       # number of times the CC registers were read
system.cpu15.num_cc_register_writes             37470                       # number of times the CC registers were written
system.cpu15.num_mem_refs                       18542                       # number of memory refs
system.cpu15.num_load_insts                     18031                       # Number of load instructions
system.cpu15.num_store_insts                      511                       # Number of store instructions
system.cpu15.num_idle_cycles             155505.684165                       # Number of idle cycles
system.cpu15.num_busy_cycles             71997.315835                       # Number of busy cycles
system.cpu15.not_idle_fraction               0.316468                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                   0.683532                       # Percentage of idle cycles
system.cpu15.Branches                            6421                       # Number of branches fetched
system.cpu15.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu15.op_class::IntAlu                   41165     57.18%     57.18% # Class of executed instruction
system.cpu15.op_class::IntMult                  12291     17.07%     74.25% # Class of executed instruction
system.cpu15.op_class::IntDiv                       0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     74.25% # Class of executed instruction
system.cpu15.op_class::MemRead                  18031     25.04%     99.29% # Class of executed instruction
system.cpu15.op_class::MemWrite                   511      0.71%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                    71998                       # Class of executed instruction
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                         227503                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.committedInsts                     71373                       # Number of instructions committed
system.cpu16.committedOps                       71820                       # Number of ops (including micro ops) committed
system.cpu16.num_int_alu_accesses               65497                       # Number of integer alu accesses
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_func_calls                        85                       # number of times a function call or return occured
system.cpu16.num_conditional_control_insts         6298                       # number of instructions that are conditional controls
system.cpu16.num_int_insts                      65497                       # number of integer instructions
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_int_register_reads            134814                       # number of times the integer registers were read
system.cpu16.num_int_register_writes            61882                       # number of times the integer registers were written
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_cc_register_reads             215490                       # number of times the CC registers were read
system.cpu16.num_cc_register_writes             37347                       # number of times the CC registers were written
system.cpu16.num_mem_refs                       18485                       # number of memory refs
system.cpu16.num_load_insts                     17997                       # Number of load instructions
system.cpu16.num_store_insts                      488                       # Number of store instructions
system.cpu16.num_idle_cycles             155673.684902                       # Number of idle cycles
system.cpu16.num_busy_cycles             71829.315098                       # Number of busy cycles
system.cpu16.not_idle_fraction               0.315729                       # Percentage of non-idle cycles
system.cpu16.idle_fraction                   0.684271                       # Percentage of idle cycles
system.cpu16.Branches                            6391                       # Number of branches fetched
system.cpu16.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu16.op_class::IntAlu                   41054     57.15%     57.15% # Class of executed instruction
system.cpu16.op_class::IntMult                  12291     17.11%     74.27% # Class of executed instruction
system.cpu16.op_class::IntDiv                       0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatMult                    0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdMult                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdShift                    0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0      0.00%     74.27% # Class of executed instruction
system.cpu16.op_class::MemRead                  17997     25.05%     99.32% # Class of executed instruction
system.cpu16.op_class::MemWrite                   488      0.68%    100.00% # Class of executed instruction
system.cpu16.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::total                    71830                       # Class of executed instruction
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                         227503                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.committedInsts                     71205                       # Number of instructions committed
system.cpu17.committedOps                       71652                       # Number of ops (including micro ops) committed
system.cpu17.num_int_alu_accesses               65371                       # Number of integer alu accesses
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_func_calls                        85                       # number of times a function call or return occured
system.cpu17.num_conditional_control_insts         6256                       # number of instructions that are conditional controls
system.cpu17.num_int_insts                      65371                       # number of integer instructions
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_int_register_reads            134561                       # number of times the integer registers were read
system.cpu17.num_int_register_writes            61820                       # number of times the integer registers were written
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_cc_register_reads             214986                       # number of times the CC registers were read
system.cpu17.num_cc_register_writes             37092                       # number of times the CC registers were written
system.cpu17.num_mem_refs                       18465                       # number of memory refs
system.cpu17.num_load_insts                     17976                       # Number of load instructions
system.cpu17.num_store_insts                      489                       # Number of store instructions
system.cpu17.num_idle_cycles             155841.685639                       # Number of idle cycles
system.cpu17.num_busy_cycles             71661.314361                       # Number of busy cycles
system.cpu17.not_idle_fraction               0.314991                       # Percentage of non-idle cycles
system.cpu17.idle_fraction                   0.685009                       # Percentage of idle cycles
system.cpu17.Branches                            6349                       # Number of branches fetched
system.cpu17.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu17.op_class::IntAlu                   40906     57.08%     57.08% # Class of executed instruction
system.cpu17.op_class::IntMult                  12291     17.15%     74.23% # Class of executed instruction
system.cpu17.op_class::IntDiv                       0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatMult                    0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdMult                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdShift                    0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0      0.00%     74.23% # Class of executed instruction
system.cpu17.op_class::MemRead                  17976     25.08%     99.32% # Class of executed instruction
system.cpu17.op_class::MemWrite                   489      0.68%    100.00% # Class of executed instruction
system.cpu17.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::total                    71662                       # Class of executed instruction
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                         227503                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.committedInsts                     71037                       # Number of instructions committed
system.cpu18.committedOps                       71484                       # Number of ops (including micro ops) committed
system.cpu18.num_int_alu_accesses               65243                       # Number of integer alu accesses
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_func_calls                        85                       # number of times a function call or return occured
system.cpu18.num_conditional_control_insts         6216                       # number of instructions that are conditional controls
system.cpu18.num_int_insts                      65243                       # number of integer instructions
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_int_register_reads            134313                       # number of times the integer registers were read
system.cpu18.num_int_register_writes            61748                       # number of times the integer registers were written
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_cc_register_reads             214482                       # number of times the CC registers were read
system.cpu18.num_cc_register_writes             36876                       # number of times the CC registers were written
system.cpu18.num_mem_refs                       18433                       # number of memory refs
system.cpu18.num_load_insts                     17952                       # Number of load instructions
system.cpu18.num_store_insts                      481                       # Number of store instructions
system.cpu18.num_idle_cycles             156009.686376                       # Number of idle cycles
system.cpu18.num_busy_cycles             71493.313624                       # Number of busy cycles
system.cpu18.not_idle_fraction               0.314252                       # Percentage of non-idle cycles
system.cpu18.idle_fraction                   0.685748                       # Percentage of idle cycles
system.cpu18.Branches                            6309                       # Number of branches fetched
system.cpu18.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu18.op_class::IntAlu                   40770     57.03%     57.03% # Class of executed instruction
system.cpu18.op_class::IntMult                  12291     17.19%     74.22% # Class of executed instruction
system.cpu18.op_class::IntDiv                       0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatMult                    0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdMult                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdShift                    0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0      0.00%     74.22% # Class of executed instruction
system.cpu18.op_class::MemRead                  17952     25.11%     99.33% # Class of executed instruction
system.cpu18.op_class::MemWrite                   481      0.67%    100.00% # Class of executed instruction
system.cpu18.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::total                    71494                       # Class of executed instruction
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                         227503                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.committedInsts                     70869                       # Number of instructions committed
system.cpu19.committedOps                       71316                       # Number of ops (including micro ops) committed
system.cpu19.num_int_alu_accesses               65119                       # Number of integer alu accesses
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_func_calls                        85                       # number of times a function call or return occured
system.cpu19.num_conditional_control_insts         6172                       # number of instructions that are conditional controls
system.cpu19.num_int_insts                      65119                       # number of integer instructions
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_int_register_reads            134058                       # number of times the integer registers were read
system.cpu19.num_int_register_writes            61693                       # number of times the integer registers were written
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_cc_register_reads             213978                       # number of times the CC registers were read
system.cpu19.num_cc_register_writes             36591                       # number of times the CC registers were written
system.cpu19.num_mem_refs                       18422                       # number of memory refs
system.cpu19.num_load_insts                     17934                       # Number of load instructions
system.cpu19.num_store_insts                      488                       # Number of store instructions
system.cpu19.num_idle_cycles             156177.687113                       # Number of idle cycles
system.cpu19.num_busy_cycles             71325.312887                       # Number of busy cycles
system.cpu19.not_idle_fraction               0.313514                       # Percentage of non-idle cycles
system.cpu19.idle_fraction                   0.686486                       # Percentage of idle cycles
system.cpu19.Branches                            6265                       # Number of branches fetched
system.cpu19.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu19.op_class::IntAlu                   40613     56.94%     56.94% # Class of executed instruction
system.cpu19.op_class::IntMult                  12291     17.23%     74.17% # Class of executed instruction
system.cpu19.op_class::IntDiv                       0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatMult                    0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdMult                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdShift                    0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0      0.00%     74.17% # Class of executed instruction
system.cpu19.op_class::MemRead                  17934     25.14%     99.32% # Class of executed instruction
system.cpu19.op_class::MemWrite                   488      0.68%    100.00% # Class of executed instruction
system.cpu19.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::total                    71326                       # Class of executed instruction
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                         227503                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.committedInsts                     70701                       # Number of instructions committed
system.cpu20.committedOps                       71148                       # Number of ops (including micro ops) committed
system.cpu20.num_int_alu_accesses               64996                       # Number of integer alu accesses
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_func_calls                        85                       # number of times a function call or return occured
system.cpu20.num_conditional_control_insts         6127                       # number of instructions that are conditional controls
system.cpu20.num_int_insts                      64996                       # number of integer instructions
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_int_register_reads            133800                       # number of times the integer registers were read
system.cpu20.num_int_register_writes            61644                       # number of times the integer registers were written
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_cc_register_reads             213474                       # number of times the CC registers were read
system.cpu20.num_cc_register_writes             36285                       # number of times the CC registers were written
system.cpu20.num_mem_refs                       18417                       # number of memory refs
system.cpu20.num_load_insts                     17917                       # Number of load instructions
system.cpu20.num_store_insts                      500                       # Number of store instructions
system.cpu20.num_idle_cycles             156345.687850                       # Number of idle cycles
system.cpu20.num_busy_cycles             71157.312150                       # Number of busy cycles
system.cpu20.not_idle_fraction               0.312775                       # Percentage of non-idle cycles
system.cpu20.idle_fraction                   0.687225                       # Percentage of idle cycles
system.cpu20.Branches                            6220                       # Number of branches fetched
system.cpu20.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu20.op_class::IntAlu                   40450     56.85%     56.85% # Class of executed instruction
system.cpu20.op_class::IntMult                  12291     17.27%     74.12% # Class of executed instruction
system.cpu20.op_class::IntDiv                       0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatMult                    0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdAdd                      0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdAlu                      0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdCmp                      0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdMisc                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdMult                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdShift                    0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0      0.00%     74.12% # Class of executed instruction
system.cpu20.op_class::MemRead                  17917     25.18%     99.30% # Class of executed instruction
system.cpu20.op_class::MemWrite                   500      0.70%    100.00% # Class of executed instruction
system.cpu20.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::total                    71158                       # Class of executed instruction
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                         227503                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.committedInsts                     70542                       # Number of instructions committed
system.cpu21.committedOps                       70980                       # Number of ops (including micro ops) committed
system.cpu21.num_int_alu_accesses               64856                       # Number of integer alu accesses
system.cpu21.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu21.num_func_calls                        83                       # number of times a function call or return occured
system.cpu21.num_conditional_control_insts         6101                       # number of instructions that are conditional controls
system.cpu21.num_int_insts                      64856                       # number of integer instructions
system.cpu21.num_fp_insts                           0                       # number of float instructions
system.cpu21.num_int_register_reads            133569                       # number of times the integer registers were read
system.cpu21.num_int_register_writes            61526                       # number of times the integer registers were written
system.cpu21.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu21.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu21.num_cc_register_reads             212970                       # number of times the CC registers were read
system.cpu21.num_cc_register_writes             36249                       # number of times the CC registers were written
system.cpu21.num_mem_refs                       18331                       # number of memory refs
system.cpu21.num_load_insts                     17874                       # Number of load instructions
system.cpu21.num_store_insts                      457                       # Number of store instructions
system.cpu21.num_idle_cycles             156513.688587                       # Number of idle cycles
system.cpu21.num_busy_cycles             70989.311413                       # Number of busy cycles
system.cpu21.not_idle_fraction               0.312037                       # Percentage of non-idle cycles
system.cpu21.idle_fraction                   0.687963                       # Percentage of idle cycles
system.cpu21.Branches                            6191                       # Number of branches fetched
system.cpu21.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu21.op_class::IntAlu                   40368     56.86%     56.86% # Class of executed instruction
system.cpu21.op_class::IntMult                  12291     17.31%     74.18% # Class of executed instruction
system.cpu21.op_class::IntDiv                       0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatAdd                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatCmp                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatCvt                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatMult                    0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatDiv                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::FloatSqrt                    0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdAdd                      0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdAddAcc                   0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdAlu                      0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdCmp                      0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdCvt                      0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdMisc                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdMult                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdMultAcc                  0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdShift                    0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdShiftAcc                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdSqrt                     0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatAdd                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatAlu                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatCmp                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatCvt                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatDiv                 0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatMisc                0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatMult                0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatMultAcc             0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::SimdFloatSqrt                0      0.00%     74.18% # Class of executed instruction
system.cpu21.op_class::MemRead                  17874     25.18%     99.36% # Class of executed instruction
system.cpu21.op_class::MemWrite                   457      0.64%    100.00% # Class of executed instruction
system.cpu21.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::total                    70990                       # Class of executed instruction
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                         227503                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.committedInsts                     70395                       # Number of instructions committed
system.cpu22.committedOps                       70813                       # Number of ops (including micro ops) committed
system.cpu22.num_int_alu_accesses               64728                       # Number of integer alu accesses
system.cpu22.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu22.num_func_calls                        79                       # number of times a function call or return occured
system.cpu22.num_conditional_control_insts         6062                       # number of instructions that are conditional controls
system.cpu22.num_int_insts                      64728                       # number of integer instructions
system.cpu22.num_fp_insts                           0                       # number of float instructions
system.cpu22.num_int_register_reads            133300                       # number of times the integer registers were read
system.cpu22.num_int_register_writes            61478                       # number of times the integer registers were written
system.cpu22.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu22.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu22.num_cc_register_reads             212466                       # number of times the CC registers were read
system.cpu22.num_cc_register_writes             35928                       # number of times the CC registers were written
system.cpu22.num_mem_refs                       18335                       # number of memory refs
system.cpu22.num_load_insts                     17861                       # Number of load instructions
system.cpu22.num_store_insts                      474                       # Number of store instructions
system.cpu22.num_idle_cycles             156681.689324                       # Number of idle cycles
system.cpu22.num_busy_cycles             70821.310676                       # Number of busy cycles
system.cpu22.not_idle_fraction               0.311298                       # Percentage of non-idle cycles
system.cpu22.idle_fraction                   0.688702                       # Percentage of idle cycles
system.cpu22.Branches                            6148                       # Number of branches fetched
system.cpu22.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu22.op_class::IntAlu                   40196     56.76%     56.76% # Class of executed instruction
system.cpu22.op_class::IntMult                  12291     17.35%     74.11% # Class of executed instruction
system.cpu22.op_class::IntDiv                       0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatAdd                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatCmp                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatCvt                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatMult                    0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatDiv                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::FloatSqrt                    0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdAdd                      0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdAddAcc                   0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdAlu                      0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdCmp                      0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdCvt                      0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdMisc                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdMult                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdMultAcc                  0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdShift                    0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdShiftAcc                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdSqrt                     0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatAdd                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatAlu                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatCmp                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatCvt                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatDiv                 0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatMisc                0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatMult                0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatMultAcc             0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::SimdFloatSqrt                0      0.00%     74.11% # Class of executed instruction
system.cpu22.op_class::MemRead                  17861     25.22%     99.33% # Class of executed instruction
system.cpu22.op_class::MemWrite                   474      0.67%    100.00% # Class of executed instruction
system.cpu22.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::total                    70822                       # Class of executed instruction
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                         227503                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.committedInsts                     70227                       # Number of instructions committed
system.cpu23.committedOps                       70645                       # Number of ops (including micro ops) committed
system.cpu23.num_int_alu_accesses               64600                       # Number of integer alu accesses
system.cpu23.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu23.num_func_calls                        79                       # number of times a function call or return occured
system.cpu23.num_conditional_control_insts         6021                       # number of instructions that are conditional controls
system.cpu23.num_int_insts                      64600                       # number of integer instructions
system.cpu23.num_fp_insts                           0                       # number of float instructions
system.cpu23.num_int_register_reads            133049                       # number of times the integer registers were read
system.cpu23.num_int_register_writes            61407                       # number of times the integer registers were written
system.cpu23.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu23.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu23.num_cc_register_reads             211962                       # number of times the CC registers were read
system.cpu23.num_cc_register_writes             35706                       # number of times the CC registers were written
system.cpu23.num_mem_refs                       18304                       # number of memory refs
system.cpu23.num_load_insts                     17837                       # Number of load instructions
system.cpu23.num_store_insts                      467                       # Number of store instructions
system.cpu23.num_idle_cycles             156849.690061                       # Number of idle cycles
system.cpu23.num_busy_cycles             70653.309939                       # Number of busy cycles
system.cpu23.not_idle_fraction               0.310560                       # Percentage of non-idle cycles
system.cpu23.idle_fraction                   0.689440                       # Percentage of idle cycles
system.cpu23.Branches                            6108                       # Number of branches fetched
system.cpu23.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu23.op_class::IntAlu                   40059     56.70%     56.70% # Class of executed instruction
system.cpu23.op_class::IntMult                  12291     17.40%     74.09% # Class of executed instruction
system.cpu23.op_class::IntDiv                       0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatAdd                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatCmp                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatCvt                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatMult                    0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatDiv                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::FloatSqrt                    0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdAdd                      0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdAddAcc                   0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdAlu                      0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdCmp                      0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdCvt                      0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdMisc                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdMult                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdMultAcc                  0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdShift                    0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdShiftAcc                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdSqrt                     0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatAdd                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatAlu                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatCmp                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatCvt                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatDiv                 0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatMisc                0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatMult                0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatMultAcc             0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::SimdFloatSqrt                0      0.00%     74.09% # Class of executed instruction
system.cpu23.op_class::MemRead                  17837     25.25%     99.34% # Class of executed instruction
system.cpu23.op_class::MemWrite                   467      0.66%    100.00% # Class of executed instruction
system.cpu23.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::total                    70654                       # Class of executed instruction
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                         227503                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.committedInsts                     70059                       # Number of instructions committed
system.cpu24.committedOps                       70477                       # Number of ops (including micro ops) committed
system.cpu24.num_int_alu_accesses               64470                       # Number of integer alu accesses
system.cpu24.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu24.num_func_calls                        79                       # number of times a function call or return occured
system.cpu24.num_conditional_control_insts         5983                       # number of instructions that are conditional controls
system.cpu24.num_int_insts                      64470                       # number of integer instructions
system.cpu24.num_fp_insts                           0                       # number of float instructions
system.cpu24.num_int_register_reads            132805                       # number of times the integer registers were read
system.cpu24.num_int_register_writes            61326                       # number of times the integer registers were written
system.cpu24.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu24.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu24.num_cc_register_reads             211458                       # number of times the CC registers were read
system.cpu24.num_cc_register_writes             35526                       # number of times the CC registers were written
system.cpu24.num_mem_refs                       18261                       # number of memory refs
system.cpu24.num_load_insts                     17810                       # Number of load instructions
system.cpu24.num_store_insts                      451                       # Number of store instructions
system.cpu24.num_idle_cycles             157017.690798                       # Number of idle cycles
system.cpu24.num_busy_cycles             70485.309202                       # Number of busy cycles
system.cpu24.not_idle_fraction               0.309821                       # Percentage of non-idle cycles
system.cpu24.idle_fraction                   0.690179                       # Percentage of idle cycles
system.cpu24.Branches                            6070                       # Number of branches fetched
system.cpu24.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu24.op_class::IntAlu                   39934     56.66%     56.66% # Class of executed instruction
system.cpu24.op_class::IntMult                  12291     17.44%     74.09% # Class of executed instruction
system.cpu24.op_class::IntDiv                       0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatAdd                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatCmp                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatCvt                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatMult                    0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatDiv                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::FloatSqrt                    0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdAdd                      0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdAddAcc                   0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdAlu                      0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdCmp                      0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdCvt                      0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdMisc                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdMult                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdMultAcc                  0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdShift                    0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdShiftAcc                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdSqrt                     0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatAdd                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatAlu                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatCmp                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatCvt                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatDiv                 0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatMisc                0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatMult                0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatMultAcc             0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::SimdFloatSqrt                0      0.00%     74.09% # Class of executed instruction
system.cpu24.op_class::MemRead                  17810     25.27%     99.36% # Class of executed instruction
system.cpu24.op_class::MemWrite                   451      0.64%    100.00% # Class of executed instruction
system.cpu24.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::total                    70486                       # Class of executed instruction
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                         227503                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.committedInsts                     69891                       # Number of instructions committed
system.cpu25.committedOps                       70309                       # Number of ops (including micro ops) committed
system.cpu25.num_int_alu_accesses               64350                       # Number of integer alu accesses
system.cpu25.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu25.num_func_calls                        79                       # number of times a function call or return occured
system.cpu25.num_conditional_control_insts         5936                       # number of instructions that are conditional controls
system.cpu25.num_int_insts                      64350                       # number of integer instructions
system.cpu25.num_fp_insts                           0                       # number of float instructions
system.cpu25.num_int_register_reads            132542                       # number of times the integer registers were read
system.cpu25.num_int_register_writes            61292                       # number of times the integer registers were written
system.cpu25.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu25.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu25.num_cc_register_reads             210954                       # number of times the CC registers were read
system.cpu25.num_cc_register_writes             35151                       # number of times the CC registers were written
system.cpu25.num_mem_refs                       18277                       # number of memory refs
system.cpu25.num_load_insts                     17797                       # Number of load instructions
system.cpu25.num_store_insts                      480                       # Number of store instructions
system.cpu25.num_idle_cycles             157185.691535                       # Number of idle cycles
system.cpu25.num_busy_cycles             70317.308465                       # Number of busy cycles
system.cpu25.not_idle_fraction               0.309083                       # Percentage of non-idle cycles
system.cpu25.idle_fraction                   0.690917                       # Percentage of idle cycles
system.cpu25.Branches                            6022                       # Number of branches fetched
system.cpu25.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu25.op_class::IntAlu                   39750     56.53%     56.53% # Class of executed instruction
system.cpu25.op_class::IntMult                  12291     17.48%     74.01% # Class of executed instruction
system.cpu25.op_class::IntDiv                       0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatAdd                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatCmp                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatCvt                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatMult                    0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatDiv                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::FloatSqrt                    0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdAdd                      0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdAddAcc                   0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdAlu                      0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdCmp                      0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdCvt                      0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdMisc                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdMult                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdMultAcc                  0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdShift                    0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdShiftAcc                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdSqrt                     0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatAdd                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatAlu                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatCmp                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatCvt                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatDiv                 0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatMisc                0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatMult                0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatMultAcc             0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::SimdFloatSqrt                0      0.00%     74.01% # Class of executed instruction
system.cpu25.op_class::MemRead                  17797     25.31%     99.32% # Class of executed instruction
system.cpu25.op_class::MemWrite                   480      0.68%    100.00% # Class of executed instruction
system.cpu25.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::total                    70318                       # Class of executed instruction
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                         227503                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.committedInsts                     69727                       # Number of instructions committed
system.cpu26.committedOps                       70141                       # Number of ops (including micro ops) committed
system.cpu26.num_int_alu_accesses               64218                       # Number of integer alu accesses
system.cpu26.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu26.num_func_calls                        79                       # number of times a function call or return occured
system.cpu26.num_conditional_control_insts         5900                       # number of instructions that are conditional controls
system.cpu26.num_int_insts                      64218                       # number of integer instructions
system.cpu26.num_fp_insts                           0                       # number of float instructions
system.cpu26.num_int_register_reads            132294                       # number of times the integer registers were read
system.cpu26.num_int_register_writes            61210                       # number of times the integer registers were written
system.cpu26.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu26.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu26.num_cc_register_reads             210450                       # number of times the CC registers were read
system.cpu26.num_cc_register_writes             34977                       # number of times the CC registers were written
system.cpu26.num_mem_refs                       18231                       # number of memory refs
system.cpu26.num_load_insts                     17769                       # Number of load instructions
system.cpu26.num_store_insts                      462                       # Number of store instructions
system.cpu26.num_idle_cycles             157353.692272                       # Number of idle cycles
system.cpu26.num_busy_cycles             70149.307728                       # Number of busy cycles
system.cpu26.not_idle_fraction               0.308345                       # Percentage of non-idle cycles
system.cpu26.idle_fraction                   0.691655                       # Percentage of idle cycles
system.cpu26.Branches                            5986                       # Number of branches fetched
system.cpu26.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu26.op_class::IntAlu                   39628     56.49%     56.49% # Class of executed instruction
system.cpu26.op_class::IntMult                  12291     17.52%     74.01% # Class of executed instruction
system.cpu26.op_class::IntDiv                       0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatAdd                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatCmp                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatCvt                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatMult                    0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatDiv                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::FloatSqrt                    0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdAdd                      0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdAddAcc                   0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdAlu                      0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdCmp                      0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdCvt                      0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdMisc                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdMult                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdMultAcc                  0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdShift                    0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdShiftAcc                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdSqrt                     0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatAdd                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatAlu                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatCmp                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatCvt                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatDiv                 0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatMisc                0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatMult                0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatMultAcc             0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::SimdFloatSqrt                0      0.00%     74.01% # Class of executed instruction
system.cpu26.op_class::MemRead                  17769     25.33%     99.34% # Class of executed instruction
system.cpu26.op_class::MemWrite                   462      0.66%    100.00% # Class of executed instruction
system.cpu26.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::total                    70150                       # Class of executed instruction
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                         227503                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.committedInsts                     69585                       # Number of instructions committed
system.cpu27.committedOps                       69974                       # Number of ops (including micro ops) committed
system.cpu27.num_int_alu_accesses               64082                       # Number of integer alu accesses
system.cpu27.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu27.num_func_calls                        73                       # number of times a function call or return occured
system.cpu27.num_conditional_control_insts         5869                       # number of instructions that are conditional controls
system.cpu27.num_int_insts                      64082                       # number of integer instructions
system.cpu27.num_fp_insts                           0                       # number of float instructions
system.cpu27.num_int_register_reads            132035                       # number of times the integer registers were read
system.cpu27.num_int_register_writes            61128                       # number of times the integer registers were written
system.cpu27.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu27.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu27.num_cc_register_reads             209946                       # number of times the CC registers were read
system.cpu27.num_cc_register_writes             34788                       # number of times the CC registers were written
system.cpu27.num_mem_refs                       18196                       # number of memory refs
system.cpu27.num_load_insts                     17743                       # Number of load instructions
system.cpu27.num_store_insts                      453                       # Number of store instructions
system.cpu27.num_idle_cycles             157521.693009                       # Number of idle cycles
system.cpu27.num_busy_cycles             69981.306991                       # Number of busy cycles
system.cpu27.not_idle_fraction               0.307606                       # Percentage of non-idle cycles
system.cpu27.idle_fraction                   0.692394                       # Percentage of idle cycles
system.cpu27.Branches                            5950                       # Number of branches fetched
system.cpu27.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu27.op_class::IntAlu                   39495     56.44%     56.44% # Class of executed instruction
system.cpu27.op_class::IntMult                  12291     17.56%     74.00% # Class of executed instruction
system.cpu27.op_class::IntDiv                       0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatAdd                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatCmp                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatCvt                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatMult                    0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatDiv                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::FloatSqrt                    0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdAdd                      0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdAddAcc                   0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdAlu                      0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdCmp                      0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdCvt                      0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdMisc                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdMult                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdMultAcc                  0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdShift                    0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdShiftAcc                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdSqrt                     0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatAdd                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatAlu                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatCmp                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatCvt                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatDiv                 0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMisc                0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMult                0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatMultAcc             0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::SimdFloatSqrt                0      0.00%     74.00% # Class of executed instruction
system.cpu27.op_class::MemRead                  17743     25.35%     99.35% # Class of executed instruction
system.cpu27.op_class::MemWrite                   453      0.65%    100.00% # Class of executed instruction
system.cpu27.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::total                    69982                       # Class of executed instruction
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                         227503                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.committedInsts                     69417                       # Number of instructions committed
system.cpu28.committedOps                       69806                       # Number of ops (including micro ops) committed
system.cpu28.num_int_alu_accesses               63954                       # Number of integer alu accesses
system.cpu28.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu28.num_func_calls                        73                       # number of times a function call or return occured
system.cpu28.num_conditional_control_insts         5829                       # number of instructions that are conditional controls
system.cpu28.num_int_insts                      63954                       # number of integer instructions
system.cpu28.num_fp_insts                           0                       # number of float instructions
system.cpu28.num_int_register_reads            131789                       # number of times the integer registers were read
system.cpu28.num_int_register_writes            61054                       # number of times the integer registers were written
system.cpu28.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu28.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu28.num_cc_register_reads             209442                       # number of times the CC registers were read
system.cpu28.num_cc_register_writes             34581                       # number of times the CC registers were written
system.cpu28.num_mem_refs                       18162                       # number of memory refs
system.cpu28.num_load_insts                     17719                       # Number of load instructions
system.cpu28.num_store_insts                      443                       # Number of store instructions
system.cpu28.num_idle_cycles             157689.693746                       # Number of idle cycles
system.cpu28.num_busy_cycles             69813.306254                       # Number of busy cycles
system.cpu28.not_idle_fraction               0.306868                       # Percentage of non-idle cycles
system.cpu28.idle_fraction                   0.693132                       # Percentage of idle cycles
system.cpu28.Branches                            5910                       # Number of branches fetched
system.cpu28.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu28.op_class::IntAlu                   39361     56.38%     56.38% # Class of executed instruction
system.cpu28.op_class::IntMult                  12291     17.61%     73.99% # Class of executed instruction
system.cpu28.op_class::IntDiv                       0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatAdd                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatCmp                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatCvt                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatMult                    0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatDiv                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::FloatSqrt                    0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdAdd                      0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdAddAcc                   0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdAlu                      0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdCmp                      0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdCvt                      0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdMisc                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdMult                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdMultAcc                  0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdShift                    0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdShiftAcc                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdSqrt                     0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatAdd                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatAlu                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatCmp                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatCvt                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatDiv                 0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatMisc                0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatMult                0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatMultAcc             0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::SimdFloatSqrt                0      0.00%     73.99% # Class of executed instruction
system.cpu28.op_class::MemRead                  17719     25.38%     99.37% # Class of executed instruction
system.cpu28.op_class::MemWrite                   443      0.63%    100.00% # Class of executed instruction
system.cpu28.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::total                    69814                       # Class of executed instruction
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                         227503                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.committedInsts                     69249                       # Number of instructions committed
system.cpu29.committedOps                       69638                       # Number of ops (including micro ops) committed
system.cpu29.num_int_alu_accesses               63830                       # Number of integer alu accesses
system.cpu29.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu29.num_func_calls                        73                       # number of times a function call or return occured
system.cpu29.num_conditional_control_insts         5785                       # number of instructions that are conditional controls
system.cpu29.num_int_insts                      63830                       # number of integer instructions
system.cpu29.num_fp_insts                           0                       # number of float instructions
system.cpu29.num_int_register_reads            131533                       # number of times the integer registers were read
system.cpu29.num_int_register_writes            61000                       # number of times the integer registers were written
system.cpu29.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu29.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu29.num_cc_register_reads             208938                       # number of times the CC registers were read
system.cpu29.num_cc_register_writes             34293                       # number of times the CC registers were written
system.cpu29.num_mem_refs                       18152                       # number of memory refs
system.cpu29.num_load_insts                     17701                       # Number of load instructions
system.cpu29.num_store_insts                      451                       # Number of store instructions
system.cpu29.num_idle_cycles             157857.694483                       # Number of idle cycles
system.cpu29.num_busy_cycles             69645.305517                       # Number of busy cycles
system.cpu29.not_idle_fraction               0.306129                       # Percentage of non-idle cycles
system.cpu29.idle_fraction                   0.693871                       # Percentage of idle cycles
system.cpu29.Branches                            5866                       # Number of branches fetched
system.cpu29.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu29.op_class::IntAlu                   39203     56.29%     56.29% # Class of executed instruction
system.cpu29.op_class::IntMult                  12291     17.65%     73.94% # Class of executed instruction
system.cpu29.op_class::IntDiv                       0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatAdd                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatCmp                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatCvt                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatMult                    0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatDiv                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::FloatSqrt                    0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdAdd                      0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdAddAcc                   0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdAlu                      0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdCmp                      0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdCvt                      0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdMisc                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdMult                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdMultAcc                  0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdShift                    0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdShiftAcc                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdSqrt                     0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatAdd                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatAlu                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatCmp                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatCvt                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatDiv                 0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatMisc                0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatMult                0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatMultAcc             0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::SimdFloatSqrt                0      0.00%     73.94% # Class of executed instruction
system.cpu29.op_class::MemRead                  17701     25.42%     99.35% # Class of executed instruction
system.cpu29.op_class::MemWrite                   451      0.65%    100.00% # Class of executed instruction
system.cpu29.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::total                    69646                       # Class of executed instruction
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                         227503                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.committedInsts                     69081                       # Number of instructions committed
system.cpu30.committedOps                       69470                       # Number of ops (including micro ops) committed
system.cpu30.num_int_alu_accesses               63698                       # Number of integer alu accesses
system.cpu30.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu30.num_func_calls                        73                       # number of times a function call or return occured
system.cpu30.num_conditional_control_insts         5749                       # number of instructions that are conditional controls
system.cpu30.num_int_insts                      63698                       # number of integer instructions
system.cpu30.num_fp_insts                           0                       # number of float instructions
system.cpu30.num_int_register_reads            131290                       # number of times the integer registers were read
system.cpu30.num_int_register_writes            60913                       # number of times the integer registers were written
system.cpu30.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu30.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu30.num_cc_register_reads             208434                       # number of times the CC registers were read
system.cpu30.num_cc_register_writes             34134                       # number of times the CC registers were written
system.cpu30.num_mem_refs                       18102                       # number of memory refs
system.cpu30.num_load_insts                     17672                       # Number of load instructions
system.cpu30.num_store_insts                      430                       # Number of store instructions
system.cpu30.num_idle_cycles             158025.695220                       # Number of idle cycles
system.cpu30.num_busy_cycles             69477.304780                       # Number of busy cycles
system.cpu30.not_idle_fraction               0.305391                       # Percentage of non-idle cycles
system.cpu30.idle_fraction                   0.694609                       # Percentage of idle cycles
system.cpu30.Branches                            5830                       # Number of branches fetched
system.cpu30.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu30.op_class::IntAlu                   39085     56.26%     56.26% # Class of executed instruction
system.cpu30.op_class::IntMult                  12291     17.69%     73.95% # Class of executed instruction
system.cpu30.op_class::IntDiv                       0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatAdd                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatCmp                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatCvt                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatMult                    0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatDiv                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::FloatSqrt                    0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdAdd                      0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdAddAcc                   0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdAlu                      0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdCmp                      0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdCvt                      0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdMisc                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdMult                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdMultAcc                  0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdShift                    0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdShiftAcc                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdSqrt                     0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatAdd                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatAlu                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatCmp                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatCvt                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatDiv                 0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatMisc                0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatMult                0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatMultAcc             0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::SimdFloatSqrt                0      0.00%     73.95% # Class of executed instruction
system.cpu30.op_class::MemRead                  17672     25.44%     99.38% # Class of executed instruction
system.cpu30.op_class::MemWrite                   430      0.62%    100.00% # Class of executed instruction
system.cpu30.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::total                    69478                       # Class of executed instruction
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                         227503                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.committedInsts                     68913                       # Number of instructions committed
system.cpu31.committedOps                       69302                       # Number of ops (including micro ops) committed
system.cpu31.num_int_alu_accesses               63571                       # Number of integer alu accesses
system.cpu31.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu31.num_func_calls                        73                       # number of times a function call or return occured
system.cpu31.num_conditional_control_insts         5708                       # number of instructions that are conditional controls
system.cpu31.num_int_insts                      63571                       # number of integer instructions
system.cpu31.num_fp_insts                           0                       # number of float instructions
system.cpu31.num_int_register_reads            131042                       # number of times the integer registers were read
system.cpu31.num_int_register_writes            60844                       # number of times the integer registers were written
system.cpu31.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu31.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu31.num_cc_register_reads             207930                       # number of times the CC registers were read
system.cpu31.num_cc_register_writes             33909                       # number of times the CC registers were written
system.cpu31.num_mem_refs                       18073                       # number of memory refs
system.cpu31.num_load_insts                     17649                       # Number of load instructions
system.cpu31.num_store_insts                      424                       # Number of store instructions
system.cpu31.num_idle_cycles             158193.695957                       # Number of idle cycles
system.cpu31.num_busy_cycles             69309.304043                       # Number of busy cycles
system.cpu31.not_idle_fraction               0.304652                       # Percentage of non-idle cycles
system.cpu31.idle_fraction                   0.695348                       # Percentage of idle cycles
system.cpu31.Branches                            5789                       # Number of branches fetched
system.cpu31.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu31.op_class::IntAlu                   38946     56.19%     56.19% # Class of executed instruction
system.cpu31.op_class::IntMult                  12291     17.73%     73.92% # Class of executed instruction
system.cpu31.op_class::IntDiv                       0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatAdd                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatCmp                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatCvt                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatMult                    0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatDiv                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::FloatSqrt                    0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdAdd                      0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdAddAcc                   0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdAlu                      0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdCmp                      0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdCvt                      0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdMisc                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdMult                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdMultAcc                  0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdShift                    0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdShiftAcc                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdSqrt                     0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatAdd                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatAlu                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatCmp                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatCvt                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatDiv                 0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatMisc                0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatMult                0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatMultAcc             0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::SimdFloatSqrt                0      0.00%     73.92% # Class of executed instruction
system.cpu31.op_class::MemRead                  17649     25.46%     99.39% # Class of executed instruction
system.cpu31.op_class::MemWrite                   424      0.61%    100.00% # Class of executed instruction
system.cpu31.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::total                    69310                       # Class of executed instruction
system.cpu32.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.inst_hits                          0                       # ITB inst hits
system.cpu32.dtb.inst_misses                        0                       # ITB inst misses
system.cpu32.dtb.read_hits                          0                       # DTB read hits
system.cpu32.dtb.read_misses                        0                       # DTB read misses
system.cpu32.dtb.write_hits                         0                       # DTB write hits
system.cpu32.dtb.write_misses                       0                       # DTB write misses
system.cpu32.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu32.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu32.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.read_accesses                      0                       # DTB read accesses
system.cpu32.dtb.write_accesses                     0                       # DTB write accesses
system.cpu32.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu32.dtb.hits                               0                       # DTB hits
system.cpu32.dtb.misses                             0                       # DTB misses
system.cpu32.dtb.accesses                           0                       # DTB accesses
system.cpu32.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.itb.walker.walks                       0                       # Table walker walks requested
system.cpu32.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.inst_hits                          0                       # ITB inst hits
system.cpu32.itb.inst_misses                        0                       # ITB inst misses
system.cpu32.itb.read_hits                          0                       # DTB read hits
system.cpu32.itb.read_misses                        0                       # DTB read misses
system.cpu32.itb.write_hits                         0                       # DTB write hits
system.cpu32.itb.write_misses                       0                       # DTB write misses
system.cpu32.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu32.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu32.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu32.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu32.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu32.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.read_accesses                      0                       # DTB read accesses
system.cpu32.itb.write_accesses                     0                       # DTB write accesses
system.cpu32.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu32.itb.hits                               0                       # DTB hits
system.cpu32.itb.misses                             0                       # DTB misses
system.cpu32.itb.accesses                           0                       # DTB accesses
system.cpu32.numCycles                         227503                       # number of cpu cycles simulated
system.cpu32.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu32.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu32.committedInsts                     68775                       # Number of instructions committed
system.cpu32.committedOps                       69135                       # Number of ops (including micro ops) committed
system.cpu32.num_int_alu_accesses               63442                       # Number of integer alu accesses
system.cpu32.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu32.num_func_calls                        67                       # number of times a function call or return occured
system.cpu32.num_conditional_control_insts         5671                       # number of instructions that are conditional controls
system.cpu32.num_int_insts                      63442                       # number of integer instructions
system.cpu32.num_fp_insts                           0                       # number of float instructions
system.cpu32.num_int_register_reads            130763                       # number of times the integer registers were read
system.cpu32.num_int_register_writes            60803                       # number of times the integer registers were written
system.cpu32.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu32.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu32.num_cc_register_reads             207426                       # number of times the CC registers were read
system.cpu32.num_cc_register_writes             33555                       # number of times the CC registers were written
system.cpu32.num_mem_refs                       18087                       # number of memory refs
system.cpu32.num_load_insts                     17634                       # Number of load instructions
system.cpu32.num_store_insts                      453                       # Number of store instructions
system.cpu32.num_idle_cycles             158361.696694                       # Number of idle cycles
system.cpu32.num_busy_cycles             69141.303306                       # Number of busy cycles
system.cpu32.not_idle_fraction               0.303914                       # Percentage of non-idle cycles
system.cpu32.idle_fraction                   0.696086                       # Percentage of idle cycles
system.cpu32.Branches                            5746                       # Number of branches fetched
system.cpu32.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu32.op_class::IntAlu                   38764     56.06%     56.06% # Class of executed instruction
system.cpu32.op_class::IntMult                  12291     17.78%     73.84% # Class of executed instruction
system.cpu32.op_class::IntDiv                       0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatAdd                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatCmp                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatCvt                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatMult                    0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatDiv                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::FloatSqrt                    0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdAdd                      0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdAddAcc                   0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdAlu                      0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdCmp                      0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdCvt                      0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdMisc                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdMult                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdMultAcc                  0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdShift                    0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdShiftAcc                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdSqrt                     0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatAdd                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatAlu                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatCmp                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatCvt                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatDiv                 0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatMisc                0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatMult                0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatMultAcc             0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::SimdFloatSqrt                0      0.00%     73.84% # Class of executed instruction
system.cpu32.op_class::MemRead                  17634     25.50%     99.34% # Class of executed instruction
system.cpu32.op_class::MemWrite                   453      0.66%    100.00% # Class of executed instruction
system.cpu32.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::total                    69142                       # Class of executed instruction
system.cpu33.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.inst_hits                          0                       # ITB inst hits
system.cpu33.dtb.inst_misses                        0                       # ITB inst misses
system.cpu33.dtb.read_hits                          0                       # DTB read hits
system.cpu33.dtb.read_misses                        0                       # DTB read misses
system.cpu33.dtb.write_hits                         0                       # DTB write hits
system.cpu33.dtb.write_misses                       0                       # DTB write misses
system.cpu33.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu33.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu33.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.read_accesses                      0                       # DTB read accesses
system.cpu33.dtb.write_accesses                     0                       # DTB write accesses
system.cpu33.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu33.dtb.hits                               0                       # DTB hits
system.cpu33.dtb.misses                             0                       # DTB misses
system.cpu33.dtb.accesses                           0                       # DTB accesses
system.cpu33.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.itb.walker.walks                       0                       # Table walker walks requested
system.cpu33.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.inst_hits                          0                       # ITB inst hits
system.cpu33.itb.inst_misses                        0                       # ITB inst misses
system.cpu33.itb.read_hits                          0                       # DTB read hits
system.cpu33.itb.read_misses                        0                       # DTB read misses
system.cpu33.itb.write_hits                         0                       # DTB write hits
system.cpu33.itb.write_misses                       0                       # DTB write misses
system.cpu33.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu33.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu33.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu33.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu33.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu33.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.read_accesses                      0                       # DTB read accesses
system.cpu33.itb.write_accesses                     0                       # DTB write accesses
system.cpu33.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu33.itb.hits                               0                       # DTB hits
system.cpu33.itb.misses                             0                       # DTB misses
system.cpu33.itb.accesses                           0                       # DTB accesses
system.cpu33.numCycles                         227503                       # number of cpu cycles simulated
system.cpu33.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu33.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu33.committedInsts                     68607                       # Number of instructions committed
system.cpu33.committedOps                       68967                       # Number of ops (including micro ops) committed
system.cpu33.num_int_alu_accesses               63315                       # Number of integer alu accesses
system.cpu33.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu33.num_func_calls                        67                       # number of times a function call or return occured
system.cpu33.num_conditional_control_insts         5630                       # number of instructions that are conditional controls
system.cpu33.num_int_insts                      63315                       # number of integer instructions
system.cpu33.num_fp_insts                           0                       # number of float instructions
system.cpu33.num_int_register_reads            130513                       # number of times the integer registers were read
system.cpu33.num_int_register_writes            60735                       # number of times the integer registers were written
system.cpu33.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu33.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu33.num_cc_register_reads             206922                       # number of times the CC registers were read
system.cpu33.num_cc_register_writes             33321                       # number of times the CC registers were written
system.cpu33.num_mem_refs                       18060                       # number of memory refs
system.cpu33.num_load_insts                     17611                       # Number of load instructions
system.cpu33.num_store_insts                      449                       # Number of store instructions
system.cpu33.num_idle_cycles             158529.697431                       # Number of idle cycles
system.cpu33.num_busy_cycles             68973.302569                       # Number of busy cycles
system.cpu33.not_idle_fraction               0.303175                       # Percentage of non-idle cycles
system.cpu33.idle_fraction                   0.696825                       # Percentage of idle cycles
system.cpu33.Branches                            5705                       # Number of branches fetched
system.cpu33.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu33.op_class::IntAlu                   38623     56.00%     56.00% # Class of executed instruction
system.cpu33.op_class::IntMult                  12291     17.82%     73.82% # Class of executed instruction
system.cpu33.op_class::IntDiv                       0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatAdd                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatCmp                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatCvt                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatMult                    0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatDiv                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::FloatSqrt                    0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdAdd                      0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdAddAcc                   0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdAlu                      0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdCmp                      0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdCvt                      0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdMisc                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdMult                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdMultAcc                  0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdShift                    0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdShiftAcc                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdSqrt                     0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatAdd                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatAlu                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatCmp                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatCvt                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatDiv                 0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatMisc                0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatMult                0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatMultAcc             0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::SimdFloatSqrt                0      0.00%     73.82% # Class of executed instruction
system.cpu33.op_class::MemRead                  17611     25.53%     99.35% # Class of executed instruction
system.cpu33.op_class::MemWrite                   449      0.65%    100.00% # Class of executed instruction
system.cpu33.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::total                    68974                       # Class of executed instruction
system.cpu34.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.inst_hits                          0                       # ITB inst hits
system.cpu34.dtb.inst_misses                        0                       # ITB inst misses
system.cpu34.dtb.read_hits                          0                       # DTB read hits
system.cpu34.dtb.read_misses                        0                       # DTB read misses
system.cpu34.dtb.write_hits                         0                       # DTB write hits
system.cpu34.dtb.write_misses                       0                       # DTB write misses
system.cpu34.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu34.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu34.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.read_accesses                      0                       # DTB read accesses
system.cpu34.dtb.write_accesses                     0                       # DTB write accesses
system.cpu34.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu34.dtb.hits                               0                       # DTB hits
system.cpu34.dtb.misses                             0                       # DTB misses
system.cpu34.dtb.accesses                           0                       # DTB accesses
system.cpu34.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.itb.walker.walks                       0                       # Table walker walks requested
system.cpu34.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.inst_hits                          0                       # ITB inst hits
system.cpu34.itb.inst_misses                        0                       # ITB inst misses
system.cpu34.itb.read_hits                          0                       # DTB read hits
system.cpu34.itb.read_misses                        0                       # DTB read misses
system.cpu34.itb.write_hits                         0                       # DTB write hits
system.cpu34.itb.write_misses                       0                       # DTB write misses
system.cpu34.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu34.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu34.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu34.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu34.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu34.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.read_accesses                      0                       # DTB read accesses
system.cpu34.itb.write_accesses                     0                       # DTB write accesses
system.cpu34.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu34.itb.hits                               0                       # DTB hits
system.cpu34.itb.misses                             0                       # DTB misses
system.cpu34.itb.accesses                           0                       # DTB accesses
system.cpu34.numCycles                         227503                       # number of cpu cycles simulated
system.cpu34.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu34.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu34.committedInsts                     68439                       # Number of instructions committed
system.cpu34.committedOps                       68799                       # Number of ops (including micro ops) committed
system.cpu34.num_int_alu_accesses               63188                       # Number of integer alu accesses
system.cpu34.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu34.num_func_calls                        67                       # number of times a function call or return occured
system.cpu34.num_conditional_control_insts         5589                       # number of instructions that are conditional controls
system.cpu34.num_int_insts                      63188                       # number of integer instructions
system.cpu34.num_fp_insts                           0                       # number of float instructions
system.cpu34.num_int_register_reads            130263                       # number of times the integer registers were read
system.cpu34.num_int_register_writes            60668                       # number of times the integer registers were written
system.cpu34.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu34.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu34.num_cc_register_reads             206418                       # number of times the CC registers were read
system.cpu34.num_cc_register_writes             33087                       # number of times the CC registers were written
system.cpu34.num_mem_refs                       18034                       # number of memory refs
system.cpu34.num_load_insts                     17589                       # Number of load instructions
system.cpu34.num_store_insts                      445                       # Number of store instructions
system.cpu34.num_idle_cycles             158697.698168                       # Number of idle cycles
system.cpu34.num_busy_cycles             68805.301832                       # Number of busy cycles
system.cpu34.not_idle_fraction               0.302437                       # Percentage of non-idle cycles
system.cpu34.idle_fraction                   0.697563                       # Percentage of idle cycles
system.cpu34.Branches                            5664                       # Number of branches fetched
system.cpu34.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu34.op_class::IntAlu                   38481     55.93%     55.93% # Class of executed instruction
system.cpu34.op_class::IntMult                  12291     17.86%     73.79% # Class of executed instruction
system.cpu34.op_class::IntDiv                       0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatAdd                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatCmp                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatCvt                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatMult                    0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatDiv                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::FloatSqrt                    0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdAdd                      0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdAddAcc                   0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdAlu                      0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdCmp                      0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdCvt                      0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdMisc                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdMult                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdMultAcc                  0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdShift                    0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdShiftAcc                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdSqrt                     0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatAdd                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatAlu                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatCmp                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatCvt                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatDiv                 0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatMisc                0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatMult                0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatMultAcc             0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::SimdFloatSqrt                0      0.00%     73.79% # Class of executed instruction
system.cpu34.op_class::MemRead                  17589     25.56%     99.35% # Class of executed instruction
system.cpu34.op_class::MemWrite                   445      0.65%    100.00% # Class of executed instruction
system.cpu34.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::total                    68806                       # Class of executed instruction
system.cpu35.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.inst_hits                          0                       # ITB inst hits
system.cpu35.dtb.inst_misses                        0                       # ITB inst misses
system.cpu35.dtb.read_hits                          0                       # DTB read hits
system.cpu35.dtb.read_misses                        0                       # DTB read misses
system.cpu35.dtb.write_hits                         0                       # DTB write hits
system.cpu35.dtb.write_misses                       0                       # DTB write misses
system.cpu35.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu35.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu35.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.read_accesses                      0                       # DTB read accesses
system.cpu35.dtb.write_accesses                     0                       # DTB write accesses
system.cpu35.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu35.dtb.hits                               0                       # DTB hits
system.cpu35.dtb.misses                             0                       # DTB misses
system.cpu35.dtb.accesses                           0                       # DTB accesses
system.cpu35.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.itb.walker.walks                       0                       # Table walker walks requested
system.cpu35.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.inst_hits                          0                       # ITB inst hits
system.cpu35.itb.inst_misses                        0                       # ITB inst misses
system.cpu35.itb.read_hits                          0                       # DTB read hits
system.cpu35.itb.read_misses                        0                       # DTB read misses
system.cpu35.itb.write_hits                         0                       # DTB write hits
system.cpu35.itb.write_misses                       0                       # DTB write misses
system.cpu35.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu35.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu35.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu35.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu35.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu35.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.read_accesses                      0                       # DTB read accesses
system.cpu35.itb.write_accesses                     0                       # DTB write accesses
system.cpu35.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu35.itb.hits                               0                       # DTB hits
system.cpu35.itb.misses                             0                       # DTB misses
system.cpu35.itb.accesses                           0                       # DTB accesses
system.cpu35.numCycles                         227503                       # number of cpu cycles simulated
system.cpu35.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu35.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu35.committedInsts                     68271                       # Number of instructions committed
system.cpu35.committedOps                       68631                       # Number of ops (including micro ops) committed
system.cpu35.num_int_alu_accesses               63061                       # Number of integer alu accesses
system.cpu35.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu35.num_func_calls                        67                       # number of times a function call or return occured
system.cpu35.num_conditional_control_insts         5548                       # number of instructions that are conditional controls
system.cpu35.num_int_insts                      63061                       # number of integer instructions
system.cpu35.num_fp_insts                           0                       # number of float instructions
system.cpu35.num_int_register_reads            130012                       # number of times the integer registers were read
system.cpu35.num_int_register_writes            60601                       # number of times the integer registers were written
system.cpu35.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu35.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu35.num_cc_register_reads             205914                       # number of times the CC registers were read
system.cpu35.num_cc_register_writes             32847                       # number of times the CC registers were written
system.cpu35.num_mem_refs                       18009                       # number of memory refs
system.cpu35.num_load_insts                     17567                       # Number of load instructions
system.cpu35.num_store_insts                      442                       # Number of store instructions
system.cpu35.num_idle_cycles             158865.698905                       # Number of idle cycles
system.cpu35.num_busy_cycles             68637.301095                       # Number of busy cycles
system.cpu35.not_idle_fraction               0.301698                       # Percentage of non-idle cycles
system.cpu35.idle_fraction                   0.698302                       # Percentage of idle cycles
system.cpu35.Branches                            5623                       # Number of branches fetched
system.cpu35.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu35.op_class::IntAlu                   38338     55.86%     55.86% # Class of executed instruction
system.cpu35.op_class::IntMult                  12291     17.91%     73.76% # Class of executed instruction
system.cpu35.op_class::IntDiv                       0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatAdd                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatCmp                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatCvt                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatMult                    0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatDiv                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::FloatSqrt                    0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdAdd                      0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdAddAcc                   0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdAlu                      0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdCmp                      0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdCvt                      0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdMisc                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdMult                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdMultAcc                  0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdShift                    0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdShiftAcc                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdSqrt                     0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatAdd                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatAlu                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatCmp                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatCvt                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatDiv                 0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatMisc                0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatMult                0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatMultAcc             0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::SimdFloatSqrt                0      0.00%     73.76% # Class of executed instruction
system.cpu35.op_class::MemRead                  17567     25.59%     99.36% # Class of executed instruction
system.cpu35.op_class::MemWrite                   442      0.64%    100.00% # Class of executed instruction
system.cpu35.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::total                    68638                       # Class of executed instruction
system.cpu36.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.inst_hits                          0                       # ITB inst hits
system.cpu36.dtb.inst_misses                        0                       # ITB inst misses
system.cpu36.dtb.read_hits                          0                       # DTB read hits
system.cpu36.dtb.read_misses                        0                       # DTB read misses
system.cpu36.dtb.write_hits                         0                       # DTB write hits
system.cpu36.dtb.write_misses                       0                       # DTB write misses
system.cpu36.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu36.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu36.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.read_accesses                      0                       # DTB read accesses
system.cpu36.dtb.write_accesses                     0                       # DTB write accesses
system.cpu36.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu36.dtb.hits                               0                       # DTB hits
system.cpu36.dtb.misses                             0                       # DTB misses
system.cpu36.dtb.accesses                           0                       # DTB accesses
system.cpu36.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.itb.walker.walks                       0                       # Table walker walks requested
system.cpu36.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.inst_hits                          0                       # ITB inst hits
system.cpu36.itb.inst_misses                        0                       # ITB inst misses
system.cpu36.itb.read_hits                          0                       # DTB read hits
system.cpu36.itb.read_misses                        0                       # DTB read misses
system.cpu36.itb.write_hits                         0                       # DTB write hits
system.cpu36.itb.write_misses                       0                       # DTB write misses
system.cpu36.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu36.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu36.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu36.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu36.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu36.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.read_accesses                      0                       # DTB read accesses
system.cpu36.itb.write_accesses                     0                       # DTB write accesses
system.cpu36.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu36.itb.hits                               0                       # DTB hits
system.cpu36.itb.misses                             0                       # DTB misses
system.cpu36.itb.accesses                           0                       # DTB accesses
system.cpu36.numCycles                         227503                       # number of cpu cycles simulated
system.cpu36.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu36.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu36.committedInsts                     68108                       # Number of instructions committed
system.cpu36.committedOps                       68463                       # Number of ops (including micro ops) committed
system.cpu36.num_int_alu_accesses               62936                       # Number of integer alu accesses
system.cpu36.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu36.num_func_calls                        65                       # number of times a function call or return occured
system.cpu36.num_conditional_control_insts         5507                       # number of instructions that are conditional controls
system.cpu36.num_int_insts                      62936                       # number of integer instructions
system.cpu36.num_fp_insts                           0                       # number of float instructions
system.cpu36.num_int_register_reads            129751                       # number of times the integer registers were read
system.cpu36.num_int_register_writes            60551                       # number of times the integer registers were written
system.cpu36.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu36.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu36.num_cc_register_reads             205410                       # number of times the CC registers were read
system.cpu36.num_cc_register_writes             32550                       # number of times the CC registers were written
system.cpu36.num_mem_refs                       18002                       # number of memory refs
system.cpu36.num_load_insts                     17547                       # Number of load instructions
system.cpu36.num_store_insts                      455                       # Number of store instructions
system.cpu36.num_idle_cycles             159033.699642                       # Number of idle cycles
system.cpu36.num_busy_cycles             68469.300358                       # Number of busy cycles
system.cpu36.not_idle_fraction               0.300960                       # Percentage of non-idle cycles
system.cpu36.idle_fraction                   0.699040                       # Percentage of idle cycles
system.cpu36.Branches                            5579                       # Number of branches fetched
system.cpu36.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu36.op_class::IntAlu                   38177     55.76%     55.76% # Class of executed instruction
system.cpu36.op_class::IntMult                  12291     17.95%     73.71% # Class of executed instruction
system.cpu36.op_class::IntDiv                       0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatAdd                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatCmp                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatCvt                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatMult                    0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatDiv                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::FloatSqrt                    0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdAdd                      0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdAddAcc                   0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdAlu                      0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdCmp                      0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdCvt                      0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdMisc                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdMult                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdMultAcc                  0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdShift                    0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdShiftAcc                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdSqrt                     0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatAdd                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatAlu                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatCmp                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatCvt                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatDiv                 0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatMisc                0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatMult                0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatMultAcc             0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::SimdFloatSqrt                0      0.00%     73.71% # Class of executed instruction
system.cpu36.op_class::MemRead                  17547     25.63%     99.34% # Class of executed instruction
system.cpu36.op_class::MemWrite                   455      0.66%    100.00% # Class of executed instruction
system.cpu36.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::total                    68470                       # Class of executed instruction
system.cpu37.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.inst_hits                          0                       # ITB inst hits
system.cpu37.dtb.inst_misses                        0                       # ITB inst misses
system.cpu37.dtb.read_hits                          0                       # DTB read hits
system.cpu37.dtb.read_misses                        0                       # DTB read misses
system.cpu37.dtb.write_hits                         0                       # DTB write hits
system.cpu37.dtb.write_misses                       0                       # DTB write misses
system.cpu37.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu37.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu37.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.read_accesses                      0                       # DTB read accesses
system.cpu37.dtb.write_accesses                     0                       # DTB write accesses
system.cpu37.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu37.dtb.hits                               0                       # DTB hits
system.cpu37.dtb.misses                             0                       # DTB misses
system.cpu37.dtb.accesses                           0                       # DTB accesses
system.cpu37.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.itb.walker.walks                       0                       # Table walker walks requested
system.cpu37.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.inst_hits                          0                       # ITB inst hits
system.cpu37.itb.inst_misses                        0                       # ITB inst misses
system.cpu37.itb.read_hits                          0                       # DTB read hits
system.cpu37.itb.read_misses                        0                       # DTB read misses
system.cpu37.itb.write_hits                         0                       # DTB write hits
system.cpu37.itb.write_misses                       0                       # DTB write misses
system.cpu37.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu37.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu37.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu37.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu37.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu37.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.read_accesses                      0                       # DTB read accesses
system.cpu37.itb.write_accesses                     0                       # DTB write accesses
system.cpu37.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu37.itb.hits                               0                       # DTB hits
system.cpu37.itb.misses                             0                       # DTB misses
system.cpu37.itb.accesses                           0                       # DTB accesses
system.cpu37.numCycles                         227503                       # number of cpu cycles simulated
system.cpu37.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu37.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu37.committedInsts                     67954                       # Number of instructions committed
system.cpu37.committedOps                       68295                       # Number of ops (including micro ops) committed
system.cpu37.num_int_alu_accesses               62800                       # Number of integer alu accesses
system.cpu37.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu37.num_func_calls                        63                       # number of times a function call or return occured
system.cpu37.num_conditional_control_insts         5477                       # number of instructions that are conditional controls
system.cpu37.num_int_insts                      62800                       # number of integer instructions
system.cpu37.num_fp_insts                           0                       # number of float instructions
system.cpu37.num_int_register_reads            129509                       # number of times the integer registers were read
system.cpu37.num_int_register_writes            60449                       # number of times the integer registers were written
system.cpu37.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu37.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu37.num_cc_register_reads             204906                       # number of times the CC registers were read
system.cpu37.num_cc_register_writes             32430                       # number of times the CC registers were written
system.cpu37.num_mem_refs                       17940                       # number of memory refs
system.cpu37.num_load_insts                     17508                       # Number of load instructions
system.cpu37.num_store_insts                      432                       # Number of store instructions
system.cpu37.num_idle_cycles             159201.700379                       # Number of idle cycles
system.cpu37.num_busy_cycles             68301.299621                       # Number of busy cycles
system.cpu37.not_idle_fraction               0.300222                       # Percentage of non-idle cycles
system.cpu37.idle_fraction                   0.699778                       # Percentage of idle cycles
system.cpu37.Branches                            5546                       # Number of branches fetched
system.cpu37.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu37.op_class::IntAlu                   38071     55.74%     55.74% # Class of executed instruction
system.cpu37.op_class::IntMult                  12291     18.00%     73.73% # Class of executed instruction
system.cpu37.op_class::IntDiv                       0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatAdd                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatCmp                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatCvt                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatMult                    0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatDiv                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::FloatSqrt                    0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdAdd                      0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdAddAcc                   0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdAlu                      0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdCmp                      0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdCvt                      0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdMisc                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdMult                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdMultAcc                  0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdShift                    0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdShiftAcc                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdSqrt                     0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatAdd                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatAlu                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatCmp                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatCvt                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatDiv                 0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatMisc                0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatMult                0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatMultAcc             0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::SimdFloatSqrt                0      0.00%     73.73% # Class of executed instruction
system.cpu37.op_class::MemRead                  17508     25.63%     99.37% # Class of executed instruction
system.cpu37.op_class::MemWrite                   432      0.63%    100.00% # Class of executed instruction
system.cpu37.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::total                    68302                       # Class of executed instruction
system.cpu38.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.inst_hits                          0                       # ITB inst hits
system.cpu38.dtb.inst_misses                        0                       # ITB inst misses
system.cpu38.dtb.read_hits                          0                       # DTB read hits
system.cpu38.dtb.read_misses                        0                       # DTB read misses
system.cpu38.dtb.write_hits                         0                       # DTB write hits
system.cpu38.dtb.write_misses                       0                       # DTB write misses
system.cpu38.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu38.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu38.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.read_accesses                      0                       # DTB read accesses
system.cpu38.dtb.write_accesses                     0                       # DTB write accesses
system.cpu38.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu38.dtb.hits                               0                       # DTB hits
system.cpu38.dtb.misses                             0                       # DTB misses
system.cpu38.dtb.accesses                           0                       # DTB accesses
system.cpu38.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.itb.walker.walks                       0                       # Table walker walks requested
system.cpu38.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.inst_hits                          0                       # ITB inst hits
system.cpu38.itb.inst_misses                        0                       # ITB inst misses
system.cpu38.itb.read_hits                          0                       # DTB read hits
system.cpu38.itb.read_misses                        0                       # DTB read misses
system.cpu38.itb.write_hits                         0                       # DTB write hits
system.cpu38.itb.write_misses                       0                       # DTB write misses
system.cpu38.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu38.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu38.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu38.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu38.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu38.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.read_accesses                      0                       # DTB read accesses
system.cpu38.itb.write_accesses                     0                       # DTB write accesses
system.cpu38.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu38.itb.hits                               0                       # DTB hits
system.cpu38.itb.misses                             0                       # DTB misses
system.cpu38.itb.accesses                           0                       # DTB accesses
system.cpu38.numCycles                         227503                       # number of cpu cycles simulated
system.cpu38.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu38.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu38.committedInsts                     67797                       # Number of instructions committed
system.cpu38.committedOps                       68128                       # Number of ops (including micro ops) committed
system.cpu38.num_int_alu_accesses               62664                       # Number of integer alu accesses
system.cpu38.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu38.num_func_calls                        61                       # number of times a function call or return occured
system.cpu38.num_conditional_control_insts         5443                       # number of instructions that are conditional controls
system.cpu38.num_int_insts                      62664                       # number of integer instructions
system.cpu38.num_fp_insts                           0                       # number of float instructions
system.cpu38.num_int_register_reads            129263                       # number of times the integer registers were read
system.cpu38.num_int_register_writes            60360                       # number of times the integer registers were written
system.cpu38.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu38.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu38.num_cc_register_reads             204402                       # number of times the CC registers were read
system.cpu38.num_cc_register_writes             32286                       # number of times the CC registers were written
system.cpu38.num_mem_refs                       17890                       # number of memory refs
system.cpu38.num_load_insts                     17485                       # Number of load instructions
system.cpu38.num_store_insts                      405                       # Number of store instructions
system.cpu38.num_idle_cycles             159369.701116                       # Number of idle cycles
system.cpu38.num_busy_cycles             68133.298884                       # Number of busy cycles
system.cpu38.not_idle_fraction               0.299483                       # Percentage of non-idle cycles
system.cpu38.idle_fraction                   0.700517                       # Percentage of idle cycles
system.cpu38.Branches                            5512                       # Number of branches fetched
system.cpu38.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu38.op_class::IntAlu                   37953     55.70%     55.70% # Class of executed instruction
system.cpu38.op_class::IntMult                  12291     18.04%     73.74% # Class of executed instruction
system.cpu38.op_class::IntDiv                       0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatAdd                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatCmp                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatCvt                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatMult                    0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatDiv                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::FloatSqrt                    0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdAdd                      0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdAddAcc                   0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdAlu                      0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdCmp                      0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdCvt                      0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdMisc                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdMult                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdMultAcc                  0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdShift                    0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdShiftAcc                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdSqrt                     0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatAdd                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatAlu                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatCmp                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatCvt                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatDiv                 0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatMisc                0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatMult                0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatMultAcc             0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::SimdFloatSqrt                0      0.00%     73.74% # Class of executed instruction
system.cpu38.op_class::MemRead                  17485     25.66%     99.41% # Class of executed instruction
system.cpu38.op_class::MemWrite                   405      0.59%    100.00% # Class of executed instruction
system.cpu38.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::total                    68134                       # Class of executed instruction
system.cpu39.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.inst_hits                          0                       # ITB inst hits
system.cpu39.dtb.inst_misses                        0                       # ITB inst misses
system.cpu39.dtb.read_hits                          0                       # DTB read hits
system.cpu39.dtb.read_misses                        0                       # DTB read misses
system.cpu39.dtb.write_hits                         0                       # DTB write hits
system.cpu39.dtb.write_misses                       0                       # DTB write misses
system.cpu39.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu39.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu39.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.read_accesses                      0                       # DTB read accesses
system.cpu39.dtb.write_accesses                     0                       # DTB write accesses
system.cpu39.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu39.dtb.hits                               0                       # DTB hits
system.cpu39.dtb.misses                             0                       # DTB misses
system.cpu39.dtb.accesses                           0                       # DTB accesses
system.cpu39.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.itb.walker.walks                       0                       # Table walker walks requested
system.cpu39.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.inst_hits                          0                       # ITB inst hits
system.cpu39.itb.inst_misses                        0                       # ITB inst misses
system.cpu39.itb.read_hits                          0                       # DTB read hits
system.cpu39.itb.read_misses                        0                       # DTB read misses
system.cpu39.itb.write_hits                         0                       # DTB write hits
system.cpu39.itb.write_misses                       0                       # DTB write misses
system.cpu39.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu39.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu39.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu39.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu39.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu39.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.read_accesses                      0                       # DTB read accesses
system.cpu39.itb.write_accesses                     0                       # DTB write accesses
system.cpu39.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu39.itb.hits                               0                       # DTB hits
system.cpu39.itb.misses                             0                       # DTB misses
system.cpu39.itb.accesses                           0                       # DTB accesses
system.cpu39.numCycles                         227503                       # number of cpu cycles simulated
system.cpu39.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu39.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu39.committedInsts                     67629                       # Number of instructions committed
system.cpu39.committedOps                       67960                       # Number of ops (including micro ops) committed
system.cpu39.num_int_alu_accesses               62541                       # Number of integer alu accesses
system.cpu39.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu39.num_func_calls                        61                       # number of times a function call or return occured
system.cpu39.num_conditional_control_insts         5398                       # number of instructions that are conditional controls
system.cpu39.num_int_insts                      62541                       # number of integer instructions
system.cpu39.num_fp_insts                           0                       # number of float instructions
system.cpu39.num_int_register_reads            129006                       # number of times the integer registers were read
system.cpu39.num_int_register_writes            60310                       # number of times the integer registers were written
system.cpu39.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu39.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu39.num_cc_register_reads             203898                       # number of times the CC registers were read
system.cpu39.num_cc_register_writes             31983                       # number of times the CC registers were written
system.cpu39.num_mem_refs                       17885                       # number of memory refs
system.cpu39.num_load_insts                     17469                       # Number of load instructions
system.cpu39.num_store_insts                      416                       # Number of store instructions
system.cpu39.num_idle_cycles             159537.701853                       # Number of idle cycles
system.cpu39.num_busy_cycles             67965.298147                       # Number of busy cycles
system.cpu39.not_idle_fraction               0.298745                       # Percentage of non-idle cycles
system.cpu39.idle_fraction                   0.701255                       # Percentage of idle cycles
system.cpu39.Branches                            5467                       # Number of branches fetched
system.cpu39.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu39.op_class::IntAlu                   37790     55.60%     55.60% # Class of executed instruction
system.cpu39.op_class::IntMult                  12291     18.08%     73.69% # Class of executed instruction
system.cpu39.op_class::IntDiv                       0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatAdd                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatCmp                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatCvt                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatMult                    0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatDiv                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::FloatSqrt                    0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdAdd                      0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdAddAcc                   0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdAlu                      0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdCmp                      0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdCvt                      0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdMisc                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdMult                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdMultAcc                  0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdShift                    0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdShiftAcc                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdSqrt                     0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatAdd                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatAlu                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatCmp                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatCvt                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatDiv                 0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatMisc                0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatMult                0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatMultAcc             0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::SimdFloatSqrt                0      0.00%     73.69% # Class of executed instruction
system.cpu39.op_class::MemRead                  17469     25.70%     99.39% # Class of executed instruction
system.cpu39.op_class::MemWrite                   416      0.61%    100.00% # Class of executed instruction
system.cpu39.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::total                    67966                       # Class of executed instruction
system.cpu40.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.inst_hits                          0                       # ITB inst hits
system.cpu40.dtb.inst_misses                        0                       # ITB inst misses
system.cpu40.dtb.read_hits                          0                       # DTB read hits
system.cpu40.dtb.read_misses                        0                       # DTB read misses
system.cpu40.dtb.write_hits                         0                       # DTB write hits
system.cpu40.dtb.write_misses                       0                       # DTB write misses
system.cpu40.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu40.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu40.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.read_accesses                      0                       # DTB read accesses
system.cpu40.dtb.write_accesses                     0                       # DTB write accesses
system.cpu40.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu40.dtb.hits                               0                       # DTB hits
system.cpu40.dtb.misses                             0                       # DTB misses
system.cpu40.dtb.accesses                           0                       # DTB accesses
system.cpu40.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.itb.walker.walks                       0                       # Table walker walks requested
system.cpu40.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.inst_hits                          0                       # ITB inst hits
system.cpu40.itb.inst_misses                        0                       # ITB inst misses
system.cpu40.itb.read_hits                          0                       # DTB read hits
system.cpu40.itb.read_misses                        0                       # DTB read misses
system.cpu40.itb.write_hits                         0                       # DTB write hits
system.cpu40.itb.write_misses                       0                       # DTB write misses
system.cpu40.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu40.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu40.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu40.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu40.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu40.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.read_accesses                      0                       # DTB read accesses
system.cpu40.itb.write_accesses                     0                       # DTB write accesses
system.cpu40.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu40.itb.hits                               0                       # DTB hits
system.cpu40.itb.misses                             0                       # DTB misses
system.cpu40.itb.accesses                           0                       # DTB accesses
system.cpu40.numCycles                         227503                       # number of cpu cycles simulated
system.cpu40.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu40.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu40.committedInsts                     67461                       # Number of instructions committed
system.cpu40.committedOps                       67792                       # Number of ops (including micro ops) committed
system.cpu40.num_int_alu_accesses               62416                       # Number of integer alu accesses
system.cpu40.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu40.num_func_calls                        61                       # number of times a function call or return occured
system.cpu40.num_conditional_control_insts         5355                       # number of instructions that are conditional controls
system.cpu40.num_int_insts                      62416                       # number of integer instructions
system.cpu40.num_fp_insts                           0                       # number of float instructions
system.cpu40.num_int_register_reads            128754                       # number of times the integer registers were read
system.cpu40.num_int_register_writes            60249                       # number of times the integer registers were written
system.cpu40.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu40.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu40.num_cc_register_reads             203394                       # number of times the CC registers were read
system.cpu40.num_cc_register_writes             31725                       # number of times the CC registers were written
system.cpu40.num_mem_refs                       17866                       # number of memory refs
system.cpu40.num_load_insts                     17448                       # Number of load instructions
system.cpu40.num_store_insts                      418                       # Number of store instructions
system.cpu40.num_idle_cycles             159705.702590                       # Number of idle cycles
system.cpu40.num_busy_cycles             67797.297410                       # Number of busy cycles
system.cpu40.not_idle_fraction               0.298006                       # Percentage of non-idle cycles
system.cpu40.idle_fraction                   0.701994                       # Percentage of idle cycles
system.cpu40.Branches                            5424                       # Number of branches fetched
system.cpu40.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu40.op_class::IntAlu                   37641     55.52%     55.52% # Class of executed instruction
system.cpu40.op_class::IntMult                  12291     18.13%     73.65% # Class of executed instruction
system.cpu40.op_class::IntDiv                       0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatAdd                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatCmp                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatCvt                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatMult                    0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatDiv                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::FloatSqrt                    0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdAdd                      0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdAddAcc                   0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdAlu                      0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdCmp                      0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdCvt                      0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdMisc                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdMult                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdMultAcc                  0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdShift                    0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdShiftAcc                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdSqrt                     0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatAdd                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatAlu                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatCmp                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatCvt                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatDiv                 0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatMisc                0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatMult                0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatMultAcc             0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::SimdFloatSqrt                0      0.00%     73.65% # Class of executed instruction
system.cpu40.op_class::MemRead                  17448     25.74%     99.38% # Class of executed instruction
system.cpu40.op_class::MemWrite                   418      0.62%    100.00% # Class of executed instruction
system.cpu40.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::total                    67798                       # Class of executed instruction
system.cpu41.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.inst_hits                          0                       # ITB inst hits
system.cpu41.dtb.inst_misses                        0                       # ITB inst misses
system.cpu41.dtb.read_hits                          0                       # DTB read hits
system.cpu41.dtb.read_misses                        0                       # DTB read misses
system.cpu41.dtb.write_hits                         0                       # DTB write hits
system.cpu41.dtb.write_misses                       0                       # DTB write misses
system.cpu41.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu41.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu41.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.read_accesses                      0                       # DTB read accesses
system.cpu41.dtb.write_accesses                     0                       # DTB write accesses
system.cpu41.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu41.dtb.hits                               0                       # DTB hits
system.cpu41.dtb.misses                             0                       # DTB misses
system.cpu41.dtb.accesses                           0                       # DTB accesses
system.cpu41.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.itb.walker.walks                       0                       # Table walker walks requested
system.cpu41.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.inst_hits                          0                       # ITB inst hits
system.cpu41.itb.inst_misses                        0                       # ITB inst misses
system.cpu41.itb.read_hits                          0                       # DTB read hits
system.cpu41.itb.read_misses                        0                       # DTB read misses
system.cpu41.itb.write_hits                         0                       # DTB write hits
system.cpu41.itb.write_misses                       0                       # DTB write misses
system.cpu41.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu41.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu41.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu41.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu41.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu41.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.read_accesses                      0                       # DTB read accesses
system.cpu41.itb.write_accesses                     0                       # DTB write accesses
system.cpu41.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu41.itb.hits                               0                       # DTB hits
system.cpu41.itb.misses                             0                       # DTB misses
system.cpu41.itb.accesses                           0                       # DTB accesses
system.cpu41.numCycles                         227503                       # number of cpu cycles simulated
system.cpu41.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu41.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu41.committedInsts                     67293                       # Number of instructions committed
system.cpu41.committedOps                       67624                       # Number of ops (including micro ops) committed
system.cpu41.num_int_alu_accesses               62282                       # Number of integer alu accesses
system.cpu41.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu41.num_func_calls                        61                       # number of times a function call or return occured
system.cpu41.num_conditional_control_insts         5321                       # number of instructions that are conditional controls
system.cpu41.num_int_insts                      62282                       # number of integer instructions
system.cpu41.num_fp_insts                           0                       # number of float instructions
system.cpu41.num_int_register_reads            128518                       # number of times the integer registers were read
system.cpu41.num_int_register_writes            60150                       # number of times the integer registers were written
system.cpu41.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu41.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu41.num_cc_register_reads             202890                       # number of times the CC registers were read
system.cpu41.num_cc_register_writes             31617                       # number of times the CC registers were written
system.cpu41.num_mem_refs                       17801                       # number of memory refs
system.cpu41.num_load_insts                     17415                       # Number of load instructions
system.cpu41.num_store_insts                      386                       # Number of store instructions
system.cpu41.num_idle_cycles             159873.703327                       # Number of idle cycles
system.cpu41.num_busy_cycles             67629.296673                       # Number of busy cycles
system.cpu41.not_idle_fraction               0.297268                       # Percentage of non-idle cycles
system.cpu41.idle_fraction                   0.702732                       # Percentage of idle cycles
system.cpu41.Branches                            5390                       # Number of branches fetched
system.cpu41.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu41.op_class::IntAlu                   37538     55.50%     55.50% # Class of executed instruction
system.cpu41.op_class::IntMult                  12291     18.17%     73.68% # Class of executed instruction
system.cpu41.op_class::IntDiv                       0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatAdd                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatCmp                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatCvt                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatMult                    0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatDiv                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::FloatSqrt                    0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdAdd                      0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdAddAcc                   0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdAlu                      0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdCmp                      0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdCvt                      0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdMisc                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdMult                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdMultAcc                  0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdShift                    0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdShiftAcc                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdSqrt                     0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatAdd                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatAlu                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatCmp                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatCvt                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatDiv                 0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatMisc                0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatMult                0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatMultAcc             0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::SimdFloatSqrt                0      0.00%     73.68% # Class of executed instruction
system.cpu41.op_class::MemRead                  17415     25.75%     99.43% # Class of executed instruction
system.cpu41.op_class::MemWrite                   386      0.57%    100.00% # Class of executed instruction
system.cpu41.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::total                    67630                       # Class of executed instruction
system.cpu42.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.inst_hits                          0                       # ITB inst hits
system.cpu42.dtb.inst_misses                        0                       # ITB inst misses
system.cpu42.dtb.read_hits                          0                       # DTB read hits
system.cpu42.dtb.read_misses                        0                       # DTB read misses
system.cpu42.dtb.write_hits                         0                       # DTB write hits
system.cpu42.dtb.write_misses                       0                       # DTB write misses
system.cpu42.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu42.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu42.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.read_accesses                      0                       # DTB read accesses
system.cpu42.dtb.write_accesses                     0                       # DTB write accesses
system.cpu42.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu42.dtb.hits                               0                       # DTB hits
system.cpu42.dtb.misses                             0                       # DTB misses
system.cpu42.dtb.accesses                           0                       # DTB accesses
system.cpu42.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.itb.walker.walks                       0                       # Table walker walks requested
system.cpu42.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.inst_hits                          0                       # ITB inst hits
system.cpu42.itb.inst_misses                        0                       # ITB inst misses
system.cpu42.itb.read_hits                          0                       # DTB read hits
system.cpu42.itb.read_misses                        0                       # DTB read misses
system.cpu42.itb.write_hits                         0                       # DTB write hits
system.cpu42.itb.write_misses                       0                       # DTB write misses
system.cpu42.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu42.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu42.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu42.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu42.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu42.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.read_accesses                      0                       # DTB read accesses
system.cpu42.itb.write_accesses                     0                       # DTB write accesses
system.cpu42.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu42.itb.hits                               0                       # DTB hits
system.cpu42.itb.misses                             0                       # DTB misses
system.cpu42.itb.accesses                           0                       # DTB accesses
system.cpu42.numCycles                         227503                       # number of cpu cycles simulated
system.cpu42.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu42.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu42.committedInsts                     67139                       # Number of instructions committed
system.cpu42.committedOps                       67456                       # Number of ops (including micro ops) committed
system.cpu42.num_int_alu_accesses               62153                       # Number of integer alu accesses
system.cpu42.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu42.num_func_calls                        58                       # number of times a function call or return occured
system.cpu42.num_conditional_control_insts         5285                       # number of instructions that are conditional controls
system.cpu42.num_int_insts                      62153                       # number of integer instructions
system.cpu42.num_fp_insts                           0                       # number of float instructions
system.cpu42.num_int_register_reads            128257                       # number of times the integer registers were read
system.cpu42.num_int_register_writes            60096                       # number of times the integer registers were written
system.cpu42.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu42.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu42.num_cc_register_reads             202386                       # number of times the CC registers were read
system.cpu42.num_cc_register_writes             31320                       # number of times the CC registers were written
system.cpu42.num_mem_refs                       17793                       # number of memory refs
system.cpu42.num_load_insts                     17391                       # Number of load instructions
system.cpu42.num_store_insts                      402                       # Number of store instructions
system.cpu42.num_idle_cycles             160041.704064                       # Number of idle cycles
system.cpu42.num_busy_cycles             67461.295936                       # Number of busy cycles
system.cpu42.not_idle_fraction               0.296529                       # Percentage of non-idle cycles
system.cpu42.idle_fraction                   0.703471                       # Percentage of idle cycles
system.cpu42.Branches                            5349                       # Number of branches fetched
system.cpu42.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu42.op_class::IntAlu                   37378     55.41%     55.41% # Class of executed instruction
system.cpu42.op_class::IntMult                  12291     18.22%     73.63% # Class of executed instruction
system.cpu42.op_class::IntDiv                       0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatAdd                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatCmp                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatCvt                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatMult                    0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatDiv                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::FloatSqrt                    0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdAdd                      0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdAddAcc                   0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdAlu                      0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdCmp                      0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdCvt                      0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdMisc                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdMult                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdMultAcc                  0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdShift                    0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdShiftAcc                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdSqrt                     0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatAdd                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatAlu                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatCmp                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatCvt                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatDiv                 0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatMisc                0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatMult                0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatMultAcc             0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::SimdFloatSqrt                0      0.00%     73.63% # Class of executed instruction
system.cpu42.op_class::MemRead                  17391     25.78%     99.40% # Class of executed instruction
system.cpu42.op_class::MemWrite                   402      0.60%    100.00% # Class of executed instruction
system.cpu42.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::total                    67462                       # Class of executed instruction
system.cpu43.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.inst_hits                          0                       # ITB inst hits
system.cpu43.dtb.inst_misses                        0                       # ITB inst misses
system.cpu43.dtb.read_hits                          0                       # DTB read hits
system.cpu43.dtb.read_misses                        0                       # DTB read misses
system.cpu43.dtb.write_hits                         0                       # DTB write hits
system.cpu43.dtb.write_misses                       0                       # DTB write misses
system.cpu43.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu43.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu43.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.read_accesses                      0                       # DTB read accesses
system.cpu43.dtb.write_accesses                     0                       # DTB write accesses
system.cpu43.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu43.dtb.hits                               0                       # DTB hits
system.cpu43.dtb.misses                             0                       # DTB misses
system.cpu43.dtb.accesses                           0                       # DTB accesses
system.cpu43.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.itb.walker.walks                       0                       # Table walker walks requested
system.cpu43.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.inst_hits                          0                       # ITB inst hits
system.cpu43.itb.inst_misses                        0                       # ITB inst misses
system.cpu43.itb.read_hits                          0                       # DTB read hits
system.cpu43.itb.read_misses                        0                       # DTB read misses
system.cpu43.itb.write_hits                         0                       # DTB write hits
system.cpu43.itb.write_misses                       0                       # DTB write misses
system.cpu43.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu43.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu43.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu43.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu43.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu43.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.read_accesses                      0                       # DTB read accesses
system.cpu43.itb.write_accesses                     0                       # DTB write accesses
system.cpu43.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu43.itb.hits                               0                       # DTB hits
system.cpu43.itb.misses                             0                       # DTB misses
system.cpu43.itb.accesses                           0                       # DTB accesses
system.cpu43.numCycles                         227503                       # number of cpu cycles simulated
system.cpu43.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu43.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu43.committedInsts                     66987                       # Number of instructions committed
system.cpu43.committedOps                       67289                       # Number of ops (including micro ops) committed
system.cpu43.num_int_alu_accesses               62020                       # Number of integer alu accesses
system.cpu43.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu43.num_func_calls                        55                       # number of times a function call or return occured
system.cpu43.num_conditional_control_insts         5249                       # number of instructions that are conditional controls
system.cpu43.num_int_insts                      62020                       # number of integer instructions
system.cpu43.num_fp_insts                           0                       # number of float instructions
system.cpu43.num_int_register_reads            128001                       # number of times the integer registers were read
system.cpu43.num_int_register_writes            60015                       # number of times the integer registers were written
system.cpu43.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu43.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu43.num_cc_register_reads             201882                       # number of times the CC registers were read
system.cpu43.num_cc_register_writes             31134                       # number of times the CC registers were written
system.cpu43.num_mem_refs                       17756                       # number of memory refs
system.cpu43.num_load_insts                     17369                       # Number of load instructions
system.cpu43.num_store_insts                      387                       # Number of store instructions
system.cpu43.num_idle_cycles             160209.704801                       # Number of idle cycles
system.cpu43.num_busy_cycles             67293.295199                       # Number of busy cycles
system.cpu43.not_idle_fraction               0.295791                       # Percentage of non-idle cycles
system.cpu43.idle_fraction                   0.704209                       # Percentage of idle cycles
system.cpu43.Branches                            5312                       # Number of branches fetched
system.cpu43.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu43.op_class::IntAlu                   37247     55.35%     55.35% # Class of executed instruction
system.cpu43.op_class::IntMult                  12291     18.26%     73.61% # Class of executed instruction
system.cpu43.op_class::IntDiv                       0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatAdd                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatCmp                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatCvt                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatMult                    0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatDiv                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::FloatSqrt                    0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdAdd                      0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdAddAcc                   0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdAlu                      0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdCmp                      0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdCvt                      0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdMisc                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdMult                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdMultAcc                  0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdShift                    0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdShiftAcc                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdSqrt                     0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatAdd                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatAlu                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatCmp                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatCvt                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatDiv                 0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatMisc                0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatMult                0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatMultAcc             0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::SimdFloatSqrt                0      0.00%     73.61% # Class of executed instruction
system.cpu43.op_class::MemRead                  17369     25.81%     99.42% # Class of executed instruction
system.cpu43.op_class::MemWrite                   387      0.58%    100.00% # Class of executed instruction
system.cpu43.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::total                    67294                       # Class of executed instruction
system.cpu44.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.inst_hits                          0                       # ITB inst hits
system.cpu44.dtb.inst_misses                        0                       # ITB inst misses
system.cpu44.dtb.read_hits                          0                       # DTB read hits
system.cpu44.dtb.read_misses                        0                       # DTB read misses
system.cpu44.dtb.write_hits                         0                       # DTB write hits
system.cpu44.dtb.write_misses                       0                       # DTB write misses
system.cpu44.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu44.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu44.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.read_accesses                      0                       # DTB read accesses
system.cpu44.dtb.write_accesses                     0                       # DTB write accesses
system.cpu44.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu44.dtb.hits                               0                       # DTB hits
system.cpu44.dtb.misses                             0                       # DTB misses
system.cpu44.dtb.accesses                           0                       # DTB accesses
system.cpu44.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.itb.walker.walks                       0                       # Table walker walks requested
system.cpu44.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.inst_hits                          0                       # ITB inst hits
system.cpu44.itb.inst_misses                        0                       # ITB inst misses
system.cpu44.itb.read_hits                          0                       # DTB read hits
system.cpu44.itb.read_misses                        0                       # DTB read misses
system.cpu44.itb.write_hits                         0                       # DTB write hits
system.cpu44.itb.write_misses                       0                       # DTB write misses
system.cpu44.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu44.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu44.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu44.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu44.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu44.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.read_accesses                      0                       # DTB read accesses
system.cpu44.itb.write_accesses                     0                       # DTB write accesses
system.cpu44.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu44.itb.hits                               0                       # DTB hits
system.cpu44.itb.misses                             0                       # DTB misses
system.cpu44.itb.accesses                           0                       # DTB accesses
system.cpu44.numCycles                         227503                       # number of cpu cycles simulated
system.cpu44.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu44.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu44.committedInsts                     66819                       # Number of instructions committed
system.cpu44.committedOps                       67121                       # Number of ops (including micro ops) committed
system.cpu44.num_int_alu_accesses               61893                       # Number of integer alu accesses
system.cpu44.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu44.num_func_calls                        55                       # number of times a function call or return occured
system.cpu44.num_conditional_control_insts         5208                       # number of instructions that are conditional controls
system.cpu44.num_int_insts                      61893                       # number of integer instructions
system.cpu44.num_fp_insts                           0                       # number of float instructions
system.cpu44.num_int_register_reads            127749                       # number of times the integer registers were read
system.cpu44.num_int_register_writes            59949                       # number of times the integer registers were written
system.cpu44.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu44.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu44.num_cc_register_reads             201378                       # number of times the CC registers were read
system.cpu44.num_cc_register_writes             30891                       # number of times the CC registers were written
system.cpu44.num_mem_refs                       17732                       # number of memory refs
system.cpu44.num_load_insts                     17347                       # Number of load instructions
system.cpu44.num_store_insts                      385                       # Number of store instructions
system.cpu44.num_idle_cycles             160377.705538                       # Number of idle cycles
system.cpu44.num_busy_cycles             67125.294462                       # Number of busy cycles
system.cpu44.not_idle_fraction               0.295052                       # Percentage of non-idle cycles
system.cpu44.idle_fraction                   0.704948                       # Percentage of idle cycles
system.cpu44.Branches                            5271                       # Number of branches fetched
system.cpu44.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu44.op_class::IntAlu                   37103     55.27%     55.27% # Class of executed instruction
system.cpu44.op_class::IntMult                  12291     18.31%     73.58% # Class of executed instruction
system.cpu44.op_class::IntDiv                       0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatAdd                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatCmp                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatCvt                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatMult                    0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatDiv                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::FloatSqrt                    0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdAdd                      0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdAddAcc                   0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdAlu                      0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdCmp                      0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdCvt                      0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdMisc                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdMult                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdMultAcc                  0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdShift                    0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdShiftAcc                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdSqrt                     0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatAdd                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatAlu                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatCmp                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatCvt                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatDiv                 0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatMisc                0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatMult                0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatMultAcc             0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::SimdFloatSqrt                0      0.00%     73.58% # Class of executed instruction
system.cpu44.op_class::MemRead                  17347     25.84%     99.43% # Class of executed instruction
system.cpu44.op_class::MemWrite                   385      0.57%    100.00% # Class of executed instruction
system.cpu44.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::total                    67126                       # Class of executed instruction
system.cpu45.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.inst_hits                          0                       # ITB inst hits
system.cpu45.dtb.inst_misses                        0                       # ITB inst misses
system.cpu45.dtb.read_hits                          0                       # DTB read hits
system.cpu45.dtb.read_misses                        0                       # DTB read misses
system.cpu45.dtb.write_hits                         0                       # DTB write hits
system.cpu45.dtb.write_misses                       0                       # DTB write misses
system.cpu45.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu45.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu45.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.read_accesses                      0                       # DTB read accesses
system.cpu45.dtb.write_accesses                     0                       # DTB write accesses
system.cpu45.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu45.dtb.hits                               0                       # DTB hits
system.cpu45.dtb.misses                             0                       # DTB misses
system.cpu45.dtb.accesses                           0                       # DTB accesses
system.cpu45.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.itb.walker.walks                       0                       # Table walker walks requested
system.cpu45.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.inst_hits                          0                       # ITB inst hits
system.cpu45.itb.inst_misses                        0                       # ITB inst misses
system.cpu45.itb.read_hits                          0                       # DTB read hits
system.cpu45.itb.read_misses                        0                       # DTB read misses
system.cpu45.itb.write_hits                         0                       # DTB write hits
system.cpu45.itb.write_misses                       0                       # DTB write misses
system.cpu45.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu45.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu45.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu45.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu45.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu45.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.read_accesses                      0                       # DTB read accesses
system.cpu45.itb.write_accesses                     0                       # DTB write accesses
system.cpu45.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu45.itb.hits                               0                       # DTB hits
system.cpu45.itb.misses                             0                       # DTB misses
system.cpu45.itb.accesses                           0                       # DTB accesses
system.cpu45.numCycles                         227503                       # number of cpu cycles simulated
system.cpu45.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu45.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu45.committedInsts                     66651                       # Number of instructions committed
system.cpu45.committedOps                       66953                       # Number of ops (including micro ops) committed
system.cpu45.num_int_alu_accesses               61767                       # Number of integer alu accesses
system.cpu45.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu45.num_func_calls                        55                       # number of times a function call or return occured
system.cpu45.num_conditional_control_insts         5166                       # number of instructions that are conditional controls
system.cpu45.num_int_insts                      61767                       # number of integer instructions
system.cpu45.num_fp_insts                           0                       # number of float instructions
system.cpu45.num_int_register_reads            127499                       # number of times the integer registers were read
system.cpu45.num_int_register_writes            59884                       # number of times the integer registers were written
system.cpu45.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu45.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu45.num_cc_register_reads             200874                       # number of times the CC registers were read
system.cpu45.num_cc_register_writes             30648                       # number of times the CC registers were written
system.cpu45.num_mem_refs                       17709                       # number of memory refs
system.cpu45.num_load_insts                     17326                       # Number of load instructions
system.cpu45.num_store_insts                      383                       # Number of store instructions
system.cpu45.num_idle_cycles             160545.706275                       # Number of idle cycles
system.cpu45.num_busy_cycles             66957.293725                       # Number of busy cycles
system.cpu45.not_idle_fraction               0.294314                       # Percentage of non-idle cycles
system.cpu45.idle_fraction                   0.705686                       # Percentage of idle cycles
system.cpu45.Branches                            5229                       # Number of branches fetched
system.cpu45.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu45.op_class::IntAlu                   36958     55.20%     55.20% # Class of executed instruction
system.cpu45.op_class::IntMult                  12291     18.36%     73.55% # Class of executed instruction
system.cpu45.op_class::IntDiv                       0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatAdd                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatCmp                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatCvt                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatMult                    0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatDiv                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::FloatSqrt                    0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdAdd                      0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdAddAcc                   0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdAlu                      0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdCmp                      0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdCvt                      0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdMisc                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdMult                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdMultAcc                  0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdShift                    0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdShiftAcc                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdSqrt                     0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatAdd                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatAlu                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatCmp                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatCvt                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatDiv                 0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatMisc                0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatMult                0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatMultAcc             0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::SimdFloatSqrt                0      0.00%     73.55% # Class of executed instruction
system.cpu45.op_class::MemRead                  17326     25.88%     99.43% # Class of executed instruction
system.cpu45.op_class::MemWrite                   383      0.57%    100.00% # Class of executed instruction
system.cpu45.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::total                    66958                       # Class of executed instruction
system.cpu46.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.inst_hits                          0                       # ITB inst hits
system.cpu46.dtb.inst_misses                        0                       # ITB inst misses
system.cpu46.dtb.read_hits                          0                       # DTB read hits
system.cpu46.dtb.read_misses                        0                       # DTB read misses
system.cpu46.dtb.write_hits                         0                       # DTB write hits
system.cpu46.dtb.write_misses                       0                       # DTB write misses
system.cpu46.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu46.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu46.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.read_accesses                      0                       # DTB read accesses
system.cpu46.dtb.write_accesses                     0                       # DTB write accesses
system.cpu46.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu46.dtb.hits                               0                       # DTB hits
system.cpu46.dtb.misses                             0                       # DTB misses
system.cpu46.dtb.accesses                           0                       # DTB accesses
system.cpu46.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.itb.walker.walks                       0                       # Table walker walks requested
system.cpu46.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.inst_hits                          0                       # ITB inst hits
system.cpu46.itb.inst_misses                        0                       # ITB inst misses
system.cpu46.itb.read_hits                          0                       # DTB read hits
system.cpu46.itb.read_misses                        0                       # DTB read misses
system.cpu46.itb.write_hits                         0                       # DTB write hits
system.cpu46.itb.write_misses                       0                       # DTB write misses
system.cpu46.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu46.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu46.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu46.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu46.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu46.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.read_accesses                      0                       # DTB read accesses
system.cpu46.itb.write_accesses                     0                       # DTB write accesses
system.cpu46.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu46.itb.hits                               0                       # DTB hits
system.cpu46.itb.misses                             0                       # DTB misses
system.cpu46.itb.accesses                           0                       # DTB accesses
system.cpu46.numCycles                         227503                       # number of cpu cycles simulated
system.cpu46.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu46.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu46.committedInsts                     66483                       # Number of instructions committed
system.cpu46.committedOps                       66785                       # Number of ops (including micro ops) committed
system.cpu46.num_int_alu_accesses               61640                       # Number of integer alu accesses
system.cpu46.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu46.num_func_calls                        55                       # number of times a function call or return occured
system.cpu46.num_conditional_control_insts         5125                       # number of instructions that are conditional controls
system.cpu46.num_int_insts                      61640                       # number of integer instructions
system.cpu46.num_fp_insts                           0                       # number of float instructions
system.cpu46.num_int_register_reads            127247                       # number of times the integer registers were read
system.cpu46.num_int_register_writes            59819                       # number of times the integer registers were written
system.cpu46.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu46.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu46.num_cc_register_reads             200370                       # number of times the CC registers were read
system.cpu46.num_cc_register_writes             30405                       # number of times the CC registers were written
system.cpu46.num_mem_refs                       17685                       # number of memory refs
system.cpu46.num_load_insts                     17304                       # Number of load instructions
system.cpu46.num_store_insts                      381                       # Number of store instructions
system.cpu46.num_idle_cycles             160713.707012                       # Number of idle cycles
system.cpu46.num_busy_cycles             66789.292988                       # Number of busy cycles
system.cpu46.not_idle_fraction               0.293575                       # Percentage of non-idle cycles
system.cpu46.idle_fraction                   0.706425                       # Percentage of idle cycles
system.cpu46.Branches                            5188                       # Number of branches fetched
system.cpu46.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu46.op_class::IntAlu                   36814     55.12%     55.12% # Class of executed instruction
system.cpu46.op_class::IntMult                  12291     18.40%     73.52% # Class of executed instruction
system.cpu46.op_class::IntDiv                       0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatAdd                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatCmp                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatCvt                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatMult                    0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatDiv                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::FloatSqrt                    0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdAdd                      0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdAddAcc                   0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdAlu                      0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdCmp                      0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdCvt                      0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdMisc                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdMult                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdMultAcc                  0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdShift                    0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdShiftAcc                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdSqrt                     0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatAdd                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatAlu                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatCmp                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatCvt                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatDiv                 0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatMisc                0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatMult                0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatMultAcc             0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::SimdFloatSqrt                0      0.00%     73.52% # Class of executed instruction
system.cpu46.op_class::MemRead                  17304     25.91%     99.43% # Class of executed instruction
system.cpu46.op_class::MemWrite                   381      0.57%    100.00% # Class of executed instruction
system.cpu46.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::total                    66790                       # Class of executed instruction
system.cpu47.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.inst_hits                          0                       # ITB inst hits
system.cpu47.dtb.inst_misses                        0                       # ITB inst misses
system.cpu47.dtb.read_hits                          0                       # DTB read hits
system.cpu47.dtb.read_misses                        0                       # DTB read misses
system.cpu47.dtb.write_hits                         0                       # DTB write hits
system.cpu47.dtb.write_misses                       0                       # DTB write misses
system.cpu47.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu47.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu47.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.read_accesses                      0                       # DTB read accesses
system.cpu47.dtb.write_accesses                     0                       # DTB write accesses
system.cpu47.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu47.dtb.hits                               0                       # DTB hits
system.cpu47.dtb.misses                             0                       # DTB misses
system.cpu47.dtb.accesses                           0                       # DTB accesses
system.cpu47.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.itb.walker.walks                       0                       # Table walker walks requested
system.cpu47.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.inst_hits                          0                       # ITB inst hits
system.cpu47.itb.inst_misses                        0                       # ITB inst misses
system.cpu47.itb.read_hits                          0                       # DTB read hits
system.cpu47.itb.read_misses                        0                       # DTB read misses
system.cpu47.itb.write_hits                         0                       # DTB write hits
system.cpu47.itb.write_misses                       0                       # DTB write misses
system.cpu47.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu47.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu47.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu47.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu47.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu47.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.read_accesses                      0                       # DTB read accesses
system.cpu47.itb.write_accesses                     0                       # DTB write accesses
system.cpu47.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu47.itb.hits                               0                       # DTB hits
system.cpu47.itb.misses                             0                       # DTB misses
system.cpu47.itb.accesses                           0                       # DTB accesses
system.cpu47.numCycles                         227503                       # number of cpu cycles simulated
system.cpu47.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu47.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu47.committedInsts                     66315                       # Number of instructions committed
system.cpu47.committedOps                       66617                       # Number of ops (including micro ops) committed
system.cpu47.num_int_alu_accesses               61515                       # Number of integer alu accesses
system.cpu47.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu47.num_func_calls                        55                       # number of times a function call or return occured
system.cpu47.num_conditional_control_insts         5082                       # number of instructions that are conditional controls
system.cpu47.num_int_insts                      61515                       # number of integer instructions
system.cpu47.num_fp_insts                           0                       # number of float instructions
system.cpu47.num_int_register_reads            126995                       # number of times the integer registers were read
system.cpu47.num_int_register_writes            59758                       # number of times the integer registers were written
system.cpu47.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu47.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu47.num_cc_register_reads             199866                       # number of times the CC registers were read
system.cpu47.num_cc_register_writes             30144                       # number of times the CC registers were written
system.cpu47.num_mem_refs                       17667                       # number of memory refs
system.cpu47.num_load_insts                     17284                       # Number of load instructions
system.cpu47.num_store_insts                      383                       # Number of store instructions
system.cpu47.num_idle_cycles             160881.707749                       # Number of idle cycles
system.cpu47.num_busy_cycles             66621.292251                       # Number of busy cycles
system.cpu47.not_idle_fraction               0.292837                       # Percentage of non-idle cycles
system.cpu47.idle_fraction                   0.707163                       # Percentage of idle cycles
system.cpu47.Branches                            5145                       # Number of branches fetched
system.cpu47.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu47.op_class::IntAlu                   36664     55.03%     55.03% # Class of executed instruction
system.cpu47.op_class::IntMult                  12291     18.45%     73.48% # Class of executed instruction
system.cpu47.op_class::IntDiv                       0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatAdd                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatCmp                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatCvt                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatMult                    0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatDiv                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::FloatSqrt                    0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdAdd                      0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdAddAcc                   0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdAlu                      0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdCmp                      0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdCvt                      0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdMisc                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdMult                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdMultAcc                  0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdShift                    0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdShiftAcc                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdSqrt                     0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatAdd                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatAlu                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatCmp                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatCvt                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatDiv                 0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatMisc                0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatMult                0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatMultAcc             0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::SimdFloatSqrt                0      0.00%     73.48% # Class of executed instruction
system.cpu47.op_class::MemRead                  17284     25.94%     99.43% # Class of executed instruction
system.cpu47.op_class::MemWrite                   383      0.57%    100.00% # Class of executed instruction
system.cpu47.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::total                    66622                       # Class of executed instruction
system.cpu48.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.inst_hits                          0                       # ITB inst hits
system.cpu48.dtb.inst_misses                        0                       # ITB inst misses
system.cpu48.dtb.read_hits                          0                       # DTB read hits
system.cpu48.dtb.read_misses                        0                       # DTB read misses
system.cpu48.dtb.write_hits                         0                       # DTB write hits
system.cpu48.dtb.write_misses                       0                       # DTB write misses
system.cpu48.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu48.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu48.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.read_accesses                      0                       # DTB read accesses
system.cpu48.dtb.write_accesses                     0                       # DTB write accesses
system.cpu48.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu48.dtb.hits                               0                       # DTB hits
system.cpu48.dtb.misses                             0                       # DTB misses
system.cpu48.dtb.accesses                           0                       # DTB accesses
system.cpu48.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.itb.walker.walks                       0                       # Table walker walks requested
system.cpu48.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.inst_hits                          0                       # ITB inst hits
system.cpu48.itb.inst_misses                        0                       # ITB inst misses
system.cpu48.itb.read_hits                          0                       # DTB read hits
system.cpu48.itb.read_misses                        0                       # DTB read misses
system.cpu48.itb.write_hits                         0                       # DTB write hits
system.cpu48.itb.write_misses                       0                       # DTB write misses
system.cpu48.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu48.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu48.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu48.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu48.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu48.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.read_accesses                      0                       # DTB read accesses
system.cpu48.itb.write_accesses                     0                       # DTB write accesses
system.cpu48.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu48.itb.hits                               0                       # DTB hits
system.cpu48.itb.misses                             0                       # DTB misses
system.cpu48.itb.accesses                           0                       # DTB accesses
system.cpu48.numCycles                         227503                       # number of cpu cycles simulated
system.cpu48.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu48.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu48.committedInsts                     66177                       # Number of instructions committed
system.cpu48.committedOps                       66450                       # Number of ops (including micro ops) committed
system.cpu48.num_int_alu_accesses               61374                       # Number of integer alu accesses
system.cpu48.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu48.num_func_calls                        49                       # number of times a function call or return occured
system.cpu48.num_conditional_control_insts         5057                       # number of instructions that are conditional controls
system.cpu48.num_int_insts                      61374                       # number of integer instructions
system.cpu48.num_fp_insts                           0                       # number of float instructions
system.cpu48.num_int_register_reads            126740                       # number of times the integer registers were read
system.cpu48.num_int_register_writes            59664                       # number of times the integer registers were written
system.cpu48.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu48.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu48.num_cc_register_reads             199362                       # number of times the CC registers were read
system.cpu48.num_cc_register_writes             30003                       # number of times the CC registers were written
system.cpu48.num_mem_refs                       17615                       # number of memory refs
system.cpu48.num_load_insts                     17251                       # Number of load instructions
system.cpu48.num_store_insts                      364                       # Number of store instructions
system.cpu48.num_idle_cycles             161049.708486                       # Number of idle cycles
system.cpu48.num_busy_cycles             66453.291514                       # Number of busy cycles
system.cpu48.not_idle_fraction               0.292099                       # Percentage of non-idle cycles
system.cpu48.idle_fraction                   0.707901                       # Percentage of idle cycles
system.cpu48.Branches                            5114                       # Number of branches fetched
system.cpu48.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu48.op_class::IntAlu                   36548     55.00%     55.00% # Class of executed instruction
system.cpu48.op_class::IntMult                  12291     18.50%     73.49% # Class of executed instruction
system.cpu48.op_class::IntDiv                       0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatAdd                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatCmp                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatCvt                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatMult                    0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatDiv                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::FloatSqrt                    0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdAdd                      0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdAddAcc                   0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdAlu                      0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdCmp                      0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdCvt                      0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdMisc                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdMult                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdMultAcc                  0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdShift                    0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdShiftAcc                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdSqrt                     0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatAdd                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatAlu                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatCmp                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatCvt                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatDiv                 0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatMisc                0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatMult                0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatMultAcc             0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::SimdFloatSqrt                0      0.00%     73.49% # Class of executed instruction
system.cpu48.op_class::MemRead                  17251     25.96%     99.45% # Class of executed instruction
system.cpu48.op_class::MemWrite                   364      0.55%    100.00% # Class of executed instruction
system.cpu48.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::total                    66454                       # Class of executed instruction
system.cpu49.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.inst_hits                          0                       # ITB inst hits
system.cpu49.dtb.inst_misses                        0                       # ITB inst misses
system.cpu49.dtb.read_hits                          0                       # DTB read hits
system.cpu49.dtb.read_misses                        0                       # DTB read misses
system.cpu49.dtb.write_hits                         0                       # DTB write hits
system.cpu49.dtb.write_misses                       0                       # DTB write misses
system.cpu49.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu49.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu49.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.read_accesses                      0                       # DTB read accesses
system.cpu49.dtb.write_accesses                     0                       # DTB write accesses
system.cpu49.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu49.dtb.hits                               0                       # DTB hits
system.cpu49.dtb.misses                             0                       # DTB misses
system.cpu49.dtb.accesses                           0                       # DTB accesses
system.cpu49.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.itb.walker.walks                       0                       # Table walker walks requested
system.cpu49.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.inst_hits                          0                       # ITB inst hits
system.cpu49.itb.inst_misses                        0                       # ITB inst misses
system.cpu49.itb.read_hits                          0                       # DTB read hits
system.cpu49.itb.read_misses                        0                       # DTB read misses
system.cpu49.itb.write_hits                         0                       # DTB write hits
system.cpu49.itb.write_misses                       0                       # DTB write misses
system.cpu49.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu49.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu49.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu49.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu49.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu49.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.read_accesses                      0                       # DTB read accesses
system.cpu49.itb.write_accesses                     0                       # DTB write accesses
system.cpu49.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu49.itb.hits                               0                       # DTB hits
system.cpu49.itb.misses                             0                       # DTB misses
system.cpu49.itb.accesses                           0                       # DTB accesses
system.cpu49.numCycles                         227503                       # number of cpu cycles simulated
system.cpu49.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu49.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu49.committedInsts                     66009                       # Number of instructions committed
system.cpu49.committedOps                       66282                       # Number of ops (including micro ops) committed
system.cpu49.num_int_alu_accesses               61248                       # Number of integer alu accesses
system.cpu49.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu49.num_func_calls                        49                       # number of times a function call or return occured
system.cpu49.num_conditional_control_insts         5015                       # number of instructions that are conditional controls
system.cpu49.num_int_insts                      61248                       # number of integer instructions
system.cpu49.num_fp_insts                           0                       # number of float instructions
system.cpu49.num_int_register_reads            126486                       # number of times the integer registers were read
system.cpu49.num_int_register_writes            59602                       # number of times the integer registers were written
system.cpu49.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu49.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu49.num_cc_register_reads             198858                       # number of times the CC registers were read
system.cpu49.num_cc_register_writes             29742                       # number of times the CC registers were written
system.cpu49.num_mem_refs                       17597                       # number of memory refs
system.cpu49.num_load_insts                     17231                       # Number of load instructions
system.cpu49.num_store_insts                      366                       # Number of store instructions
system.cpu49.num_idle_cycles             161217.709223                       # Number of idle cycles
system.cpu49.num_busy_cycles             66285.290777                       # Number of busy cycles
system.cpu49.not_idle_fraction               0.291360                       # Percentage of non-idle cycles
system.cpu49.idle_fraction                   0.708640                       # Percentage of idle cycles
system.cpu49.Branches                            5072                       # Number of branches fetched
system.cpu49.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu49.op_class::IntAlu                   36398     54.91%     54.91% # Class of executed instruction
system.cpu49.op_class::IntMult                  12291     18.54%     73.45% # Class of executed instruction
system.cpu49.op_class::IntDiv                       0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatAdd                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatCmp                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatCvt                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatMult                    0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatDiv                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::FloatSqrt                    0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdAdd                      0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdAddAcc                   0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdAlu                      0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdCmp                      0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdCvt                      0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdMisc                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdMult                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdMultAcc                  0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdShift                    0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdShiftAcc                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdSqrt                     0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatAdd                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatAlu                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatCmp                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatCvt                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatDiv                 0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatMisc                0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatMult                0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatMultAcc             0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::SimdFloatSqrt                0      0.00%     73.45% # Class of executed instruction
system.cpu49.op_class::MemRead                  17231     25.99%     99.45% # Class of executed instruction
system.cpu49.op_class::MemWrite                   366      0.55%    100.00% # Class of executed instruction
system.cpu49.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::total                    66286                       # Class of executed instruction
system.cpu50.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.inst_hits                          0                       # ITB inst hits
system.cpu50.dtb.inst_misses                        0                       # ITB inst misses
system.cpu50.dtb.read_hits                          0                       # DTB read hits
system.cpu50.dtb.read_misses                        0                       # DTB read misses
system.cpu50.dtb.write_hits                         0                       # DTB write hits
system.cpu50.dtb.write_misses                       0                       # DTB write misses
system.cpu50.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu50.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu50.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.read_accesses                      0                       # DTB read accesses
system.cpu50.dtb.write_accesses                     0                       # DTB write accesses
system.cpu50.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu50.dtb.hits                               0                       # DTB hits
system.cpu50.dtb.misses                             0                       # DTB misses
system.cpu50.dtb.accesses                           0                       # DTB accesses
system.cpu50.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.itb.walker.walks                       0                       # Table walker walks requested
system.cpu50.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.inst_hits                          0                       # ITB inst hits
system.cpu50.itb.inst_misses                        0                       # ITB inst misses
system.cpu50.itb.read_hits                          0                       # DTB read hits
system.cpu50.itb.read_misses                        0                       # DTB read misses
system.cpu50.itb.write_hits                         0                       # DTB write hits
system.cpu50.itb.write_misses                       0                       # DTB write misses
system.cpu50.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu50.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu50.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu50.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu50.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu50.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.read_accesses                      0                       # DTB read accesses
system.cpu50.itb.write_accesses                     0                       # DTB write accesses
system.cpu50.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu50.itb.hits                               0                       # DTB hits
system.cpu50.itb.misses                             0                       # DTB misses
system.cpu50.itb.accesses                           0                       # DTB accesses
system.cpu50.numCycles                         227503                       # number of cpu cycles simulated
system.cpu50.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu50.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu50.committedInsts                     65841                       # Number of instructions committed
system.cpu50.committedOps                       66114                       # Number of ops (including micro ops) committed
system.cpu50.num_int_alu_accesses               61122                       # Number of integer alu accesses
system.cpu50.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu50.num_func_calls                        49                       # number of times a function call or return occured
system.cpu50.num_conditional_control_insts         4973                       # number of instructions that are conditional controls
system.cpu50.num_int_insts                      61122                       # number of integer instructions
system.cpu50.num_fp_insts                           0                       # number of float instructions
system.cpu50.num_int_register_reads            126237                       # number of times the integer registers were read
system.cpu50.num_int_register_writes            59536                       # number of times the integer registers were written
system.cpu50.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu50.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu50.num_cc_register_reads             198354                       # number of times the CC registers were read
system.cpu50.num_cc_register_writes             29505                       # number of times the CC registers were written
system.cpu50.num_mem_refs                       17572                       # number of memory refs
system.cpu50.num_load_insts                     17209                       # Number of load instructions
system.cpu50.num_store_insts                      363                       # Number of store instructions
system.cpu50.num_idle_cycles             161385.709960                       # Number of idle cycles
system.cpu50.num_busy_cycles             66117.290040                       # Number of busy cycles
system.cpu50.not_idle_fraction               0.290622                       # Percentage of non-idle cycles
system.cpu50.idle_fraction                   0.709378                       # Percentage of idle cycles
system.cpu50.Branches                            5030                       # Number of branches fetched
system.cpu50.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu50.op_class::IntAlu                   36255     54.83%     54.83% # Class of executed instruction
system.cpu50.op_class::IntMult                  12291     18.59%     73.42% # Class of executed instruction
system.cpu50.op_class::IntDiv                       0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatAdd                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatCmp                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatCvt                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatMult                    0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatDiv                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::FloatSqrt                    0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdAdd                      0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdAddAcc                   0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdAlu                      0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdCmp                      0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdCvt                      0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdMisc                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdMult                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdMultAcc                  0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdShift                    0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdShiftAcc                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdSqrt                     0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatAdd                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatAlu                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatCmp                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatCvt                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatDiv                 0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatMisc                0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatMult                0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatMultAcc             0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::SimdFloatSqrt                0      0.00%     73.42% # Class of executed instruction
system.cpu50.op_class::MemRead                  17209     26.03%     99.45% # Class of executed instruction
system.cpu50.op_class::MemWrite                   363      0.55%    100.00% # Class of executed instruction
system.cpu50.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::total                    66118                       # Class of executed instruction
system.cpu51.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.inst_hits                          0                       # ITB inst hits
system.cpu51.dtb.inst_misses                        0                       # ITB inst misses
system.cpu51.dtb.read_hits                          0                       # DTB read hits
system.cpu51.dtb.read_misses                        0                       # DTB read misses
system.cpu51.dtb.write_hits                         0                       # DTB write hits
system.cpu51.dtb.write_misses                       0                       # DTB write misses
system.cpu51.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu51.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu51.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.read_accesses                      0                       # DTB read accesses
system.cpu51.dtb.write_accesses                     0                       # DTB write accesses
system.cpu51.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu51.dtb.hits                               0                       # DTB hits
system.cpu51.dtb.misses                             0                       # DTB misses
system.cpu51.dtb.accesses                           0                       # DTB accesses
system.cpu51.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.itb.walker.walks                       0                       # Table walker walks requested
system.cpu51.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.inst_hits                          0                       # ITB inst hits
system.cpu51.itb.inst_misses                        0                       # ITB inst misses
system.cpu51.itb.read_hits                          0                       # DTB read hits
system.cpu51.itb.read_misses                        0                       # DTB read misses
system.cpu51.itb.write_hits                         0                       # DTB write hits
system.cpu51.itb.write_misses                       0                       # DTB write misses
system.cpu51.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu51.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu51.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu51.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu51.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu51.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.read_accesses                      0                       # DTB read accesses
system.cpu51.itb.write_accesses                     0                       # DTB write accesses
system.cpu51.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu51.itb.hits                               0                       # DTB hits
system.cpu51.itb.misses                             0                       # DTB misses
system.cpu51.itb.accesses                           0                       # DTB accesses
system.cpu51.numCycles                         227503                       # number of cpu cycles simulated
system.cpu51.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu51.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu51.committedInsts                     65668                       # Number of instructions committed
system.cpu51.committedOps                       65945                       # Number of ops (including micro ops) committed
system.cpu51.num_int_alu_accesses               61005                       # Number of integer alu accesses
system.cpu51.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu51.num_func_calls                        49                       # number of times a function call or return occured
system.cpu51.num_conditional_control_insts         4923                       # number of instructions that are conditional controls
system.cpu51.num_int_insts                      61005                       # number of integer instructions
system.cpu51.num_fp_insts                           0                       # number of float instructions
system.cpu51.num_int_register_reads            125993                       # number of times the integer registers were read
system.cpu51.num_int_register_writes            59505                       # number of times the integer registers were written
system.cpu51.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu51.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu51.num_cc_register_reads             197850                       # number of times the CC registers were read
system.cpu51.num_cc_register_writes             29141                       # number of times the CC registers were written
system.cpu51.num_mem_refs                       17584                       # number of memory refs
system.cpu51.num_load_insts                     17195                       # Number of load instructions
system.cpu51.num_store_insts                      389                       # Number of store instructions
system.cpu51.num_idle_cycles             161553.710697                       # Number of idle cycles
system.cpu51.num_busy_cycles             65949.289303                       # Number of busy cycles
system.cpu51.not_idle_fraction               0.289883                       # Percentage of non-idle cycles
system.cpu51.idle_fraction                   0.710117                       # Percentage of idle cycles
system.cpu51.Branches                            4978                       # Number of branches fetched
system.cpu51.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu51.op_class::IntAlu                   36075     54.70%     54.70% # Class of executed instruction
system.cpu51.op_class::IntMult                  12291     18.64%     73.34% # Class of executed instruction
system.cpu51.op_class::IntDiv                       0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatAdd                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatCmp                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatCvt                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatMult                    0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatDiv                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::FloatSqrt                    0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdAdd                      0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdAddAcc                   0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdAlu                      0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdCmp                      0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdCvt                      0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdMisc                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdMult                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdMultAcc                  0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdShift                    0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdShiftAcc                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdSqrt                     0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatAdd                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatAlu                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatCmp                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatCvt                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatDiv                 0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatMisc                0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatMult                0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatMultAcc             0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::SimdFloatSqrt                0      0.00%     73.34% # Class of executed instruction
system.cpu51.op_class::MemRead                  17195     26.07%     99.41% # Class of executed instruction
system.cpu51.op_class::MemWrite                   389      0.59%    100.00% # Class of executed instruction
system.cpu51.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::total                    65950                       # Class of executed instruction
system.cpu52.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.inst_hits                          0                       # ITB inst hits
system.cpu52.dtb.inst_misses                        0                       # ITB inst misses
system.cpu52.dtb.read_hits                          0                       # DTB read hits
system.cpu52.dtb.read_misses                        0                       # DTB read misses
system.cpu52.dtb.write_hits                         0                       # DTB write hits
system.cpu52.dtb.write_misses                       0                       # DTB write misses
system.cpu52.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu52.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu52.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.read_accesses                      0                       # DTB read accesses
system.cpu52.dtb.write_accesses                     0                       # DTB write accesses
system.cpu52.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu52.dtb.hits                               0                       # DTB hits
system.cpu52.dtb.misses                             0                       # DTB misses
system.cpu52.dtb.accesses                           0                       # DTB accesses
system.cpu52.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.itb.walker.walks                       0                       # Table walker walks requested
system.cpu52.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.inst_hits                          0                       # ITB inst hits
system.cpu52.itb.inst_misses                        0                       # ITB inst misses
system.cpu52.itb.read_hits                          0                       # DTB read hits
system.cpu52.itb.read_misses                        0                       # DTB read misses
system.cpu52.itb.write_hits                         0                       # DTB write hits
system.cpu52.itb.write_misses                       0                       # DTB write misses
system.cpu52.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu52.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu52.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu52.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu52.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu52.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.read_accesses                      0                       # DTB read accesses
system.cpu52.itb.write_accesses                     0                       # DTB write accesses
system.cpu52.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu52.itb.hits                               0                       # DTB hits
system.cpu52.itb.misses                             0                       # DTB misses
system.cpu52.itb.accesses                           0                       # DTB accesses
system.cpu52.numCycles                         227503                       # number of cpu cycles simulated
system.cpu52.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu52.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu52.committedInsts                     65505                       # Number of instructions committed
system.cpu52.committedOps                       65778                       # Number of ops (including micro ops) committed
system.cpu52.num_int_alu_accesses               60872                       # Number of integer alu accesses
system.cpu52.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu52.num_func_calls                        49                       # number of times a function call or return occured
system.cpu52.num_conditional_control_insts         4888                       # number of instructions that are conditional controls
system.cpu52.num_int_insts                      60872                       # number of integer instructions
system.cpu52.num_fp_insts                           0                       # number of float instructions
system.cpu52.num_int_register_reads            125730                       # number of times the integer registers were read
system.cpu52.num_int_register_writes            59423                       # number of times the integer registers were written
system.cpu52.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu52.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu52.num_cc_register_reads             197346                       # number of times the CC registers were read
system.cpu52.num_cc_register_writes             28935                       # number of times the CC registers were written
system.cpu52.num_mem_refs                       17549                       # number of memory refs
system.cpu52.num_load_insts                     17168                       # Number of load instructions
system.cpu52.num_store_insts                      381                       # Number of store instructions
system.cpu52.num_idle_cycles             161721.711434                       # Number of idle cycles
system.cpu52.num_busy_cycles             65781.288566                       # Number of busy cycles
system.cpu52.not_idle_fraction               0.289145                       # Percentage of non-idle cycles
system.cpu52.idle_fraction                   0.710855                       # Percentage of idle cycles
system.cpu52.Branches                            4944                       # Number of branches fetched
system.cpu52.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu52.op_class::IntAlu                   35942     54.64%     54.64% # Class of executed instruction
system.cpu52.op_class::IntMult                  12291     18.68%     73.32% # Class of executed instruction
system.cpu52.op_class::IntDiv                       0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatAdd                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatCmp                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatCvt                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatMult                    0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatDiv                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::FloatSqrt                    0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdAdd                      0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdAddAcc                   0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdAlu                      0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdCmp                      0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdCvt                      0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdMisc                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdMult                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdMultAcc                  0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdShift                    0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdShiftAcc                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdSqrt                     0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatAdd                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatAlu                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatCmp                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatCvt                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatDiv                 0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatMisc                0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatMult                0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatMultAcc             0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::SimdFloatSqrt                0      0.00%     73.32% # Class of executed instruction
system.cpu52.op_class::MemRead                  17168     26.10%     99.42% # Class of executed instruction
system.cpu52.op_class::MemWrite                   381      0.58%    100.00% # Class of executed instruction
system.cpu52.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::total                    65782                       # Class of executed instruction
system.cpu53.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.inst_hits                          0                       # ITB inst hits
system.cpu53.dtb.inst_misses                        0                       # ITB inst misses
system.cpu53.dtb.read_hits                          0                       # DTB read hits
system.cpu53.dtb.read_misses                        0                       # DTB read misses
system.cpu53.dtb.write_hits                         0                       # DTB write hits
system.cpu53.dtb.write_misses                       0                       # DTB write misses
system.cpu53.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu53.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu53.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.read_accesses                      0                       # DTB read accesses
system.cpu53.dtb.write_accesses                     0                       # DTB write accesses
system.cpu53.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu53.dtb.hits                               0                       # DTB hits
system.cpu53.dtb.misses                             0                       # DTB misses
system.cpu53.dtb.accesses                           0                       # DTB accesses
system.cpu53.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.itb.walker.walks                       0                       # Table walker walks requested
system.cpu53.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.inst_hits                          0                       # ITB inst hits
system.cpu53.itb.inst_misses                        0                       # ITB inst misses
system.cpu53.itb.read_hits                          0                       # DTB read hits
system.cpu53.itb.read_misses                        0                       # DTB read misses
system.cpu53.itb.write_hits                         0                       # DTB write hits
system.cpu53.itb.write_misses                       0                       # DTB write misses
system.cpu53.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu53.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu53.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu53.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu53.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu53.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.read_accesses                      0                       # DTB read accesses
system.cpu53.itb.write_accesses                     0                       # DTB write accesses
system.cpu53.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu53.itb.hits                               0                       # DTB hits
system.cpu53.itb.misses                             0                       # DTB misses
system.cpu53.itb.accesses                           0                       # DTB accesses
system.cpu53.numCycles                         227503                       # number of cpu cycles simulated
system.cpu53.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu53.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu53.committedInsts                     65367                       # Number of instructions committed
system.cpu53.committedOps                       65611                       # Number of ops (including micro ops) committed
system.cpu53.num_int_alu_accesses               60733                       # Number of integer alu accesses
system.cpu53.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu53.num_func_calls                        43                       # number of times a function call or return occured
system.cpu53.num_conditional_control_insts         4860                       # number of instructions that are conditional controls
system.cpu53.num_int_insts                      60733                       # number of integer instructions
system.cpu53.num_fp_insts                           0                       # number of float instructions
system.cpu53.num_int_register_reads            125469                       # number of times the integer registers were read
system.cpu53.num_int_register_writes            59334                       # number of times the integer registers were written
system.cpu53.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu53.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu53.num_cc_register_reads             196842                       # number of times the CC registers were read
system.cpu53.num_cc_register_writes             28785                       # number of times the CC registers were written
system.cpu53.num_mem_refs                       17501                       # number of memory refs
system.cpu53.num_load_insts                     17140                       # Number of load instructions
system.cpu53.num_store_insts                      361                       # Number of store instructions
system.cpu53.num_idle_cycles             161889.712171                       # Number of idle cycles
system.cpu53.num_busy_cycles             65613.287829                       # Number of busy cycles
system.cpu53.not_idle_fraction               0.288406                       # Percentage of non-idle cycles
system.cpu53.idle_fraction                   0.711594                       # Percentage of idle cycles
system.cpu53.Branches                            4911                       # Number of branches fetched
system.cpu53.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu53.op_class::IntAlu                   35822     54.60%     54.60% # Class of executed instruction
system.cpu53.op_class::IntMult                  12291     18.73%     73.33% # Class of executed instruction
system.cpu53.op_class::IntDiv                       0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatAdd                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatCmp                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatCvt                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatMult                    0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatDiv                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::FloatSqrt                    0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdAdd                      0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdAddAcc                   0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdAlu                      0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdCmp                      0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdCvt                      0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdMisc                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdMult                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdMultAcc                  0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdShift                    0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdShiftAcc                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdSqrt                     0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatAdd                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatAlu                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatCmp                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatCvt                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatDiv                 0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatMisc                0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatMult                0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatMultAcc             0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::SimdFloatSqrt                0      0.00%     73.33% # Class of executed instruction
system.cpu53.op_class::MemRead                  17140     26.12%     99.45% # Class of executed instruction
system.cpu53.op_class::MemWrite                   361      0.55%    100.00% # Class of executed instruction
system.cpu53.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::total                    65614                       # Class of executed instruction
system.cpu54.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.inst_hits                          0                       # ITB inst hits
system.cpu54.dtb.inst_misses                        0                       # ITB inst misses
system.cpu54.dtb.read_hits                          0                       # DTB read hits
system.cpu54.dtb.read_misses                        0                       # DTB read misses
system.cpu54.dtb.write_hits                         0                       # DTB write hits
system.cpu54.dtb.write_misses                       0                       # DTB write misses
system.cpu54.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu54.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu54.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.read_accesses                      0                       # DTB read accesses
system.cpu54.dtb.write_accesses                     0                       # DTB write accesses
system.cpu54.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu54.dtb.hits                               0                       # DTB hits
system.cpu54.dtb.misses                             0                       # DTB misses
system.cpu54.dtb.accesses                           0                       # DTB accesses
system.cpu54.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.itb.walker.walks                       0                       # Table walker walks requested
system.cpu54.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.inst_hits                          0                       # ITB inst hits
system.cpu54.itb.inst_misses                        0                       # ITB inst misses
system.cpu54.itb.read_hits                          0                       # DTB read hits
system.cpu54.itb.read_misses                        0                       # DTB read misses
system.cpu54.itb.write_hits                         0                       # DTB write hits
system.cpu54.itb.write_misses                       0                       # DTB write misses
system.cpu54.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu54.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu54.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu54.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu54.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu54.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.read_accesses                      0                       # DTB read accesses
system.cpu54.itb.write_accesses                     0                       # DTB write accesses
system.cpu54.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu54.itb.hits                               0                       # DTB hits
system.cpu54.itb.misses                             0                       # DTB misses
system.cpu54.itb.accesses                           0                       # DTB accesses
system.cpu54.numCycles                         227503                       # number of cpu cycles simulated
system.cpu54.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu54.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu54.committedInsts                     65199                       # Number of instructions committed
system.cpu54.committedOps                       65443                       # Number of ops (including micro ops) committed
system.cpu54.num_int_alu_accesses               60607                       # Number of integer alu accesses
system.cpu54.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu54.num_func_calls                        43                       # number of times a function call or return occured
system.cpu54.num_conditional_control_insts         4818                       # number of instructions that are conditional controls
system.cpu54.num_int_insts                      60607                       # number of integer instructions
system.cpu54.num_fp_insts                           0                       # number of float instructions
system.cpu54.num_int_register_reads            125219                       # number of times the integer registers were read
system.cpu54.num_int_register_writes            59269                       # number of times the integer registers were written
system.cpu54.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu54.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu54.num_cc_register_reads             196338                       # number of times the CC registers were read
system.cpu54.num_cc_register_writes             28542                       # number of times the CC registers were written
system.cpu54.num_mem_refs                       17478                       # number of memory refs
system.cpu54.num_load_insts                     17119                       # Number of load instructions
system.cpu54.num_store_insts                      359                       # Number of store instructions
system.cpu54.num_idle_cycles             162057.712908                       # Number of idle cycles
system.cpu54.num_busy_cycles             65445.287092                       # Number of busy cycles
system.cpu54.not_idle_fraction               0.287668                       # Percentage of non-idle cycles
system.cpu54.idle_fraction                   0.712332                       # Percentage of idle cycles
system.cpu54.Branches                            4869                       # Number of branches fetched
system.cpu54.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu54.op_class::IntAlu                   35677     54.51%     54.51% # Class of executed instruction
system.cpu54.op_class::IntMult                  12291     18.78%     73.29% # Class of executed instruction
system.cpu54.op_class::IntDiv                       0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatAdd                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatCmp                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatCvt                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatMult                    0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatDiv                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::FloatSqrt                    0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdAdd                      0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdAddAcc                   0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdAlu                      0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdCmp                      0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdCvt                      0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdMisc                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdMult                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdMultAcc                  0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdShift                    0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdShiftAcc                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdSqrt                     0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatAdd                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatAlu                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatCmp                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatCvt                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatDiv                 0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatMisc                0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatMult                0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatMultAcc             0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::SimdFloatSqrt                0      0.00%     73.29% # Class of executed instruction
system.cpu54.op_class::MemRead                  17119     26.16%     99.45% # Class of executed instruction
system.cpu54.op_class::MemWrite                   359      0.55%    100.00% # Class of executed instruction
system.cpu54.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::total                    65446                       # Class of executed instruction
system.cpu55.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.inst_hits                          0                       # ITB inst hits
system.cpu55.dtb.inst_misses                        0                       # ITB inst misses
system.cpu55.dtb.read_hits                          0                       # DTB read hits
system.cpu55.dtb.read_misses                        0                       # DTB read misses
system.cpu55.dtb.write_hits                         0                       # DTB write hits
system.cpu55.dtb.write_misses                       0                       # DTB write misses
system.cpu55.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu55.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu55.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.read_accesses                      0                       # DTB read accesses
system.cpu55.dtb.write_accesses                     0                       # DTB write accesses
system.cpu55.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu55.dtb.hits                               0                       # DTB hits
system.cpu55.dtb.misses                             0                       # DTB misses
system.cpu55.dtb.accesses                           0                       # DTB accesses
system.cpu55.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.itb.walker.walks                       0                       # Table walker walks requested
system.cpu55.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.inst_hits                          0                       # ITB inst hits
system.cpu55.itb.inst_misses                        0                       # ITB inst misses
system.cpu55.itb.read_hits                          0                       # DTB read hits
system.cpu55.itb.read_misses                        0                       # DTB read misses
system.cpu55.itb.write_hits                         0                       # DTB write hits
system.cpu55.itb.write_misses                       0                       # DTB write misses
system.cpu55.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu55.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu55.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu55.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu55.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu55.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.read_accesses                      0                       # DTB read accesses
system.cpu55.itb.write_accesses                     0                       # DTB write accesses
system.cpu55.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu55.itb.hits                               0                       # DTB hits
system.cpu55.itb.misses                             0                       # DTB misses
system.cpu55.itb.accesses                           0                       # DTB accesses
system.cpu55.numCycles                         227503                       # number of cpu cycles simulated
system.cpu55.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu55.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu55.committedInsts                     65031                       # Number of instructions committed
system.cpu55.committedOps                       65275                       # Number of ops (including micro ops) committed
system.cpu55.num_int_alu_accesses               60480                       # Number of integer alu accesses
system.cpu55.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu55.num_func_calls                        43                       # number of times a function call or return occured
system.cpu55.num_conditional_control_insts         4777                       # number of instructions that are conditional controls
system.cpu55.num_int_insts                      60480                       # number of integer instructions
system.cpu55.num_fp_insts                           0                       # number of float instructions
system.cpu55.num_int_register_reads            124968                       # number of times the integer registers were read
system.cpu55.num_int_register_writes            59203                       # number of times the integer registers were written
system.cpu55.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu55.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu55.num_cc_register_reads             195834                       # number of times the CC registers were read
system.cpu55.num_cc_register_writes             28302                       # number of times the CC registers were written
system.cpu55.num_mem_refs                       17453                       # number of memory refs
system.cpu55.num_load_insts                     17097                       # Number of load instructions
system.cpu55.num_store_insts                      356                       # Number of store instructions
system.cpu55.num_idle_cycles             162225.713645                       # Number of idle cycles
system.cpu55.num_busy_cycles             65277.286355                       # Number of busy cycles
system.cpu55.not_idle_fraction               0.286929                       # Percentage of non-idle cycles
system.cpu55.idle_fraction                   0.713071                       # Percentage of idle cycles
system.cpu55.Branches                            4828                       # Number of branches fetched
system.cpu55.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu55.op_class::IntAlu                   35534     54.43%     54.43% # Class of executed instruction
system.cpu55.op_class::IntMult                  12291     18.83%     73.26% # Class of executed instruction
system.cpu55.op_class::IntDiv                       0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatAdd                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatCmp                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatCvt                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatMult                    0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatDiv                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::FloatSqrt                    0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdAdd                      0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdAddAcc                   0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdAlu                      0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdCmp                      0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdCvt                      0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdMisc                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdMult                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdMultAcc                  0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdShift                    0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdShiftAcc                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdSqrt                     0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatAdd                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatAlu                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatCmp                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatCvt                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatDiv                 0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatMisc                0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatMult                0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatMultAcc             0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::SimdFloatSqrt                0      0.00%     73.26% # Class of executed instruction
system.cpu55.op_class::MemRead                  17097     26.19%     99.45% # Class of executed instruction
system.cpu55.op_class::MemWrite                   356      0.55%    100.00% # Class of executed instruction
system.cpu55.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::total                    65278                       # Class of executed instruction
system.cpu56.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.inst_hits                          0                       # ITB inst hits
system.cpu56.dtb.inst_misses                        0                       # ITB inst misses
system.cpu56.dtb.read_hits                          0                       # DTB read hits
system.cpu56.dtb.read_misses                        0                       # DTB read misses
system.cpu56.dtb.write_hits                         0                       # DTB write hits
system.cpu56.dtb.write_misses                       0                       # DTB write misses
system.cpu56.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu56.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu56.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.read_accesses                      0                       # DTB read accesses
system.cpu56.dtb.write_accesses                     0                       # DTB write accesses
system.cpu56.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu56.dtb.hits                               0                       # DTB hits
system.cpu56.dtb.misses                             0                       # DTB misses
system.cpu56.dtb.accesses                           0                       # DTB accesses
system.cpu56.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.itb.walker.walks                       0                       # Table walker walks requested
system.cpu56.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.inst_hits                          0                       # ITB inst hits
system.cpu56.itb.inst_misses                        0                       # ITB inst misses
system.cpu56.itb.read_hits                          0                       # DTB read hits
system.cpu56.itb.read_misses                        0                       # DTB read misses
system.cpu56.itb.write_hits                         0                       # DTB write hits
system.cpu56.itb.write_misses                       0                       # DTB write misses
system.cpu56.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu56.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu56.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu56.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu56.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu56.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.read_accesses                      0                       # DTB read accesses
system.cpu56.itb.write_accesses                     0                       # DTB write accesses
system.cpu56.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu56.itb.hits                               0                       # DTB hits
system.cpu56.itb.misses                             0                       # DTB misses
system.cpu56.itb.accesses                           0                       # DTB accesses
system.cpu56.numCycles                         227503                       # number of cpu cycles simulated
system.cpu56.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu56.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu56.committedInsts                     64863                       # Number of instructions committed
system.cpu56.committedOps                       65107                       # Number of ops (including micro ops) committed
system.cpu56.num_int_alu_accesses               60358                       # Number of integer alu accesses
system.cpu56.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu56.num_func_calls                        43                       # number of times a function call or return occured
system.cpu56.num_conditional_control_insts         4731                       # number of instructions that are conditional controls
system.cpu56.num_int_insts                      60358                       # number of integer instructions
system.cpu56.num_fp_insts                           0                       # number of float instructions
system.cpu56.num_int_register_reads            124709                       # number of times the integer registers were read
system.cpu56.num_int_register_writes            59157                       # number of times the integer registers were written
system.cpu56.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu56.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu56.num_cc_register_reads             195330                       # number of times the CC registers were read
system.cpu56.num_cc_register_writes             27984                       # number of times the CC registers were written
system.cpu56.num_mem_refs                       17452                       # number of memory refs
system.cpu56.num_load_insts                     17081                       # Number of load instructions
system.cpu56.num_store_insts                      371                       # Number of store instructions
system.cpu56.num_idle_cycles             162393.714381                       # Number of idle cycles
system.cpu56.num_busy_cycles             65109.285619                       # Number of busy cycles
system.cpu56.not_idle_fraction               0.286191                       # Percentage of non-idle cycles
system.cpu56.idle_fraction                   0.713809                       # Percentage of idle cycles
system.cpu56.Branches                            4782                       # Number of branches fetched
system.cpu56.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu56.op_class::IntAlu                   35367     54.32%     54.32% # Class of executed instruction
system.cpu56.op_class::IntMult                  12291     18.88%     73.20% # Class of executed instruction
system.cpu56.op_class::IntDiv                       0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatAdd                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatCmp                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatCvt                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatMult                    0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatDiv                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::FloatSqrt                    0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdAdd                      0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdAddAcc                   0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdAlu                      0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdCmp                      0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdCvt                      0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdMisc                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdMult                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdMultAcc                  0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdShift                    0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdShiftAcc                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdSqrt                     0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatAdd                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatAlu                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatCmp                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatCvt                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatDiv                 0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatMisc                0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatMult                0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatMultAcc             0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::SimdFloatSqrt                0      0.00%     73.20% # Class of executed instruction
system.cpu56.op_class::MemRead                  17081     26.23%     99.43% # Class of executed instruction
system.cpu56.op_class::MemWrite                   371      0.57%    100.00% # Class of executed instruction
system.cpu56.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::total                    65110                       # Class of executed instruction
system.cpu57.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.inst_hits                          0                       # ITB inst hits
system.cpu57.dtb.inst_misses                        0                       # ITB inst misses
system.cpu57.dtb.read_hits                          0                       # DTB read hits
system.cpu57.dtb.read_misses                        0                       # DTB read misses
system.cpu57.dtb.write_hits                         0                       # DTB write hits
system.cpu57.dtb.write_misses                       0                       # DTB write misses
system.cpu57.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu57.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu57.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.read_accesses                      0                       # DTB read accesses
system.cpu57.dtb.write_accesses                     0                       # DTB write accesses
system.cpu57.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu57.dtb.hits                               0                       # DTB hits
system.cpu57.dtb.misses                             0                       # DTB misses
system.cpu57.dtb.accesses                           0                       # DTB accesses
system.cpu57.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.itb.walker.walks                       0                       # Table walker walks requested
system.cpu57.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.inst_hits                          0                       # ITB inst hits
system.cpu57.itb.inst_misses                        0                       # ITB inst misses
system.cpu57.itb.read_hits                          0                       # DTB read hits
system.cpu57.itb.read_misses                        0                       # DTB read misses
system.cpu57.itb.write_hits                         0                       # DTB write hits
system.cpu57.itb.write_misses                       0                       # DTB write misses
system.cpu57.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu57.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu57.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu57.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu57.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu57.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.read_accesses                      0                       # DTB read accesses
system.cpu57.itb.write_accesses                     0                       # DTB write accesses
system.cpu57.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu57.itb.hits                               0                       # DTB hits
system.cpu57.itb.misses                             0                       # DTB misses
system.cpu57.itb.accesses                           0                       # DTB accesses
system.cpu57.numCycles                         227503                       # number of cpu cycles simulated
system.cpu57.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu57.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu57.committedInsts                     64695                       # Number of instructions committed
system.cpu57.committedOps                       64939                       # Number of ops (including micro ops) committed
system.cpu57.num_int_alu_accesses               60223                       # Number of integer alu accesses
system.cpu57.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu57.num_func_calls                        43                       # number of times a function call or return occured
system.cpu57.num_conditional_control_insts         4698                       # number of instructions that are conditional controls
system.cpu57.num_int_insts                      60223                       # number of integer instructions
system.cpu57.num_fp_insts                           0                       # number of float instructions
system.cpu57.num_int_register_reads            124476                       # number of times the integer registers were read
system.cpu57.num_int_register_writes            59052                       # number of times the integer registers were written
system.cpu57.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu57.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu57.num_cc_register_reads             194826                       # number of times the CC registers were read
system.cpu57.num_cc_register_writes             27900                       # number of times the CC registers were written
system.cpu57.num_mem_refs                       17380                       # number of memory refs
system.cpu57.num_load_insts                     17046                       # Number of load instructions
system.cpu57.num_store_insts                      334                       # Number of store instructions
system.cpu57.num_idle_cycles             162561.715118                       # Number of idle cycles
system.cpu57.num_busy_cycles             64941.284882                       # Number of busy cycles
system.cpu57.not_idle_fraction               0.285452                       # Percentage of non-idle cycles
system.cpu57.idle_fraction                   0.714548                       # Percentage of idle cycles
system.cpu57.Branches                            4749                       # Number of branches fetched
system.cpu57.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu57.op_class::IntAlu                   35271     54.31%     54.31% # Class of executed instruction
system.cpu57.op_class::IntMult                  12291     18.93%     73.24% # Class of executed instruction
system.cpu57.op_class::IntDiv                       0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatAdd                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatCmp                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatCvt                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatMult                    0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatDiv                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::FloatSqrt                    0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdAdd                      0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdAddAcc                   0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdAlu                      0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdCmp                      0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdCvt                      0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdMisc                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdMult                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdMultAcc                  0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdShift                    0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdShiftAcc                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdSqrt                     0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatAdd                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatAlu                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatCmp                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatCvt                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatDiv                 0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatMisc                0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatMult                0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatMultAcc             0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::SimdFloatSqrt                0      0.00%     73.24% # Class of executed instruction
system.cpu57.op_class::MemRead                  17046     26.25%     99.49% # Class of executed instruction
system.cpu57.op_class::MemWrite                   334      0.51%    100.00% # Class of executed instruction
system.cpu57.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::total                    64942                       # Class of executed instruction
system.cpu58.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.inst_hits                          0                       # ITB inst hits
system.cpu58.dtb.inst_misses                        0                       # ITB inst misses
system.cpu58.dtb.read_hits                          0                       # DTB read hits
system.cpu58.dtb.read_misses                        0                       # DTB read misses
system.cpu58.dtb.write_hits                         0                       # DTB write hits
system.cpu58.dtb.write_misses                       0                       # DTB write misses
system.cpu58.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu58.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu58.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.read_accesses                      0                       # DTB read accesses
system.cpu58.dtb.write_accesses                     0                       # DTB write accesses
system.cpu58.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu58.dtb.hits                               0                       # DTB hits
system.cpu58.dtb.misses                             0                       # DTB misses
system.cpu58.dtb.accesses                           0                       # DTB accesses
system.cpu58.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.itb.walker.walks                       0                       # Table walker walks requested
system.cpu58.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.inst_hits                          0                       # ITB inst hits
system.cpu58.itb.inst_misses                        0                       # ITB inst misses
system.cpu58.itb.read_hits                          0                       # DTB read hits
system.cpu58.itb.read_misses                        0                       # DTB read misses
system.cpu58.itb.write_hits                         0                       # DTB write hits
system.cpu58.itb.write_misses                       0                       # DTB write misses
system.cpu58.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu58.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu58.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu58.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu58.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu58.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.read_accesses                      0                       # DTB read accesses
system.cpu58.itb.write_accesses                     0                       # DTB write accesses
system.cpu58.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu58.itb.hits                               0                       # DTB hits
system.cpu58.itb.misses                             0                       # DTB misses
system.cpu58.itb.accesses                           0                       # DTB accesses
system.cpu58.numCycles                         227503                       # number of cpu cycles simulated
system.cpu58.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu58.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu58.committedInsts                     64536                       # Number of instructions committed
system.cpu58.committedOps                       64771                       # Number of ops (including micro ops) committed
system.cpu58.num_int_alu_accesses               60096                       # Number of integer alu accesses
system.cpu58.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu58.num_func_calls                        41                       # number of times a function call or return occured
system.cpu58.num_conditional_control_insts         4659                       # number of instructions that are conditional controls
system.cpu58.num_int_insts                      60096                       # number of integer instructions
system.cpu58.num_fp_insts                           0                       # number of float instructions
system.cpu58.num_int_register_reads            124220                       # number of times the integer registers were read
system.cpu58.num_int_register_writes            58992                       # number of times the integer registers were written
system.cpu58.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu58.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu58.num_cc_register_reads             194322                       # number of times the CC registers were read
system.cpu58.num_cc_register_writes             27633                       # number of times the CC registers were written
system.cpu58.num_mem_refs                       17364                       # number of memory refs
system.cpu58.num_load_insts                     17022                       # Number of load instructions
system.cpu58.num_store_insts                      342                       # Number of store instructions
system.cpu58.num_idle_cycles             162729.715855                       # Number of idle cycles
system.cpu58.num_busy_cycles             64773.284145                       # Number of busy cycles
system.cpu58.not_idle_fraction               0.284714                       # Percentage of non-idle cycles
system.cpu58.idle_fraction                   0.715286                       # Percentage of idle cycles
system.cpu58.Branches                            4707                       # Number of branches fetched
system.cpu58.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu58.op_class::IntAlu                   35119     54.22%     54.22% # Class of executed instruction
system.cpu58.op_class::IntMult                  12291     18.98%     73.19% # Class of executed instruction
system.cpu58.op_class::IntDiv                       0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatAdd                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatCmp                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatCvt                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatMult                    0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatDiv                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::FloatSqrt                    0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdAdd                      0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdAddAcc                   0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdAlu                      0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdCmp                      0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdCvt                      0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdMisc                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdMult                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdMultAcc                  0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdShift                    0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdShiftAcc                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdSqrt                     0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatAdd                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatAlu                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatCmp                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatCvt                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatDiv                 0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatMisc                0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatMult                0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatMultAcc             0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::SimdFloatSqrt                0      0.00%     73.19% # Class of executed instruction
system.cpu58.op_class::MemRead                  17022     26.28%     99.47% # Class of executed instruction
system.cpu58.op_class::MemWrite                   342      0.53%    100.00% # Class of executed instruction
system.cpu58.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::total                    64774                       # Class of executed instruction
system.cpu59.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.inst_hits                          0                       # ITB inst hits
system.cpu59.dtb.inst_misses                        0                       # ITB inst misses
system.cpu59.dtb.read_hits                          0                       # DTB read hits
system.cpu59.dtb.read_misses                        0                       # DTB read misses
system.cpu59.dtb.write_hits                         0                       # DTB write hits
system.cpu59.dtb.write_misses                       0                       # DTB write misses
system.cpu59.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu59.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu59.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.read_accesses                      0                       # DTB read accesses
system.cpu59.dtb.write_accesses                     0                       # DTB write accesses
system.cpu59.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu59.dtb.hits                               0                       # DTB hits
system.cpu59.dtb.misses                             0                       # DTB misses
system.cpu59.dtb.accesses                           0                       # DTB accesses
system.cpu59.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.itb.walker.walks                       0                       # Table walker walks requested
system.cpu59.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.inst_hits                          0                       # ITB inst hits
system.cpu59.itb.inst_misses                        0                       # ITB inst misses
system.cpu59.itb.read_hits                          0                       # DTB read hits
system.cpu59.itb.read_misses                        0                       # DTB read misses
system.cpu59.itb.write_hits                         0                       # DTB write hits
system.cpu59.itb.write_misses                       0                       # DTB write misses
system.cpu59.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu59.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu59.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu59.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu59.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu59.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.read_accesses                      0                       # DTB read accesses
system.cpu59.itb.write_accesses                     0                       # DTB write accesses
system.cpu59.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu59.itb.hits                               0                       # DTB hits
system.cpu59.itb.misses                             0                       # DTB misses
system.cpu59.itb.accesses                           0                       # DTB accesses
system.cpu59.numCycles                         227503                       # number of cpu cycles simulated
system.cpu59.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu59.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu59.committedInsts                     64389                       # Number of instructions committed
system.cpu59.committedOps                       64604                       # Number of ops (including micro ops) committed
system.cpu59.num_int_alu_accesses               59966                       # Number of integer alu accesses
system.cpu59.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu59.num_func_calls                        37                       # number of times a function call or return occured
system.cpu59.num_conditional_control_insts         4621                       # number of instructions that are conditional controls
system.cpu59.num_int_insts                      59966                       # number of integer instructions
system.cpu59.num_fp_insts                           0                       # number of float instructions
system.cpu59.num_int_register_reads            123947                       # number of times the integer registers were read
system.cpu59.num_int_register_writes            58941                       # number of times the integer registers were written
system.cpu59.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu59.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu59.num_cc_register_reads             193818                       # number of times the CC registers were read
system.cpu59.num_cc_register_writes             27318                       # number of times the CC registers were written
system.cpu59.num_mem_refs                       17365                       # number of memory refs
system.cpu59.num_load_insts                     17008                       # Number of load instructions
system.cpu59.num_store_insts                      357                       # Number of store instructions
system.cpu59.num_idle_cycles             162897.716592                       # Number of idle cycles
system.cpu59.num_busy_cycles             64605.283408                       # Number of busy cycles
system.cpu59.not_idle_fraction               0.283976                       # Percentage of non-idle cycles
system.cpu59.idle_fraction                   0.716024                       # Percentage of idle cycles
system.cpu59.Branches                            4666                       # Number of branches fetched
system.cpu59.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu59.op_class::IntAlu                   34950     54.10%     54.10% # Class of executed instruction
system.cpu59.op_class::IntMult                  12291     19.02%     73.12% # Class of executed instruction
system.cpu59.op_class::IntDiv                       0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatAdd                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatCmp                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatCvt                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatMult                    0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatDiv                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::FloatSqrt                    0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdAdd                      0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdAddAcc                   0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdAlu                      0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdCmp                      0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdCvt                      0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdMisc                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdMult                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdMultAcc                  0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdShift                    0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdShiftAcc                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdSqrt                     0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatAdd                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatAlu                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatCmp                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatCvt                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatDiv                 0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatMisc                0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatMult                0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatMultAcc             0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::SimdFloatSqrt                0      0.00%     73.12% # Class of executed instruction
system.cpu59.op_class::MemRead                  17008     26.33%     99.45% # Class of executed instruction
system.cpu59.op_class::MemWrite                   357      0.55%    100.00% # Class of executed instruction
system.cpu59.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::total                    64606                       # Class of executed instruction
system.cpu60.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.inst_hits                          0                       # ITB inst hits
system.cpu60.dtb.inst_misses                        0                       # ITB inst misses
system.cpu60.dtb.read_hits                          0                       # DTB read hits
system.cpu60.dtb.read_misses                        0                       # DTB read misses
system.cpu60.dtb.write_hits                         0                       # DTB write hits
system.cpu60.dtb.write_misses                       0                       # DTB write misses
system.cpu60.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu60.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu60.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.read_accesses                      0                       # DTB read accesses
system.cpu60.dtb.write_accesses                     0                       # DTB write accesses
system.cpu60.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu60.dtb.hits                               0                       # DTB hits
system.cpu60.dtb.misses                             0                       # DTB misses
system.cpu60.dtb.accesses                           0                       # DTB accesses
system.cpu60.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.itb.walker.walks                       0                       # Table walker walks requested
system.cpu60.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.inst_hits                          0                       # ITB inst hits
system.cpu60.itb.inst_misses                        0                       # ITB inst misses
system.cpu60.itb.read_hits                          0                       # DTB read hits
system.cpu60.itb.read_misses                        0                       # DTB read misses
system.cpu60.itb.write_hits                         0                       # DTB write hits
system.cpu60.itb.write_misses                       0                       # DTB write misses
system.cpu60.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu60.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu60.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu60.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu60.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu60.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.read_accesses                      0                       # DTB read accesses
system.cpu60.itb.write_accesses                     0                       # DTB write accesses
system.cpu60.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu60.itb.hits                               0                       # DTB hits
system.cpu60.itb.misses                             0                       # DTB misses
system.cpu60.itb.accesses                           0                       # DTB accesses
system.cpu60.numCycles                         227503                       # number of cpu cycles simulated
system.cpu60.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu60.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu60.committedInsts                     64221                       # Number of instructions committed
system.cpu60.committedOps                       64436                       # Number of ops (including micro ops) committed
system.cpu60.num_int_alu_accesses               59839                       # Number of integer alu accesses
system.cpu60.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu60.num_func_calls                        37                       # number of times a function call or return occured
system.cpu60.num_conditional_control_insts         4580                       # number of instructions that are conditional controls
system.cpu60.num_int_insts                      59839                       # number of integer instructions
system.cpu60.num_fp_insts                           0                       # number of float instructions
system.cpu60.num_int_register_reads            123697                       # number of times the integer registers were read
system.cpu60.num_int_register_writes            58874                       # number of times the integer registers were written
system.cpu60.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu60.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu60.num_cc_register_reads             193314                       # number of times the CC registers were read
system.cpu60.num_cc_register_writes             27084                       # number of times the CC registers were written
system.cpu60.num_mem_refs                       17339                       # number of memory refs
system.cpu60.num_load_insts                     16986                       # Number of load instructions
system.cpu60.num_store_insts                      353                       # Number of store instructions
system.cpu60.num_idle_cycles             163065.717329                       # Number of idle cycles
system.cpu60.num_busy_cycles             64437.282671                       # Number of busy cycles
system.cpu60.not_idle_fraction               0.283237                       # Percentage of non-idle cycles
system.cpu60.idle_fraction                   0.716763                       # Percentage of idle cycles
system.cpu60.Branches                            4625                       # Number of branches fetched
system.cpu60.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu60.op_class::IntAlu                   34808     54.02%     54.02% # Class of executed instruction
system.cpu60.op_class::IntMult                  12291     19.07%     73.09% # Class of executed instruction
system.cpu60.op_class::IntDiv                       0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatAdd                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatCmp                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatCvt                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatMult                    0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatDiv                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::FloatSqrt                    0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdAdd                      0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdAddAcc                   0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdAlu                      0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdCmp                      0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdCvt                      0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdMisc                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdMult                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdMultAcc                  0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdShift                    0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdShiftAcc                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdSqrt                     0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatAdd                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatAlu                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatCmp                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatCvt                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatDiv                 0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatMisc                0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatMult                0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatMultAcc             0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::SimdFloatSqrt                0      0.00%     73.09% # Class of executed instruction
system.cpu60.op_class::MemRead                  16986     26.36%     99.45% # Class of executed instruction
system.cpu60.op_class::MemWrite                   353      0.55%    100.00% # Class of executed instruction
system.cpu60.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::total                    64438                       # Class of executed instruction
system.cpu61.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.inst_hits                          0                       # ITB inst hits
system.cpu61.dtb.inst_misses                        0                       # ITB inst misses
system.cpu61.dtb.read_hits                          0                       # DTB read hits
system.cpu61.dtb.read_misses                        0                       # DTB read misses
system.cpu61.dtb.write_hits                         0                       # DTB write hits
system.cpu61.dtb.write_misses                       0                       # DTB write misses
system.cpu61.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu61.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu61.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.read_accesses                      0                       # DTB read accesses
system.cpu61.dtb.write_accesses                     0                       # DTB write accesses
system.cpu61.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu61.dtb.hits                               0                       # DTB hits
system.cpu61.dtb.misses                             0                       # DTB misses
system.cpu61.dtb.accesses                           0                       # DTB accesses
system.cpu61.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.itb.walker.walks                       0                       # Table walker walks requested
system.cpu61.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.inst_hits                          0                       # ITB inst hits
system.cpu61.itb.inst_misses                        0                       # ITB inst misses
system.cpu61.itb.read_hits                          0                       # DTB read hits
system.cpu61.itb.read_misses                        0                       # DTB read misses
system.cpu61.itb.write_hits                         0                       # DTB write hits
system.cpu61.itb.write_misses                       0                       # DTB write misses
system.cpu61.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu61.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu61.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu61.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu61.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu61.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.read_accesses                      0                       # DTB read accesses
system.cpu61.itb.write_accesses                     0                       # DTB write accesses
system.cpu61.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu61.itb.hits                               0                       # DTB hits
system.cpu61.itb.misses                             0                       # DTB misses
system.cpu61.itb.accesses                           0                       # DTB accesses
system.cpu61.numCycles                         227503                       # number of cpu cycles simulated
system.cpu61.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu61.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu61.committedInsts                     64053                       # Number of instructions committed
system.cpu61.committedOps                       64268                       # Number of ops (including micro ops) committed
system.cpu61.num_int_alu_accesses               59715                       # Number of integer alu accesses
system.cpu61.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu61.num_func_calls                        37                       # number of times a function call or return occured
system.cpu61.num_conditional_control_insts         4536                       # number of instructions that are conditional controls
system.cpu61.num_int_insts                      59715                       # number of integer instructions
system.cpu61.num_fp_insts                           0                       # number of float instructions
system.cpu61.num_int_register_reads            123443                       # number of times the integer registers were read
system.cpu61.num_int_register_writes            58818                       # number of times the integer registers were written
system.cpu61.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu61.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu61.num_cc_register_reads             192810                       # number of times the CC registers were read
system.cpu61.num_cc_register_writes             26805                       # number of times the CC registers were written
system.cpu61.num_mem_refs                       17326                       # number of memory refs
system.cpu61.num_load_insts                     16967                       # Number of load instructions
system.cpu61.num_store_insts                      359                       # Number of store instructions
system.cpu61.num_idle_cycles             163233.718066                       # Number of idle cycles
system.cpu61.num_busy_cycles             64269.281934                       # Number of busy cycles
system.cpu61.not_idle_fraction               0.282499                       # Percentage of non-idle cycles
system.cpu61.idle_fraction                   0.717501                       # Percentage of idle cycles
system.cpu61.Branches                            4581                       # Number of branches fetched
system.cpu61.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu61.op_class::IntAlu                   34653     53.92%     53.92% # Class of executed instruction
system.cpu61.op_class::IntMult                  12291     19.12%     73.04% # Class of executed instruction
system.cpu61.op_class::IntDiv                       0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatAdd                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatCmp                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatCvt                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatMult                    0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatDiv                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::FloatSqrt                    0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdAdd                      0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdAddAcc                   0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdAlu                      0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdCmp                      0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdCvt                      0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdMisc                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdMult                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdMultAcc                  0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdShift                    0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdShiftAcc                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdSqrt                     0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatAdd                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatAlu                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatCmp                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatCvt                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatDiv                 0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatMisc                0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatMult                0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatMultAcc             0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::SimdFloatSqrt                0      0.00%     73.04% # Class of executed instruction
system.cpu61.op_class::MemRead                  16967     26.40%     99.44% # Class of executed instruction
system.cpu61.op_class::MemWrite                   359      0.56%    100.00% # Class of executed instruction
system.cpu61.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::total                    64270                       # Class of executed instruction
system.cpu62.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.inst_hits                          0                       # ITB inst hits
system.cpu62.dtb.inst_misses                        0                       # ITB inst misses
system.cpu62.dtb.read_hits                          0                       # DTB read hits
system.cpu62.dtb.read_misses                        0                       # DTB read misses
system.cpu62.dtb.write_hits                         0                       # DTB write hits
system.cpu62.dtb.write_misses                       0                       # DTB write misses
system.cpu62.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu62.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu62.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.read_accesses                      0                       # DTB read accesses
system.cpu62.dtb.write_accesses                     0                       # DTB write accesses
system.cpu62.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu62.dtb.hits                               0                       # DTB hits
system.cpu62.dtb.misses                             0                       # DTB misses
system.cpu62.dtb.accesses                           0                       # DTB accesses
system.cpu62.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.itb.walker.walks                       0                       # Table walker walks requested
system.cpu62.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.inst_hits                          0                       # ITB inst hits
system.cpu62.itb.inst_misses                        0                       # ITB inst misses
system.cpu62.itb.read_hits                          0                       # DTB read hits
system.cpu62.itb.read_misses                        0                       # DTB read misses
system.cpu62.itb.write_hits                         0                       # DTB write hits
system.cpu62.itb.write_misses                       0                       # DTB write misses
system.cpu62.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu62.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu62.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu62.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu62.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu62.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.read_accesses                      0                       # DTB read accesses
system.cpu62.itb.write_accesses                     0                       # DTB write accesses
system.cpu62.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu62.itb.hits                               0                       # DTB hits
system.cpu62.itb.misses                             0                       # DTB misses
system.cpu62.itb.accesses                           0                       # DTB accesses
system.cpu62.numCycles                         227503                       # number of cpu cycles simulated
system.cpu62.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu62.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu62.committedInsts                     63885                       # Number of instructions committed
system.cpu62.committedOps                       64100                       # Number of ops (including micro ops) committed
system.cpu62.num_int_alu_accesses               59586                       # Number of integer alu accesses
system.cpu62.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu62.num_func_calls                        37                       # number of times a function call or return occured
system.cpu62.num_conditional_control_insts         4497                       # number of instructions that are conditional controls
system.cpu62.num_int_insts                      59586                       # number of integer instructions
system.cpu62.num_fp_insts                           0                       # number of float instructions
system.cpu62.num_int_register_reads            123196                       # number of times the integer registers were read
system.cpu62.num_int_register_writes            58743                       # number of times the integer registers were written
system.cpu62.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu62.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu62.num_cc_register_reads             192306                       # number of times the CC registers were read
system.cpu62.num_cc_register_writes             26601                       # number of times the CC registers were written
system.cpu62.num_mem_refs                       17290                       # number of memory refs
system.cpu62.num_load_insts                     16942                       # Number of load instructions
system.cpu62.num_store_insts                      348                       # Number of store instructions
system.cpu62.num_idle_cycles             163401.718803                       # Number of idle cycles
system.cpu62.num_busy_cycles             64101.281197                       # Number of busy cycles
system.cpu62.not_idle_fraction               0.281760                       # Percentage of non-idle cycles
system.cpu62.idle_fraction                   0.718240                       # Percentage of idle cycles
system.cpu62.Branches                            4542                       # Number of branches fetched
system.cpu62.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu62.op_class::IntAlu                   34521     53.85%     53.85% # Class of executed instruction
system.cpu62.op_class::IntMult                  12291     19.17%     73.03% # Class of executed instruction
system.cpu62.op_class::IntDiv                       0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatAdd                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatCmp                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatCvt                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatMult                    0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatDiv                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::FloatSqrt                    0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdAdd                      0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdAddAcc                   0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdAlu                      0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdCmp                      0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdCvt                      0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdMisc                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdMult                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdMultAcc                  0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdShift                    0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdShiftAcc                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdSqrt                     0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatAdd                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatAlu                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatCmp                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatCvt                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatDiv                 0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatMisc                0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatMult                0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatMultAcc             0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::SimdFloatSqrt                0      0.00%     73.03% # Class of executed instruction
system.cpu62.op_class::MemRead                  16942     26.43%     99.46% # Class of executed instruction
system.cpu62.op_class::MemWrite                   348      0.54%    100.00% # Class of executed instruction
system.cpu62.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::total                    64102                       # Class of executed instruction
system.cpu63.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.inst_hits                          0                       # ITB inst hits
system.cpu63.dtb.inst_misses                        0                       # ITB inst misses
system.cpu63.dtb.read_hits                          0                       # DTB read hits
system.cpu63.dtb.read_misses                        0                       # DTB read misses
system.cpu63.dtb.write_hits                         0                       # DTB write hits
system.cpu63.dtb.write_misses                       0                       # DTB write misses
system.cpu63.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu63.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu63.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.read_accesses                      0                       # DTB read accesses
system.cpu63.dtb.write_accesses                     0                       # DTB write accesses
system.cpu63.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu63.dtb.hits                               0                       # DTB hits
system.cpu63.dtb.misses                             0                       # DTB misses
system.cpu63.dtb.accesses                           0                       # DTB accesses
system.cpu63.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.itb.walker.walks                       0                       # Table walker walks requested
system.cpu63.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.inst_hits                          0                       # ITB inst hits
system.cpu63.itb.inst_misses                        0                       # ITB inst misses
system.cpu63.itb.read_hits                          0                       # DTB read hits
system.cpu63.itb.read_misses                        0                       # DTB read misses
system.cpu63.itb.write_hits                         0                       # DTB write hits
system.cpu63.itb.write_misses                       0                       # DTB write misses
system.cpu63.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu63.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu63.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu63.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu63.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu63.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.read_accesses                      0                       # DTB read accesses
system.cpu63.itb.write_accesses                     0                       # DTB write accesses
system.cpu63.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu63.itb.hits                               0                       # DTB hits
system.cpu63.itb.misses                             0                       # DTB misses
system.cpu63.itb.accesses                           0                       # DTB accesses
system.cpu63.numCycles                         227503                       # number of cpu cycles simulated
system.cpu63.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu63.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu63.committedInsts                     63712                       # Number of instructions committed
system.cpu63.committedOps                       63931                       # Number of ops (including micro ops) committed
system.cpu63.num_int_alu_accesses               59458                       # Number of integer alu accesses
system.cpu63.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu63.num_func_calls                        37                       # number of times a function call or return occured
system.cpu63.num_conditional_control_insts         4458                       # number of instructions that are conditional controls
system.cpu63.num_int_insts                      59458                       # number of integer instructions
system.cpu63.num_fp_insts                           0                       # number of float instructions
system.cpu63.num_int_register_reads            122967                       # number of times the integer registers were read
system.cpu63.num_int_register_writes            58656                       # number of times the integer registers were written
system.cpu63.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu63.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu63.num_cc_register_reads             191802                       # number of times the CC registers were read
system.cpu63.num_cc_register_writes             26448                       # number of times the CC registers were written
system.cpu63.num_mem_refs                       17236                       # number of memory refs
system.cpu63.num_load_insts                     16908                       # Number of load instructions
system.cpu63.num_store_insts                      328                       # Number of store instructions
system.cpu63.num_idle_cycles             163569.719540                       # Number of idle cycles
system.cpu63.num_busy_cycles             63933.280460                       # Number of busy cycles
system.cpu63.not_idle_fraction               0.281022                       # Percentage of non-idle cycles
system.cpu63.idle_fraction                   0.718978                       # Percentage of idle cycles
system.cpu63.Branches                            4501                       # Number of branches fetched
system.cpu63.op_class::No_OpClass                   0      0.00%      0.00% # Class of executed instruction
system.cpu63.op_class::IntAlu                   34407     53.82%     53.82% # Class of executed instruction
system.cpu63.op_class::IntMult                  12291     19.22%     73.04% # Class of executed instruction
system.cpu63.op_class::IntDiv                       0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatAdd                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatCmp                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatCvt                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatMult                    0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatDiv                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::FloatSqrt                    0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdAdd                      0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdAddAcc                   0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdAlu                      0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdCmp                      0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdCvt                      0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdMisc                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdMult                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdMultAcc                  0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdShift                    0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdShiftAcc                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdSqrt                     0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatAdd                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatAlu                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatCmp                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatCvt                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatDiv                 0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMisc                0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMult                0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMultAcc             0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatSqrt                0      0.00%     73.04% # Class of executed instruction
system.cpu63.op_class::MemRead                  16908     26.45%     99.49% # Class of executed instruction
system.cpu63.op_class::MemWrite                   328      0.51%    100.00% # Class of executed instruction
system.cpu63.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::total                    63934                       # Class of executed instruction
system.membus.trans_dist::ReadReq             5659464                       # Transaction distribution
system.membus.trans_dist::ReadResp            5661458                       # Transaction distribution
system.membus.trans_dist::WriteReq              73238                       # Transaction distribution
system.membus.trans_dist::WriteResp             73238                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                64                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               64                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq          1994                       # Transaction distribution
system.membus.trans_dist::StoreCondReq           1994                       # Transaction distribution
system.membus.trans_dist::StoreCondResp          1994                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache_port::system.mem_ctrls.port       393868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache_port::system.mem_ctrls.port       139186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache_port::system.mem_ctrls.port       147632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache_port::system.mem_ctrls.port        37712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache_port::system.mem_ctrls.port       147296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache_port::system.mem_ctrls.port        37648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache_port::system.mem_ctrls.port       146960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache_port::system.mem_ctrls.port        37606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache_port::system.mem_ctrls.port       146624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache_port::system.mem_ctrls.port        37596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache_port::system.mem_ctrls.port       146288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache_port::system.mem_ctrls.port        37586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache_port::system.mem_ctrls.port       146010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache_port::system.mem_ctrls.port        37410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache_port::system.mem_ctrls.port       145674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache_port::system.mem_ctrls.port        37378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache_port::system.mem_ctrls.port       145338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache_port::system.mem_ctrls.port        37342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache_port::system.mem_ctrls.port       145002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache_port::system.mem_ctrls.port        37304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache_port::system.mem_ctrls.port       144666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache_port::system.mem_ctrls.port        37238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache_port::system.mem_ctrls.port       144388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache_port::system.mem_ctrls.port        37222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache_port::system.mem_ctrls.port       144052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache_port::system.mem_ctrls.port        37210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache_port::system.mem_ctrls.port       143716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache_port::system.mem_ctrls.port        37172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache_port::system.mem_ctrls.port       143380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache_port::system.mem_ctrls.port        37122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache_port::system.mem_ctrls.port       143044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache_port::system.mem_ctrls.port        37074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache_port::system.mem_ctrls.port       142766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache_port::system.mem_ctrls.port        36960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache_port::system.mem_ctrls.port       142430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache_port::system.mem_ctrls.port        36920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu18.icache_port::system.mem_ctrls.port       142094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu18.dcache_port::system.mem_ctrls.port        36858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu19.icache_port::system.mem_ctrls.port       141758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu19.dcache_port::system.mem_ctrls.port        36834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu20.icache_port::system.mem_ctrls.port       141422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu20.dcache_port::system.mem_ctrls.port        36826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu21.icache_port::system.mem_ctrls.port       141104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu21.dcache_port::system.mem_ctrls.port        36652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu22.icache_port::system.mem_ctrls.port       140808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu22.dcache_port::system.mem_ctrls.port        36660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu23.icache_port::system.mem_ctrls.port       140472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu23.dcache_port::system.mem_ctrls.port        36598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu24.icache_port::system.mem_ctrls.port       140136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu24.dcache_port::system.mem_ctrls.port        36514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu25.icache_port::system.mem_ctrls.port       139800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu25.dcache_port::system.mem_ctrls.port        36544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu26.icache_port::system.mem_ctrls.port       139474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu26.dcache_port::system.mem_ctrls.port        36452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu27.icache_port::system.mem_ctrls.port       139186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu27.dcache_port::system.mem_ctrls.port        36382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu28.icache_port::system.mem_ctrls.port       138850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu28.dcache_port::system.mem_ctrls.port        36316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu29.icache_port::system.mem_ctrls.port       138514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu29.dcache_port::system.mem_ctrls.port        36294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu30.icache_port::system.mem_ctrls.port       138178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu30.dcache_port::system.mem_ctrls.port        36196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu31.icache_port::system.mem_ctrls.port       137842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu31.dcache_port::system.mem_ctrls.port        36136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu32.icache_port::system.mem_ctrls.port       137564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu32.dcache_port::system.mem_ctrls.port        36164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu33.icache_port::system.mem_ctrls.port       137228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu33.dcache_port::system.mem_ctrls.port        36110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu34.icache_port::system.mem_ctrls.port       136892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu34.dcache_port::system.mem_ctrls.port        36060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu35.icache_port::system.mem_ctrls.port       136556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu35.dcache_port::system.mem_ctrls.port        36008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu36.icache_port::system.mem_ctrls.port       136232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu36.dcache_port::system.mem_ctrls.port        35996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu37.icache_port::system.mem_ctrls.port       135922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu37.dcache_port::system.mem_ctrls.port        35870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu38.icache_port::system.mem_ctrls.port       135606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu38.dcache_port::system.mem_ctrls.port        35770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu39.icache_port::system.mem_ctrls.port       135270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu39.dcache_port::system.mem_ctrls.port        35760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu40.icache_port::system.mem_ctrls.port       134934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu40.dcache_port::system.mem_ctrls.port        35724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu41.icache_port::system.mem_ctrls.port       134598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu41.dcache_port::system.mem_ctrls.port        35592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu42.icache_port::system.mem_ctrls.port       134290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu42.dcache_port::system.mem_ctrls.port        35576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu43.icache_port::system.mem_ctrls.port       133984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu43.dcache_port::system.mem_ctrls.port        35502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu44.icache_port::system.mem_ctrls.port       133648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu44.dcache_port::system.mem_ctrls.port        35456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu45.icache_port::system.mem_ctrls.port       133312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu45.dcache_port::system.mem_ctrls.port        35408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu46.icache_port::system.mem_ctrls.port       132976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu46.dcache_port::system.mem_ctrls.port        35362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu47.icache_port::system.mem_ctrls.port       132640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu47.dcache_port::system.mem_ctrls.port        35324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu48.icache_port::system.mem_ctrls.port       132362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu48.dcache_port::system.mem_ctrls.port        35220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu49.icache_port::system.mem_ctrls.port       132026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu49.dcache_port::system.mem_ctrls.port        35184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu50.icache_port::system.mem_ctrls.port       131690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu50.dcache_port::system.mem_ctrls.port        35136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu51.icache_port::system.mem_ctrls.port       131346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu51.dcache_port::system.mem_ctrls.port        35158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu52.icache_port::system.mem_ctrls.port       131018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu52.dcache_port::system.mem_ctrls.port        35090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu53.icache_port::system.mem_ctrls.port       130740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu53.dcache_port::system.mem_ctrls.port        34992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu54.icache_port::system.mem_ctrls.port       130404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu54.dcache_port::system.mem_ctrls.port        34946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu55.icache_port::system.mem_ctrls.port       130068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu55.dcache_port::system.mem_ctrls.port        34896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu56.icache_port::system.mem_ctrls.port       129732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu56.dcache_port::system.mem_ctrls.port        34896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu57.icache_port::system.mem_ctrls.port       129396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu57.dcache_port::system.mem_ctrls.port        34750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu58.icache_port::system.mem_ctrls.port       129078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu58.dcache_port::system.mem_ctrls.port        34718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu59.icache_port::system.mem_ctrls.port       128782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu59.dcache_port::system.mem_ctrls.port        34720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu60.icache_port::system.mem_ctrls.port       128446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu60.dcache_port::system.mem_ctrls.port        34670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu61.icache_port::system.mem_ctrls.port       128110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu61.dcache_port::system.mem_ctrls.port        34642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu62.icache_port::system.mem_ctrls.port       127774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu62.dcache_port::system.mem_ctrls.port        34572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu63.icache_port::system.mem_ctrls.port       127430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu63.dcache_port::system.mem_ctrls.port        34462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11473508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache_port::system.mem_ctrls.port       787736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache_port::system.mem_ctrls.port       280518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache_port::system.mem_ctrls.port       295264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache_port::system.mem_ctrls.port        76114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache_port::system.mem_ctrls.port       294592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache_port::system.mem_ctrls.port        75982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache_port::system.mem_ctrls.port       293920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache_port::system.mem_ctrls.port        75902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache_port::system.mem_ctrls.port       293248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache_port::system.mem_ctrls.port        75878                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache_port::system.mem_ctrls.port       292576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache_port::system.mem_ctrls.port        75862                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache_port::system.mem_ctrls.port       292020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache_port::system.mem_ctrls.port        75462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache_port::system.mem_ctrls.port       291348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache_port::system.mem_ctrls.port        75398                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache_port::system.mem_ctrls.port       290676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache_port::system.mem_ctrls.port        75322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache_port::system.mem_ctrls.port       290004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache_port::system.mem_ctrls.port        75250                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache_port::system.mem_ctrls.port       289332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache_port::system.mem_ctrls.port        75118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache_port::system.mem_ctrls.port       288776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache_port::system.mem_ctrls.port        75038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache_port::system.mem_ctrls.port       288104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache_port::system.mem_ctrls.port        75010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache_port::system.mem_ctrls.port       287432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache_port::system.mem_ctrls.port        74938                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache_port::system.mem_ctrls.port       286760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache_port::system.mem_ctrls.port        74834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache_port::system.mem_ctrls.port       286088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache_port::system.mem_ctrls.port        74742                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache_port::system.mem_ctrls.port       285532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache_port::system.mem_ctrls.port        74466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache_port::system.mem_ctrls.port       284860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache_port::system.mem_ctrls.port        74386                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu18.icache_port::system.mem_ctrls.port       284188                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu18.dcache_port::system.mem_ctrls.port        74258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu19.icache_port::system.mem_ctrls.port       283516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu19.dcache_port::system.mem_ctrls.port        74214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu20.icache_port::system.mem_ctrls.port       282844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu20.dcache_port::system.mem_ctrls.port        74194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu21.icache_port::system.mem_ctrls.port       282208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu21.dcache_port::system.mem_ctrls.port        73834                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu22.icache_port::system.mem_ctrls.port       281616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu22.dcache_port::system.mem_ctrls.port        73818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu23.icache_port::system.mem_ctrls.port       280944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu23.dcache_port::system.mem_ctrls.port        73694                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu24.icache_port::system.mem_ctrls.port       280272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu24.dcache_port::system.mem_ctrls.port        73522                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu25.icache_port::system.mem_ctrls.port       279600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu25.dcache_port::system.mem_ctrls.port        73582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu26.icache_port::system.mem_ctrls.port       278948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu26.dcache_port::system.mem_ctrls.port        73394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu27.icache_port::system.mem_ctrls.port       278372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu27.dcache_port::system.mem_ctrls.port        73214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu28.icache_port::system.mem_ctrls.port       277700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu28.dcache_port::system.mem_ctrls.port        73078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu29.icache_port::system.mem_ctrls.port       277028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu29.dcache_port::system.mem_ctrls.port        73038                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu30.icache_port::system.mem_ctrls.port       276356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu30.dcache_port::system.mem_ctrls.port        72838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu31.icache_port::system.mem_ctrls.port       275684                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu31.dcache_port::system.mem_ctrls.port        72722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu32.icache_port::system.mem_ctrls.port       275128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu32.dcache_port::system.mem_ctrls.port        72730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu33.icache_port::system.mem_ctrls.port       274456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu33.dcache_port::system.mem_ctrls.port        72622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu34.icache_port::system.mem_ctrls.port       273784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu34.dcache_port::system.mem_ctrls.port        72518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu35.icache_port::system.mem_ctrls.port       273112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu35.dcache_port::system.mem_ctrls.port        72418                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu36.icache_port::system.mem_ctrls.port       272464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu36.dcache_port::system.mem_ctrls.port        72382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu37.icache_port::system.mem_ctrls.port       271844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu37.dcache_port::system.mem_ctrls.port        72102                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu38.icache_port::system.mem_ctrls.port       271212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu38.dcache_port::system.mem_ctrls.port        71894                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu39.icache_port::system.mem_ctrls.port       270540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu39.dcache_port::system.mem_ctrls.port        71874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu40.icache_port::system.mem_ctrls.port       269868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu40.dcache_port::system.mem_ctrls.port        71798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu41.icache_port::system.mem_ctrls.port       269196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu41.dcache_port::system.mem_ctrls.port        71538                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu42.icache_port::system.mem_ctrls.port       268580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu42.dcache_port::system.mem_ctrls.port        71482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu43.icache_port::system.mem_ctrls.port       267968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu43.dcache_port::system.mem_ctrls.port        71310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu44.icache_port::system.mem_ctrls.port       267296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu44.dcache_port::system.mem_ctrls.port        71214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu45.icache_port::system.mem_ctrls.port       266624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu45.dcache_port::system.mem_ctrls.port        71122                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu46.icache_port::system.mem_ctrls.port       265952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu46.dcache_port::system.mem_ctrls.port        71026                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu47.icache_port::system.mem_ctrls.port       265280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu47.dcache_port::system.mem_ctrls.port        70954                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu48.icache_port::system.mem_ctrls.port       264724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu48.dcache_port::system.mem_ctrls.port        70698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu49.icache_port::system.mem_ctrls.port       264052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu49.dcache_port::system.mem_ctrls.port        70626                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu50.icache_port::system.mem_ctrls.port       263380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu50.dcache_port::system.mem_ctrls.port        70526                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu51.icache_port::system.mem_ctrls.port       262692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu51.dcache_port::system.mem_ctrls.port        70582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu52.icache_port::system.mem_ctrls.port       262036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu52.dcache_port::system.mem_ctrls.port        70426                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu53.icache_port::system.mem_ctrls.port       261480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu53.dcache_port::system.mem_ctrls.port        70194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu54.icache_port::system.mem_ctrls.port       260808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu54.dcache_port::system.mem_ctrls.port        70102                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu55.icache_port::system.mem_ctrls.port       260136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu55.dcache_port::system.mem_ctrls.port        70002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu56.icache_port::system.mem_ctrls.port       259464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu56.dcache_port::system.mem_ctrls.port        69998                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu57.icache_port::system.mem_ctrls.port       258792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu57.dcache_port::system.mem_ctrls.port        69710                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu58.icache_port::system.mem_ctrls.port       258156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu58.dcache_port::system.mem_ctrls.port        69630                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu59.icache_port::system.mem_ctrls.port       257564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu59.dcache_port::system.mem_ctrls.port        69602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu60.icache_port::system.mem_ctrls.port       256892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu60.dcache_port::system.mem_ctrls.port        69498                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu61.icache_port::system.mem_ctrls.port       256220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu61.dcache_port::system.mem_ctrls.port        69446                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu62.icache_port::system.mem_ctrls.port       255548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu62.dcache_port::system.mem_ctrls.port        69302                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu63.icache_port::system.mem_ctrls.port       254860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu63.dcache_port::system.mem_ctrls.port        69094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22975692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5736754                       # Request fanout histogram
system.membus.snoop_fanout::mean            63.789543                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.407633                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::34                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::35                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::36                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::37                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::38                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::39                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::40                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::41                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::42                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::43                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::44                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::45                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::46                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::47                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::48                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::49                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::50                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::51                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::52                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::53                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::54                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::55                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::56                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::57                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::58                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::59                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::60                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::61                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::62                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::63                1207341     21.05%     21.05% # Request fanout histogram
system.membus.snoop_fanout::64                4529413     78.95%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              63                       # Request fanout histogram
system.membus.snoop_fanout::max_value              64                       # Request fanout histogram
system.membus.snoop_fanout::total             5736754                       # Request fanout histogram

---------- End Simulation Statistics   ----------
