
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#/***********************************************************/
#/*   FILE        : processor.tcl                           */
#/*   Description : Default Synopsys Design Compiler Script */
#/*   Usage       : dc_shell -tcl_mode -f default.tcl       */
#/*   You'll need to minimally set design_name & read files */
#/***********************************************************/
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following five lines must be updated for every      */
#/* new design                                              */
#/***********************************************************/
analyze -f sverilog [list "../sys_defs.svh" "../ISA.svh" "../verilog/alu.sv" "../verilog/branch.sv"	"../verilog/btb.sv"	"../verilog/cache_arbiter.sv" "../verilog/cdb.sv"  "../verilog/dcache.sv" "../verilog/decoder.sv" "../verilog/icache.sv" "../verilog/if_id_stage.sv" "../verilog/load_store_queue.sv"	"../verilog/predictor.sv" "../verilog/prf.sv" "../verilog/processor.sv" "../verilog/psel_gen.sv" "../verilog/rat.sv" "../verilog/rob.sv" "../verilog/rrat.sv" "../verilog/rs_alu.sv" "../verilog/rs_branch.sv" "../verilog/rs_mul.sv" "../verilog/rs_lb.sv" "../verilog/rs_sq.sv" "../verilog/top_level.sv" "../verilog/wand_sel.sv" "../verilog/mul/pipe_mul.v"]
Running PRESTO HDLC
Compiling source file ../sys_defs.svh
Compiling source file ../ISA.svh
Compiling source file ../verilog/alu.sv
Compiling source file ../verilog/branch.sv
Compiling source file ../verilog/btb.sv
Compiling source file ../verilog/cache_arbiter.sv
Compiling source file ../verilog/cdb.sv
Compiling source file ../verilog/dcache.sv
Warning:  ../verilog/dcache.sv:236: the undeclared symbol 'load_buffer_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../verilog/decoder.sv
Warning:  ../verilog/decoder.sv:199: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  ../verilog/decoder.sv:204: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Warning:  ../verilog/decoder.sv:214: The 'white space before ``' syntax is non-standard. Those spaces are discarded (VER-730)
Compiling source file ../verilog/icache.sv
Compiling source file ../verilog/if_id_stage.sv
Compiling source file ../verilog/load_store_queue.sv
Compiling source file ../verilog/predictor.sv
Compiling source file ../verilog/prf.sv
Compiling source file ../verilog/processor.sv
Compiling source file ../verilog/psel_gen.sv
Compiling source file ../verilog/rat.sv
Compiling source file ../verilog/rob.sv
Compiling source file ../verilog/rrat.sv
Compiling source file ../verilog/rs_alu.sv
Compiling source file ../verilog/rs_branch.sv
Compiling source file ../verilog/rs_mul.sv
Compiling source file ../verilog/rs_lb.sv
Compiling source file ../verilog/rs_sq.sv
Compiling source file ../verilog/top_level.sv
Warning:  ../verilog/top_level.sv:379: the undeclared symbol 'store_enable' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../verilog/wand_sel.sv
Compiling source file ../verilog/mul/pipe_mul.v
Presto compilation completed successfully.
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
1
elaborate processor
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'processor'.
Information: Building the design 'if_id_stage'. (HDL-193)

Statistics for case statements in always block at line 142 in file
	'../verilog/if_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine if_id_stage line 156 in file
		'../verilog/if_id_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PC_reg_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| if_id_stage/133  |   4    |    1    |      2       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'icache'. (HDL-193)

Inferred memory devices in process
	in routine icache line 67 in file
		'../verilog/icache.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     last_tag_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   curr_mem_tag_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  icache_blocks_reg   | Flip-flop | 2336  |  Y  | N  | N  | N  | N  | N  | N  |
| miss_outstanding_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    last_index_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    icache/51     |   32   |   64    |      5       |
|    icache/52     |   32   |    1    |      5       |
|    icache/52     |   32   |    8    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'cache_arbiter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'top_level'. (HDL-193)
Warning:  ../verilog/top_level.sv:439: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../verilog/top_level.sv:440: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)
Warning:  ../verilog/top_level.sv:753: Comparison against '?', 'x', or 'z' values is always false. It may cause simulation/synthesis mismatch.  (ELAB-310)

Statistics for case statements in always block at line 429 in file
	'../verilog/top_level.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           432            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 446 in file
	'../verilog/top_level.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           452            |     no/auto      |
|           468            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'predictor'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'btb'. (HDL-193)
