// Seed: 1237306266
module module_0;
  assign id_1 = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1;
  always_latch @(posedge 1 - 0) $display(id_1);
  module_0 modCall_1 ();
endmodule
module module_0 (
    output supply0 id_0,
    input supply1 module_2,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    output tri1 id_8,
    input supply1 id_9
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output supply0 id_4
    , id_11,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input supply0 id_8,
    input uwire id_9
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
