$date
	Tue Nov 25 13:43:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_tb $end
$var wire 8 ! out_word [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in_word [7:0] $end
$scope module dut $end
$var wire 1 " clock $end
$var wire 8 $ data_in [7:0] $end
$var wire 8 % data_out [7:0] $end
$var reg 8 & store [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
b100000 $
b100000 #
0"
bx !
$end
#1
b1001111 !
b1001111 %
b100000 &
1"
#2
0"
b1001011 !
b1001011 %
b11100 #
b11100 $
#3
b1000111 !
b1000111 %
b11100 &
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
b10011000 !
b10011000 %
b1101101 #
b1101101 $
#11
b11101001 !
b11101001 %
b1101101 &
1"
#12
0"
b11101011 !
b11101011 %
b1101111 #
b1101111 $
#13
b11101101 !
b11101101 %
b1101111 &
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
b1111111 !
b1111111 %
b1 #
b1 $
#29
b10001 !
b10001 %
b1 &
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
b1011010 !
b1011010 %
b1001010 #
b1001010 $
#35
b10100011 !
b10100011 %
b1001010 &
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
#61
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
0"
b1011001 !
b1011001 %
b0 #
b0 $
#75
b1111 !
b1111 %
b0 &
1"
#76
0"
b0 !
b0 %
b11110001 #
b11110001 $
#77
b11110001 !
b11110001 %
b11110001 &
1"
#78
0"
b11011101 !
b11011101 %
b11011101 #
b11011101 $
#79
b11001001 !
b11001001 %
b11011101 &
1"
#80
0"
