
robotore_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash2 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000c5bc  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000003a8  080145c0  080145c0  000245c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08014968  08014968  000301e8  2**0
                  CONTENTS
  6 .ARM          00000008  08014968  08014968  00024968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08014970  08014970  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08014970  08014970  00024970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08014974  08014974  00024974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e8  20000000  08014978  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0001a28c  200001e8  08014b60  000301e8  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  2001a474  08014b60  0003a474  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000194f5  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 000034c7  00000000  00000000  0004970d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 000014d0  00000000  00000000  0004cbd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001360  00000000  00000000  0004e0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  000230ad  00000000  00000000  0004f408  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00011e50  00000000  00000000  000724b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c9f31  00000000  00000000  00084305  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  0014e236  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006a24  00000000  00000000  0014e2b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001e8 	.word	0x200001e8
 800801c:	00000000 	.word	0x00000000
 8008020:	080145a4 	.word	0x080145a4

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001ec 	.word	0x200001ec
 800803c:	080145a4 	.word	0x080145a4

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <sensGet>:
	LED(5);

	HAL_Delay(3000);
}

void sensGet(){
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
	sensL = 0;
 8008dfe:	4b79      	ldr	r3, [pc, #484]	; (8008fe4 <sensGet+0x1ec>)
 8008e00:	f04f 0200 	mov.w	r2, #0
 8008e04:	601a      	str	r2, [r3, #0]
	sensR = 0;
 8008e06:	4b78      	ldr	r3, [pc, #480]	; (8008fe8 <sensGet+0x1f0>)
 8008e08:	f04f 0200 	mov.w	r2, #0
 8008e0c:	601a      	str	r2, [r3, #0]
	uint16_t er =0;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	80fb      	strh	r3, [r7, #6]
	static uint16_t i=0,k=0;

	static uint16_t j;
	for(i=0; i<13; i++){
 8008e12:	4b76      	ldr	r3, [pc, #472]	; (8008fec <sensGet+0x1f4>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	801a      	strh	r2, [r3, #0]
 8008e18:	e011      	b.n	8008e3e <sensGet+0x46>
		sens[i] = analog[i];
 8008e1a:	4b74      	ldr	r3, [pc, #464]	; (8008fec <sensGet+0x1f4>)
 8008e1c:	881b      	ldrh	r3, [r3, #0]
 8008e1e:	4619      	mov	r1, r3
 8008e20:	4b72      	ldr	r3, [pc, #456]	; (8008fec <sensGet+0x1f4>)
 8008e22:	881b      	ldrh	r3, [r3, #0]
 8008e24:	461a      	mov	r2, r3
 8008e26:	4b72      	ldr	r3, [pc, #456]	; (8008ff0 <sensGet+0x1f8>)
 8008e28:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8008e2c:	4b71      	ldr	r3, [pc, #452]	; (8008ff4 <sensGet+0x1fc>)
 8008e2e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(i=0; i<13; i++){
 8008e32:	4b6e      	ldr	r3, [pc, #440]	; (8008fec <sensGet+0x1f4>)
 8008e34:	881b      	ldrh	r3, [r3, #0]
 8008e36:	3301      	adds	r3, #1
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	4b6c      	ldr	r3, [pc, #432]	; (8008fec <sensGet+0x1f4>)
 8008e3c:	801a      	strh	r2, [r3, #0]
 8008e3e:	4b6b      	ldr	r3, [pc, #428]	; (8008fec <sensGet+0x1f4>)
 8008e40:	881b      	ldrh	r3, [r3, #0]
 8008e42:	2b0c      	cmp	r3, #12
 8008e44:	d9e9      	bls.n	8008e1a <sensGet+0x22>
	}
	for(i=0; i<13; i++){
 8008e46:	4b69      	ldr	r3, [pc, #420]	; (8008fec <sensGet+0x1f4>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	801a      	strh	r2, [r3, #0]
 8008e4c:	e032      	b.n	8008eb4 <sensGet+0xbc>
		sensRatio[i] = (1000.0f/(float)di[i])*((float)(sens[i]-b[i]));
 8008e4e:	4b67      	ldr	r3, [pc, #412]	; (8008fec <sensGet+0x1f4>)
 8008e50:	881b      	ldrh	r3, [r3, #0]
 8008e52:	461a      	mov	r2, r3
 8008e54:	4b68      	ldr	r3, [pc, #416]	; (8008ff8 <sensGet+0x200>)
 8008e56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008e5a:	ee07 3a90 	vmov	s15, r3
 8008e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e62:	eddf 6a66 	vldr	s13, [pc, #408]	; 8008ffc <sensGet+0x204>
 8008e66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e6a:	4b60      	ldr	r3, [pc, #384]	; (8008fec <sensGet+0x1f4>)
 8008e6c:	881b      	ldrh	r3, [r3, #0]
 8008e6e:	461a      	mov	r2, r3
 8008e70:	4b60      	ldr	r3, [pc, #384]	; (8008ff4 <sensGet+0x1fc>)
 8008e72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008e76:	461a      	mov	r2, r3
 8008e78:	4b5c      	ldr	r3, [pc, #368]	; (8008fec <sensGet+0x1f4>)
 8008e7a:	881b      	ldrh	r3, [r3, #0]
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4b60      	ldr	r3, [pc, #384]	; (8009000 <sensGet+0x208>)
 8008e80:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	ee07 3a90 	vmov	s15, r3
 8008e8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e92:	4b56      	ldr	r3, [pc, #344]	; (8008fec <sensGet+0x1f4>)
 8008e94:	881b      	ldrh	r3, [r3, #0]
 8008e96:	461a      	mov	r2, r3
 8008e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e9c:	ee17 3a90 	vmov	r3, s15
 8008ea0:	b299      	uxth	r1, r3
 8008ea2:	4b58      	ldr	r3, [pc, #352]	; (8009004 <sensGet+0x20c>)
 8008ea4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(i=0; i<13; i++){
 8008ea8:	4b50      	ldr	r3, [pc, #320]	; (8008fec <sensGet+0x1f4>)
 8008eaa:	881b      	ldrh	r3, [r3, #0]
 8008eac:	3301      	adds	r3, #1
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	4b4e      	ldr	r3, [pc, #312]	; (8008fec <sensGet+0x1f4>)
 8008eb2:	801a      	strh	r2, [r3, #0]
 8008eb4:	4b4d      	ldr	r3, [pc, #308]	; (8008fec <sensGet+0x1f4>)
 8008eb6:	881b      	ldrh	r3, [r3, #0]
 8008eb8:	2b0c      	cmp	r3, #12
 8008eba:	d9c8      	bls.n	8008e4e <sensGet+0x56>
	}
	for(i=2;i<6;i++){
 8008ebc:	4b4b      	ldr	r3, [pc, #300]	; (8008fec <sensGet+0x1f4>)
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	801a      	strh	r2, [r3, #0]
 8008ec2:	e017      	b.n	8008ef4 <sensGet+0xfc>
		sensL += sensRatio[i];
 8008ec4:	4b49      	ldr	r3, [pc, #292]	; (8008fec <sensGet+0x1f4>)
 8008ec6:	881b      	ldrh	r3, [r3, #0]
 8008ec8:	461a      	mov	r2, r3
 8008eca:	4b4e      	ldr	r3, [pc, #312]	; (8009004 <sensGet+0x20c>)
 8008ecc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008ed0:	ee07 3a90 	vmov	s15, r3
 8008ed4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ed8:	4b42      	ldr	r3, [pc, #264]	; (8008fe4 <sensGet+0x1ec>)
 8008eda:	edd3 7a00 	vldr	s15, [r3]
 8008ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ee2:	4b40      	ldr	r3, [pc, #256]	; (8008fe4 <sensGet+0x1ec>)
 8008ee4:	edc3 7a00 	vstr	s15, [r3]
	for(i=2;i<6;i++){
 8008ee8:	4b40      	ldr	r3, [pc, #256]	; (8008fec <sensGet+0x1f4>)
 8008eea:	881b      	ldrh	r3, [r3, #0]
 8008eec:	3301      	adds	r3, #1
 8008eee:	b29a      	uxth	r2, r3
 8008ef0:	4b3e      	ldr	r3, [pc, #248]	; (8008fec <sensGet+0x1f4>)
 8008ef2:	801a      	strh	r2, [r3, #0]
 8008ef4:	4b3d      	ldr	r3, [pc, #244]	; (8008fec <sensGet+0x1f4>)
 8008ef6:	881b      	ldrh	r3, [r3, #0]
 8008ef8:	2b05      	cmp	r3, #5
 8008efa:	d9e3      	bls.n	8008ec4 <sensGet+0xcc>
	}
	for(i=7;i<11;i++){
 8008efc:	4b3b      	ldr	r3, [pc, #236]	; (8008fec <sensGet+0x1f4>)
 8008efe:	2207      	movs	r2, #7
 8008f00:	801a      	strh	r2, [r3, #0]
 8008f02:	e017      	b.n	8008f34 <sensGet+0x13c>
		sensR += sensRatio[i];
 8008f04:	4b39      	ldr	r3, [pc, #228]	; (8008fec <sensGet+0x1f4>)
 8008f06:	881b      	ldrh	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	4b3e      	ldr	r3, [pc, #248]	; (8009004 <sensGet+0x20c>)
 8008f0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008f10:	ee07 3a90 	vmov	s15, r3
 8008f14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f18:	4b33      	ldr	r3, [pc, #204]	; (8008fe8 <sensGet+0x1f0>)
 8008f1a:	edd3 7a00 	vldr	s15, [r3]
 8008f1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f22:	4b31      	ldr	r3, [pc, #196]	; (8008fe8 <sensGet+0x1f0>)
 8008f24:	edc3 7a00 	vstr	s15, [r3]
	for(i=7;i<11;i++){
 8008f28:	4b30      	ldr	r3, [pc, #192]	; (8008fec <sensGet+0x1f4>)
 8008f2a:	881b      	ldrh	r3, [r3, #0]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	4b2e      	ldr	r3, [pc, #184]	; (8008fec <sensGet+0x1f4>)
 8008f32:	801a      	strh	r2, [r3, #0]
 8008f34:	4b2d      	ldr	r3, [pc, #180]	; (8008fec <sensGet+0x1f4>)
 8008f36:	881b      	ldrh	r3, [r3, #0]
 8008f38:	2b0a      	cmp	r3, #10
 8008f3a:	d9e3      	bls.n	8008f04 <sensGet+0x10c>
	}
	if(sensRatio[7]<800)j =0;
 8008f3c:	4b31      	ldr	r3, [pc, #196]	; (8009004 <sensGet+0x20c>)
 8008f3e:	89db      	ldrh	r3, [r3, #14]
 8008f40:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8008f44:	d202      	bcs.n	8008f4c <sensGet+0x154>
 8008f46:	4b30      	ldr	r3, [pc, #192]	; (8009008 <sensGet+0x210>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	801a      	strh	r2, [r3, #0]
	if(sensRatio[1]<500)count =0;
 8008f4c:	4b2d      	ldr	r3, [pc, #180]	; (8009004 <sensGet+0x20c>)
 8008f4e:	885b      	ldrh	r3, [r3, #2]
 8008f50:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008f54:	d202      	bcs.n	8008f5c <sensGet+0x164>
 8008f56:	4b2d      	ldr	r3, [pc, #180]	; (800900c <sensGet+0x214>)
 8008f58:	2200      	movs	r2, #0
 8008f5a:	601a      	str	r2, [r3, #0]

			er = sensR+sensL;
 8008f5c:	4b22      	ldr	r3, [pc, #136]	; (8008fe8 <sensGet+0x1f0>)
 8008f5e:	ed93 7a00 	vldr	s14, [r3]
 8008f62:	4b20      	ldr	r3, [pc, #128]	; (8008fe4 <sensGet+0x1ec>)
 8008f64:	edd3 7a00 	vldr	s15, [r3]
 8008f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f70:	ee17 3a90 	vmov	r3, s15
 8008f74:	80fb      	strh	r3, [r7, #6]
	if(er > 800) j++;
 8008f76:	88fb      	ldrh	r3, [r7, #6]
 8008f78:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8008f7c:	d905      	bls.n	8008f8a <sensGet+0x192>
 8008f7e:	4b22      	ldr	r3, [pc, #136]	; (8009008 <sensGet+0x210>)
 8008f80:	881b      	ldrh	r3, [r3, #0]
 8008f82:	3301      	adds	r3, #1
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	4b20      	ldr	r3, [pc, #128]	; (8009008 <sensGet+0x210>)
 8008f88:	801a      	strh	r2, [r3, #0]
	if(er > 800 && j>=300 ) error();
 8008f8a:	88fb      	ldrh	r3, [r7, #6]
 8008f8c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8008f90:	d906      	bls.n	8008fa0 <sensGet+0x1a8>
 8008f92:	4b1d      	ldr	r3, [pc, #116]	; (8009008 <sensGet+0x210>)
 8008f94:	881b      	ldrh	r3, [r3, #0]
 8008f96:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8008f9a:	d301      	bcc.n	8008fa0 <sensGet+0x1a8>
 8008f9c:	f000 fd76 	bl	8009a8c <error>


	if(er<1250 && k>0) {
 8008fa0:	88fb      	ldrh	r3, [r7, #6]
 8008fa2:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d80a      	bhi.n	8008fc0 <sensGet+0x1c8>
 8008faa:	4b19      	ldr	r3, [pc, #100]	; (8009010 <sensGet+0x218>)
 8008fac:	881b      	ldrh	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d006      	beq.n	8008fc0 <sensGet+0x1c8>
		cros=1;
 8008fb2:	4b18      	ldr	r3, [pc, #96]	; (8009014 <sensGet+0x21c>)
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	701a      	strb	r2, [r3, #0]
		k=0;
 8008fb8:	4b15      	ldr	r3, [pc, #84]	; (8009010 <sensGet+0x218>)
 8008fba:	2200      	movs	r2, #0
 8008fbc:	801a      	strh	r2, [r3, #0]
 8008fbe:	e002      	b.n	8008fc6 <sensGet+0x1ce>
	}else cros=0;
 8008fc0:	4b14      	ldr	r3, [pc, #80]	; (8009014 <sensGet+0x21c>)
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	701a      	strb	r2, [r3, #0]

	if(er > 1300)k++;
 8008fc6:	88fb      	ldrh	r3, [r7, #6]
 8008fc8:	f240 5214 	movw	r2, #1300	; 0x514
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d905      	bls.n	8008fdc <sensGet+0x1e4>
 8008fd0:	4b0f      	ldr	r3, [pc, #60]	; (8009010 <sensGet+0x218>)
 8008fd2:	881b      	ldrh	r3, [r3, #0]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	b29a      	uxth	r2, r3
 8008fd8:	4b0d      	ldr	r3, [pc, #52]	; (8009010 <sensGet+0x218>)
 8008fda:	801a      	strh	r2, [r3, #0]

}
 8008fdc:	bf00      	nop
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	200122c0 	.word	0x200122c0
 8008fe8:	2001a3b0 	.word	0x2001a3b0
 8008fec:	20000204 	.word	0x20000204
 8008ff0:	20012284 	.word	0x20012284
 8008ff4:	2001a3b4 	.word	0x2001a3b4
 8008ff8:	2001a378 	.word	0x2001a378
 8008ffc:	447a0000 	.word	0x447a0000
 8009000:	200122a0 	.word	0x200122a0
 8009004:	2001a394 	.word	0x2001a394
 8009008:	20000206 	.word	0x20000206
 800900c:	20000004 	.word	0x20000004
 8009010:	20000208 	.word	0x20000208
 8009014:	20000244 	.word	0x20000244

08009018 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8009018:	b580      	push	{r7, lr}
 800901a:	b086      	sub	sp, #24
 800901c:	af02      	add	r7, sp, #8
 800901e:	4603      	mov	r3, r0
 8009020:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8009022:	2300      	movs	r3, #0
 8009024:	733b      	strb	r3, [r7, #12]
 8009026:	79fb      	ldrb	r3, [r7, #7]
 8009028:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 800902a:	f107 020c 	add.w	r2, r7, #12
 800902e:	2364      	movs	r3, #100	; 0x64
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	2302      	movs	r3, #2
 8009034:	217c      	movs	r1, #124	; 0x7c
 8009036:	4803      	ldr	r0, [pc, #12]	; (8009044 <lcd_cmd+0x2c>)
 8009038:	f003 fdf2 	bl	800cc20 <HAL_I2C_Master_Transmit>
}
 800903c:	bf00      	nop
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}
 8009044:	200122c4 	.word	0x200122c4

08009048 <lcd_data>:

void lcd_data(uint8_t data) {
 8009048:	b580      	push	{r7, lr}
 800904a:	b086      	sub	sp, #24
 800904c:	af02      	add	r7, sp, #8
 800904e:	4603      	mov	r3, r0
 8009050:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8009052:	2340      	movs	r3, #64	; 0x40
 8009054:	733b      	strb	r3, [r7, #12]
 8009056:	79fb      	ldrb	r3, [r7, #7]
 8009058:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 800905a:	f107 020c 	add.w	r2, r7, #12
 800905e:	2364      	movs	r3, #100	; 0x64
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	2302      	movs	r3, #2
 8009064:	217c      	movs	r1, #124	; 0x7c
 8009066:	4803      	ldr	r0, [pc, #12]	; (8009074 <lcd_data+0x2c>)
 8009068:	f003 fdda 	bl	800cc20 <HAL_I2C_Master_Transmit>
}
 800906c:	bf00      	nop
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}
 8009074:	200122c4 	.word	0x200122c4

08009078 <lcd_init>:

void lcd_init(){
 8009078:	b580      	push	{r7, lr}
 800907a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800907c:	2201      	movs	r2, #1
 800907e:	2110      	movs	r1, #16
 8009080:	481e      	ldr	r0, [pc, #120]	; (80090fc <lcd_init+0x84>)
 8009082:	f003 fc7b 	bl	800c97c <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8009086:	2028      	movs	r0, #40	; 0x28
 8009088:	f002 fa18 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x38);
 800908c:	2038      	movs	r0, #56	; 0x38
 800908e:	f7ff ffc3 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 8009092:	2001      	movs	r0, #1
 8009094:	f002 fa12 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x39);
 8009098:	2039      	movs	r0, #57	; 0x39
 800909a:	f7ff ffbd 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 800909e:	2001      	movs	r0, #1
 80090a0:	f002 fa0c 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x14);
 80090a4:	2014      	movs	r0, #20
 80090a6:	f7ff ffb7 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090aa:	2001      	movs	r0, #1
 80090ac:	f002 fa06 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x70);
 80090b0:	2070      	movs	r0, #112	; 0x70
 80090b2:	f7ff ffb1 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090b6:	2001      	movs	r0, #1
 80090b8:	f002 fa00 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x56);
 80090bc:	2056      	movs	r0, #86	; 0x56
 80090be:	f7ff ffab 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090c2:	2001      	movs	r0, #1
 80090c4:	f002 f9fa 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x6C);
 80090c8:	206c      	movs	r0, #108	; 0x6c
 80090ca:	f7ff ffa5 	bl	8009018 <lcd_cmd>
	HAL_Delay(200);
 80090ce:	20c8      	movs	r0, #200	; 0xc8
 80090d0:	f002 f9f4 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x38);
 80090d4:	2038      	movs	r0, #56	; 0x38
 80090d6:	f7ff ff9f 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090da:	2001      	movs	r0, #1
 80090dc:	f002 f9ee 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x0C);
 80090e0:	200c      	movs	r0, #12
 80090e2:	f7ff ff99 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090e6:	2001      	movs	r0, #1
 80090e8:	f002 f9e8 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x01);
 80090ec:	2001      	movs	r0, #1
 80090ee:	f7ff ff93 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 80090f2:	2001      	movs	r0, #1
 80090f4:	f002 f9e2 	bl	800b4bc <HAL_Delay>
}
 80090f8:	bf00      	nop
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	40020000 	.word	0x40020000

08009100 <lcd_clear>:

void lcd_clear(){
 8009100:	b580      	push	{r7, lr}
 8009102:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 8009104:	2001      	movs	r0, #1
 8009106:	f7ff ff87 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 800910a:	2001      	movs	r0, #1
 800910c:	f002 f9d6 	bl	800b4bc <HAL_Delay>
	lcd_cmd(0x02);
 8009110:	2002      	movs	r0, #2
 8009112:	f7ff ff81 	bl	8009018 <lcd_cmd>
	HAL_Delay(1);
 8009116:	2001      	movs	r0, #1
 8009118:	f002 f9d0 	bl	800b4bc <HAL_Delay>
}
 800911c:	bf00      	nop
 800911e:	bd80      	pop	{r7, pc}

08009120 <lcd_locate>:

void lcd_locate(int x, int y) {
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	3302      	adds	r3, #2
 800912e:	b2db      	uxtb	r3, r3
 8009130:	019b      	lsls	r3, r3, #6
 8009132:	b2da      	uxtb	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	b2db      	uxtb	r3, r3
 8009138:	4413      	add	r3, r2
 800913a:	b2db      	uxtb	r3, r3
 800913c:	4618      	mov	r0, r3
 800913e:	f7ff ff6b 	bl	8009018 <lcd_cmd>
}
 8009142:	bf00      	nop
 8009144:	3708      	adds	r7, #8
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <lcd_print>:

void lcd_print(const char *str) {
 800914a:	b580      	push	{r7, lr}
 800914c:	b082      	sub	sp, #8
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 8009152:	e007      	b.n	8009164 <lcd_print+0x1a>
	{
			lcd_data(*str);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	781b      	ldrb	r3, [r3, #0]
 8009158:	4618      	mov	r0, r3
 800915a:	f7ff ff75 	bl	8009048 <lcd_data>
			str++;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	3301      	adds	r3, #1
 8009162:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1f3      	bne.n	8009154 <lcd_print+0xa>
	}
}
 800916c:	bf00      	nop
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8009174:	b40f      	push	{r0, r1, r2, r3}
 8009176:	b580      	push	{r7, lr}
 8009178:	b088      	sub	sp, #32
 800917a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800917c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009180:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8009182:	1d3b      	adds	r3, r7, #4
 8009184:	69ba      	ldr	r2, [r7, #24]
 8009186:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009188:	4618      	mov	r0, r3
 800918a:	f008 fd5d 	bl	8011c48 <vsiprintf>
 800918e:	4603      	mov	r3, r0
 8009190:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8009192:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009196:	2b00      	cmp	r3, #0
 8009198:	dd03      	ble.n	80091a2 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800919a:	1d3b      	adds	r3, r7, #4
 800919c:	4618      	mov	r0, r3
 800919e:	f7ff ffd4 	bl	800914a <lcd_print>
	}

	return ret;
 80091a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3720      	adds	r7, #32
 80091aa:	46bd      	mov	sp, r7
 80091ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091b0:	b004      	add	sp, #16
 80091b2:	4770      	bx	lr

080091b4 <FLASH_Unlock>:
const uint32_t end_adress_sector10 	 = 	0x80DFFFF;
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 80091b4:	b480      	push	{r7}
 80091b6:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 80091b8:	4b05      	ldr	r3, [pc, #20]	; (80091d0 <FLASH_Unlock+0x1c>)
 80091ba:	4a06      	ldr	r2, [pc, #24]	; (80091d4 <FLASH_Unlock+0x20>)
 80091bc:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 80091be:	4b04      	ldr	r3, [pc, #16]	; (80091d0 <FLASH_Unlock+0x1c>)
 80091c0:	4a05      	ldr	r2, [pc, #20]	; (80091d8 <FLASH_Unlock+0x24>)
 80091c2:	605a      	str	r2, [r3, #4]
}
 80091c4:	bf00      	nop
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	40023c00 	.word	0x40023c00
 80091d4:	45670123 	.word	0x45670123
 80091d8:	cdef89ab 	.word	0xcdef89ab

080091dc <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 80091dc:	b480      	push	{r7}
 80091de:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80091e0:	4b05      	ldr	r3, [pc, #20]	; (80091f8 <FLASH_Lock+0x1c>)
 80091e2:	691b      	ldr	r3, [r3, #16]
 80091e4:	4a04      	ldr	r2, [pc, #16]	; (80091f8 <FLASH_Lock+0x1c>)
 80091e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80091ea:	6113      	str	r3, [r2, #16]

}
 80091ec:	bf00      	nop
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr
 80091f6:	bf00      	nop
 80091f8:	40023c00 	.word	0x40023c00

080091fc <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 80091fc:	b480      	push	{r7}
 80091fe:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 8009200:	bf00      	nop
 8009202:	4b05      	ldr	r3, [pc, #20]	; (8009218 <FLASH_WaitBusy+0x1c>)
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d1f9      	bne.n	8009202 <FLASH_WaitBusy+0x6>
}
 800920e:	bf00      	nop
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr
 8009218:	40023c00 	.word	0x40023c00

0800921c <FLASH_Write_Word_S>:

	FLASH_Lock();
}

void FLASH_Write_Word_S(uint32_t address, int32_t data)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 8009226:	f7ff ffc5 	bl	80091b4 <FLASH_Unlock>

	FLASH_WaitBusy();
 800922a:	f7ff ffe7 	bl	80091fc <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800922e:	4b0e      	ldr	r3, [pc, #56]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	4a0d      	ldr	r2, [pc, #52]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 8009234:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009238:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800923a:	4b0b      	ldr	r3, [pc, #44]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	4a0a      	ldr	r2, [pc, #40]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 8009240:	f043 0301 	orr.w	r3, r3, #1
 8009244:	6113      	str	r3, [r2, #16]

	*(__IO int32_t*)address = data;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	683a      	ldr	r2, [r7, #0]
 800924a:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800924c:	f7ff ffd6 	bl	80091fc <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 8009250:	4b05      	ldr	r3, [pc, #20]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 8009252:	691b      	ldr	r3, [r3, #16]
 8009254:	4a04      	ldr	r2, [pc, #16]	; (8009268 <FLASH_Write_Word_S+0x4c>)
 8009256:	f023 0301 	bic.w	r3, r3, #1
 800925a:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800925c:	f7ff ffbe 	bl	80091dc <FLASH_Lock>
}
 8009260:	bf00      	nop
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}
 8009268:	40023c00 	.word	0x40023c00

0800926c <FLASH_Write_Word_F>:

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8009278:	f7ff ff9c 	bl	80091b4 <FLASH_Unlock>

	FLASH_WaitBusy();
 800927c:	f7ff ffbe 	bl	80091fc <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8009280:	4b0e      	ldr	r3, [pc, #56]	; (80092bc <FLASH_Write_Word_F+0x50>)
 8009282:	691b      	ldr	r3, [r3, #16]
 8009284:	4a0d      	ldr	r2, [pc, #52]	; (80092bc <FLASH_Write_Word_F+0x50>)
 8009286:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800928a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800928c:	4b0b      	ldr	r3, [pc, #44]	; (80092bc <FLASH_Write_Word_F+0x50>)
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	4a0a      	ldr	r2, [pc, #40]	; (80092bc <FLASH_Write_Word_F+0x50>)
 8009292:	f043 0301 	orr.w	r3, r3, #1
 8009296:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	683a      	ldr	r2, [r7, #0]
 800929c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800929e:	f7ff ffad 	bl	80091fc <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 80092a2:	4b06      	ldr	r3, [pc, #24]	; (80092bc <FLASH_Write_Word_F+0x50>)
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	4a05      	ldr	r2, [pc, #20]	; (80092bc <FLASH_Write_Word_F+0x50>)
 80092a8:	f023 0301 	bic.w	r3, r3, #1
 80092ac:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 80092ae:	f7ff ff95 	bl	80091dc <FLASH_Lock>
}
 80092b2:	bf00      	nop
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	bf00      	nop
 80092bc:	40023c00 	.word	0x40023c00

080092c0 <read_byte>:
#include "ICM_20648.h"

volatile int16_t	xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b084      	sub	sp, #16
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	4603      	mov	r3, r0
 80092c8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80092ca:	79fb      	ldrb	r3, [r7, #7]
 80092cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80092d0:	b2db      	uxtb	r3, r3
 80092d2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80092d4:	2200      	movs	r2, #0
 80092d6:	2104      	movs	r1, #4
 80092d8:	480d      	ldr	r0, [pc, #52]	; (8009310 <read_byte+0x50>)
 80092da:	f003 fb4f 	bl	800c97c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 80092de:	f107 010f 	add.w	r1, r7, #15
 80092e2:	2364      	movs	r3, #100	; 0x64
 80092e4:	2201      	movs	r2, #1
 80092e6:	480b      	ldr	r0, [pc, #44]	; (8009314 <read_byte+0x54>)
 80092e8:	f004 fc42 	bl	800db70 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 80092ec:	f107 010e 	add.w	r1, r7, #14
 80092f0:	2364      	movs	r3, #100	; 0x64
 80092f2:	2201      	movs	r2, #1
 80092f4:	4807      	ldr	r0, [pc, #28]	; (8009314 <read_byte+0x54>)
 80092f6:	f004 fd6f 	bl	800ddd8 <HAL_SPI_Receive>
	CS_SET;
 80092fa:	2201      	movs	r2, #1
 80092fc:	2104      	movs	r1, #4
 80092fe:	4804      	ldr	r0, [pc, #16]	; (8009310 <read_byte+0x50>)
 8009300:	f003 fb3c 	bl	800c97c <HAL_GPIO_WritePin>

	return val;
 8009304:	7bbb      	ldrb	r3, [r7, #14]
}
 8009306:	4618      	mov	r0, r3
 8009308:	3710      	adds	r7, #16
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	40020c00 	.word	0x40020c00
 8009314:	2001a318 	.word	0x2001a318

08009318 <read_gyro_data>:

void read_zg_data() {
	zg = ((int16_t)read_byte(0x37) << 8) | ((int16_t)read_byte(0x38));
}

void read_gyro_data() {
 8009318:	b598      	push	{r3, r4, r7, lr}
 800931a:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 800931c:	2033      	movs	r0, #51	; 0x33
 800931e:	f7ff ffcf 	bl	80092c0 <read_byte>
 8009322:	4603      	mov	r3, r0
 8009324:	021b      	lsls	r3, r3, #8
 8009326:	b21c      	sxth	r4, r3
 8009328:	2034      	movs	r0, #52	; 0x34
 800932a:	f7ff ffc9 	bl	80092c0 <read_byte>
 800932e:	4603      	mov	r3, r0
 8009330:	b21b      	sxth	r3, r3
 8009332:	4323      	orrs	r3, r4
 8009334:	b21a      	sxth	r2, r3
 8009336:	4b11      	ldr	r3, [pc, #68]	; (800937c <read_gyro_data+0x64>)
 8009338:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 800933a:	2035      	movs	r0, #53	; 0x35
 800933c:	f7ff ffc0 	bl	80092c0 <read_byte>
 8009340:	4603      	mov	r3, r0
 8009342:	021b      	lsls	r3, r3, #8
 8009344:	b21c      	sxth	r4, r3
 8009346:	2036      	movs	r0, #54	; 0x36
 8009348:	f7ff ffba 	bl	80092c0 <read_byte>
 800934c:	4603      	mov	r3, r0
 800934e:	b21b      	sxth	r3, r3
 8009350:	4323      	orrs	r3, r4
 8009352:	b21a      	sxth	r2, r3
 8009354:	4b0a      	ldr	r3, [pc, #40]	; (8009380 <read_gyro_data+0x68>)
 8009356:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8009358:	2037      	movs	r0, #55	; 0x37
 800935a:	f7ff ffb1 	bl	80092c0 <read_byte>
 800935e:	4603      	mov	r3, r0
 8009360:	021b      	lsls	r3, r3, #8
 8009362:	b21c      	sxth	r4, r3
 8009364:	2038      	movs	r0, #56	; 0x38
 8009366:	f7ff ffab 	bl	80092c0 <read_byte>
 800936a:	4603      	mov	r3, r0
 800936c:	b21b      	sxth	r3, r3
 800936e:	4323      	orrs	r3, r4
 8009370:	b21a      	sxth	r2, r3
 8009372:	4b04      	ldr	r3, [pc, #16]	; (8009384 <read_gyro_data+0x6c>)
 8009374:	801a      	strh	r2, [r3, #0]
}
 8009376:	bf00      	nop
 8009378:	bd98      	pop	{r3, r4, r7, pc}
 800937a:	bf00      	nop
 800937c:	20012280 	.word	0x20012280
 8009380:	2001227e 	.word	0x2001227e
 8009384:	20012278 	.word	0x20012278

08009388 <calc_angle>:

	printf("%f\r\n",ang_average);
	printf("%d\r\n",work_ram[31]);
	Flash_store();
}
float calc_angle(){
 8009388:	b590      	push	{r4, r7, lr}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
	float omega_z=0;
 800938e:	f04f 0300 	mov.w	r3, #0
 8009392:	607b      	str	r3, [r7, #4]
	//float angle;
	read_gyro_data();
 8009394:	f7ff ffc0 	bl	8009318 <read_gyro_data>
	omega_z = (((float)zg-ang_average) / 16.4) * PI / 180;
 8009398:	4b1f      	ldr	r3, [pc, #124]	; (8009418 <calc_angle+0x90>)
 800939a:	881b      	ldrh	r3, [r3, #0]
 800939c:	b21b      	sxth	r3, r3
 800939e:	ee07 3a90 	vmov	s15, r3
 80093a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093a6:	4b1d      	ldr	r3, [pc, #116]	; (800941c <calc_angle+0x94>)
 80093a8:	edd3 7a00 	vldr	s15, [r3]
 80093ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093b0:	ee17 0a90 	vmov	r0, s15
 80093b4:	f7ff f800 	bl	80083b8 <__aeabi_f2d>
 80093b8:	a313      	add	r3, pc, #76	; (adr r3, 8009408 <calc_angle+0x80>)
 80093ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093be:	f7ff f97d 	bl	80086bc <__aeabi_ddiv>
 80093c2:	4603      	mov	r3, r0
 80093c4:	460c      	mov	r4, r1
 80093c6:	4618      	mov	r0, r3
 80093c8:	4621      	mov	r1, r4
 80093ca:	a311      	add	r3, pc, #68	; (adr r3, 8009410 <calc_angle+0x88>)
 80093cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d0:	f7ff f84a 	bl	8008468 <__aeabi_dmul>
 80093d4:	4603      	mov	r3, r0
 80093d6:	460c      	mov	r4, r1
 80093d8:	4618      	mov	r0, r3
 80093da:	4621      	mov	r1, r4
 80093dc:	f04f 0200 	mov.w	r2, #0
 80093e0:	4b0f      	ldr	r3, [pc, #60]	; (8009420 <calc_angle+0x98>)
 80093e2:	f7ff f96b 	bl	80086bc <__aeabi_ddiv>
 80093e6:	4603      	mov	r3, r0
 80093e8:	460c      	mov	r4, r1
 80093ea:	4618      	mov	r0, r3
 80093ec:	4621      	mov	r1, r4
 80093ee:	f7ff fb33 	bl	8008a58 <__aeabi_d2f>
 80093f2:	4603      	mov	r3, r0
 80093f4:	607b      	str	r3, [r7, #4]
	//angle = angle+ (omega_z * 0.01);

	return omega_z;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	ee07 3a90 	vmov	s15, r3
}
 80093fc:	eeb0 0a67 	vmov.f32	s0, s15
 8009400:	370c      	adds	r7, #12
 8009402:	46bd      	mov	sp, r7
 8009404:	bd90      	pop	{r4, r7, pc}
 8009406:	bf00      	nop
 8009408:	66666666 	.word	0x66666666
 800940c:	40306666 	.word	0x40306666
 8009410:	fc8b007a 	.word	0xfc8b007a
 8009414:	400921fa 	.word	0x400921fa
 8009418:	20012278 	.word	0x20012278
 800941c:	2000024c 	.word	0x2000024c
 8009420:	40668000 	.word	0x40668000
 8009424:	00000000 	.word	0x00000000

08009428 <MotorCtrl>:
extern float sensL, sensR;
extern float speedval_I ;
extern float load_log;
extern float loada[6100];

int MotorCtrl(){
 8009428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800942a:	b083      	sub	sp, #12
 800942c:	af00      	add	r7, sp, #0
	static float sensvalBuf;
	static float sensval_I = 0,sensval_IBuf ;
	float sensval_D =0;
 800942e:	f04f 0300 	mov.w	r3, #0
 8009432:	607b      	str	r3, [r7, #4]
	int16_t sensval;//


	sensval = sensL - sensR;//hensa
 8009434:	4b5c      	ldr	r3, [pc, #368]	; (80095a8 <MotorCtrl+0x180>)
 8009436:	ed93 7a00 	vldr	s14, [r3]
 800943a:	4b5c      	ldr	r3, [pc, #368]	; (80095ac <MotorCtrl+0x184>)
 800943c:	edd3 7a00 	vldr	s15, [r3]
 8009440:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009444:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009448:	ee17 3a90 	vmov	r3, s15
 800944c:	807b      	strh	r3, [r7, #2]

    sensval_I = sensval_I + (float)sensval*T;
 800944e:	4b58      	ldr	r3, [pc, #352]	; (80095b0 <MotorCtrl+0x188>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4618      	mov	r0, r3
 8009454:	f7fe ffb0 	bl	80083b8 <__aeabi_f2d>
 8009458:	4604      	mov	r4, r0
 800945a:	460d      	mov	r5, r1
 800945c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009460:	ee07 3a90 	vmov	s15, r3
 8009464:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009468:	ee17 0a90 	vmov	r0, s15
 800946c:	f7fe ffa4 	bl	80083b8 <__aeabi_f2d>
 8009470:	a34b      	add	r3, pc, #300	; (adr r3, 80095a0 <MotorCtrl+0x178>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	f7fe fff7 	bl	8008468 <__aeabi_dmul>
 800947a:	4602      	mov	r2, r0
 800947c:	460b      	mov	r3, r1
 800947e:	4620      	mov	r0, r4
 8009480:	4629      	mov	r1, r5
 8009482:	f7fe fe3b 	bl	80080fc <__adddf3>
 8009486:	4603      	mov	r3, r0
 8009488:	460c      	mov	r4, r1
 800948a:	4618      	mov	r0, r3
 800948c:	4621      	mov	r1, r4
 800948e:	f7ff fae3 	bl	8008a58 <__aeabi_d2f>
 8009492:	4602      	mov	r2, r0
 8009494:	4b46      	ldr	r3, [pc, #280]	; (80095b0 <MotorCtrl+0x188>)
 8009496:	601a      	str	r2, [r3, #0]
   // sensval_IBuf = sensval_IBuf + sensval;

    if(sensval_I >= 100000000) sensval_I = 100000000;
 8009498:	4b45      	ldr	r3, [pc, #276]	; (80095b0 <MotorCtrl+0x188>)
 800949a:	edd3 7a00 	vldr	s15, [r3]
 800949e:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80095b4 <MotorCtrl+0x18c>
 80094a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094aa:	db02      	blt.n	80094b2 <MotorCtrl+0x8a>
 80094ac:	4b40      	ldr	r3, [pc, #256]	; (80095b0 <MotorCtrl+0x188>)
 80094ae:	4a42      	ldr	r2, [pc, #264]	; (80095b8 <MotorCtrl+0x190>)
 80094b0:	601a      	str	r2, [r3, #0]
    if(sensval_I <= (-100000000)) sensval_I = (-100000000);
 80094b2:	4b3f      	ldr	r3, [pc, #252]	; (80095b0 <MotorCtrl+0x188>)
 80094b4:	edd3 7a00 	vldr	s15, [r3]
 80094b8:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80095bc <MotorCtrl+0x194>
 80094bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094c4:	d802      	bhi.n	80094cc <MotorCtrl+0xa4>
 80094c6:	4b3a      	ldr	r3, [pc, #232]	; (80095b0 <MotorCtrl+0x188>)
 80094c8:	4a3d      	ldr	r2, [pc, #244]	; (80095c0 <MotorCtrl+0x198>)
 80094ca:	601a      	str	r2, [r3, #0]

    sensval_D = (sensvalBuf - sensval)/T;
 80094cc:	4b3d      	ldr	r3, [pc, #244]	; (80095c4 <MotorCtrl+0x19c>)
 80094ce:	ed93 7a00 	vldr	s14, [r3]
 80094d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094e2:	ee17 0a90 	vmov	r0, s15
 80094e6:	f7fe ff67 	bl	80083b8 <__aeabi_f2d>
 80094ea:	a32d      	add	r3, pc, #180	; (adr r3, 80095a0 <MotorCtrl+0x178>)
 80094ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f0:	f7ff f8e4 	bl	80086bc <__aeabi_ddiv>
 80094f4:	4603      	mov	r3, r0
 80094f6:	460c      	mov	r4, r1
 80094f8:	4618      	mov	r0, r3
 80094fa:	4621      	mov	r1, r4
 80094fc:	f7ff faac 	bl	8008a58 <__aeabi_d2f>
 8009500:	4603      	mov	r3, r0
 8009502:	607b      	str	r3, [r7, #4]
    sensvalBuf = sensval;
 8009504:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8009508:	ee07 3a90 	vmov	s15, r3
 800950c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009510:	4b2c      	ldr	r3, [pc, #176]	; (80095c4 <MotorCtrl+0x19c>)
 8009512:	edc3 7a00 	vstr	s15, [r3]

	return (((double)sensval* Kp)+((float)sensval_I*Ki)-(sensval_D*Kd));
 8009516:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800951a:	4618      	mov	r0, r3
 800951c:	f7fe ff3a 	bl	8008394 <__aeabi_i2d>
 8009520:	4b29      	ldr	r3, [pc, #164]	; (80095c8 <MotorCtrl+0x1a0>)
 8009522:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009526:	461a      	mov	r2, r3
 8009528:	4623      	mov	r3, r4
 800952a:	f7fe ff9d 	bl	8008468 <__aeabi_dmul>
 800952e:	4603      	mov	r3, r0
 8009530:	460c      	mov	r4, r1
 8009532:	461d      	mov	r5, r3
 8009534:	4626      	mov	r6, r4
 8009536:	4b1e      	ldr	r3, [pc, #120]	; (80095b0 <MotorCtrl+0x188>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4618      	mov	r0, r3
 800953c:	f7fe ff3c 	bl	80083b8 <__aeabi_f2d>
 8009540:	4b22      	ldr	r3, [pc, #136]	; (80095cc <MotorCtrl+0x1a4>)
 8009542:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009546:	461a      	mov	r2, r3
 8009548:	4623      	mov	r3, r4
 800954a:	f7fe ff8d 	bl	8008468 <__aeabi_dmul>
 800954e:	4603      	mov	r3, r0
 8009550:	460c      	mov	r4, r1
 8009552:	461a      	mov	r2, r3
 8009554:	4623      	mov	r3, r4
 8009556:	4628      	mov	r0, r5
 8009558:	4631      	mov	r1, r6
 800955a:	f7fe fdcf 	bl	80080fc <__adddf3>
 800955e:	4603      	mov	r3, r0
 8009560:	460c      	mov	r4, r1
 8009562:	461d      	mov	r5, r3
 8009564:	4626      	mov	r6, r4
 8009566:	6878      	ldr	r0, [r7, #4]
 8009568:	f7fe ff26 	bl	80083b8 <__aeabi_f2d>
 800956c:	4b18      	ldr	r3, [pc, #96]	; (80095d0 <MotorCtrl+0x1a8>)
 800956e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009572:	461a      	mov	r2, r3
 8009574:	4623      	mov	r3, r4
 8009576:	f7fe ff77 	bl	8008468 <__aeabi_dmul>
 800957a:	4603      	mov	r3, r0
 800957c:	460c      	mov	r4, r1
 800957e:	461a      	mov	r2, r3
 8009580:	4623      	mov	r3, r4
 8009582:	4628      	mov	r0, r5
 8009584:	4631      	mov	r1, r6
 8009586:	f7fe fdb7 	bl	80080f8 <__aeabi_dsub>
 800958a:	4603      	mov	r3, r0
 800958c:	460c      	mov	r4, r1
 800958e:	4618      	mov	r0, r3
 8009590:	4621      	mov	r1, r4
 8009592:	f7ff fa19 	bl	80089c8 <__aeabi_d2iz>
 8009596:	4603      	mov	r3, r0
	//LineMotorR = -(((double)sensval* Kp)+((float)sensval_I*Ki)-(sensval_D*Kd));

}
 8009598:	4618      	mov	r0, r3
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80095a4:	3f50624d 	.word	0x3f50624d
 80095a8:	200122c0 	.word	0x200122c0
 80095ac:	2001a3b0 	.word	0x2001a3b0
 80095b0:	2000020c 	.word	0x2000020c
 80095b4:	4cbebc20 	.word	0x4cbebc20
 80095b8:	4cbebc20 	.word	0x4cbebc20
 80095bc:	ccbebc20 	.word	0xccbebc20
 80095c0:	ccbebc20 	.word	0xccbebc20
 80095c4:	20000210 	.word	0x20000210
 80095c8:	20000220 	.word	0x20000220
 80095cc:	20000228 	.word	0x20000228
 80095d0:	20000230 	.word	0x20000230
 80095d4:	00000000 	.word	0x00000000

080095d8 <SpeedCtrl>:
void SpeedCtrl(){
 80095d8:	b5b0      	push	{r4, r5, r7, lr}
 80095da:	ed2d 8b02 	vpush	{d8}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
	int16_t MotorL=0,MotorR=0,sensmotor=0;
 80095e2:	2300      	movs	r3, #0
 80095e4:	82fb      	strh	r3, [r7, #22]
 80095e6:	2300      	movs	r3, #0
 80095e8:	82bb      	strh	r3, [r7, #20]
 80095ea:	2300      	movs	r3, #0
 80095ec:	827b      	strh	r3, [r7, #18]
	float speedval;
	//static float speedval_I ;
	float sKp = 1.4;//1.8
 80095ee:	4b50      	ldr	r3, [pc, #320]	; (8009730 <SpeedCtrl+0x158>)
 80095f0:	60fb      	str	r3, [r7, #12]
	float sKi= 10;//10
 80095f2:	4b50      	ldr	r3, [pc, #320]	; (8009734 <SpeedCtrl+0x15c>)
 80095f4:	60bb      	str	r3, [r7, #8]


	speedval = Speed  - speedget();
 80095f6:	4b50      	ldr	r3, [pc, #320]	; (8009738 <SpeedCtrl+0x160>)
 80095f8:	881b      	ldrh	r3, [r3, #0]
 80095fa:	ee07 3a90 	vmov	s15, r3
 80095fe:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8009602:	f000 f8a9 	bl	8009758 <speedget>
 8009606:	eef0 7a40 	vmov.f32	s15, s0
 800960a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800960e:	edc7 7a01 	vstr	s15, [r7, #4]
	speedval_I = speedval_I + speedval*T;
 8009612:	4b4a      	ldr	r3, [pc, #296]	; (800973c <SpeedCtrl+0x164>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4618      	mov	r0, r3
 8009618:	f7fe fece 	bl	80083b8 <__aeabi_f2d>
 800961c:	4604      	mov	r4, r0
 800961e:	460d      	mov	r5, r1
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7fe fec9 	bl	80083b8 <__aeabi_f2d>
 8009626:	a340      	add	r3, pc, #256	; (adr r3, 8009728 <SpeedCtrl+0x150>)
 8009628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962c:	f7fe ff1c 	bl	8008468 <__aeabi_dmul>
 8009630:	4602      	mov	r2, r0
 8009632:	460b      	mov	r3, r1
 8009634:	4620      	mov	r0, r4
 8009636:	4629      	mov	r1, r5
 8009638:	f7fe fd60 	bl	80080fc <__adddf3>
 800963c:	4603      	mov	r3, r0
 800963e:	460c      	mov	r4, r1
 8009640:	4618      	mov	r0, r3
 8009642:	4621      	mov	r1, r4
 8009644:	f7ff fa08 	bl	8008a58 <__aeabi_d2f>
 8009648:	4602      	mov	r2, r0
 800964a:	4b3c      	ldr	r3, [pc, #240]	; (800973c <SpeedCtrl+0x164>)
 800964c:	601a      	str	r2, [r3, #0]


	if(speedval_I >= 100000) speedval_I = 100000;
 800964e:	4b3b      	ldr	r3, [pc, #236]	; (800973c <SpeedCtrl+0x164>)
 8009650:	edd3 7a00 	vldr	s15, [r3]
 8009654:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8009740 <SpeedCtrl+0x168>
 8009658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800965c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009660:	db02      	blt.n	8009668 <SpeedCtrl+0x90>
 8009662:	4b36      	ldr	r3, [pc, #216]	; (800973c <SpeedCtrl+0x164>)
 8009664:	4a37      	ldr	r2, [pc, #220]	; (8009744 <SpeedCtrl+0x16c>)
 8009666:	601a      	str	r2, [r3, #0]
	if(speedval_I <= (-100000)) speedval_I = (-100000);
 8009668:	4b34      	ldr	r3, [pc, #208]	; (800973c <SpeedCtrl+0x164>)
 800966a:	edd3 7a00 	vldr	s15, [r3]
 800966e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8009748 <SpeedCtrl+0x170>
 8009672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800967a:	d802      	bhi.n	8009682 <SpeedCtrl+0xaa>
 800967c:	4b2f      	ldr	r3, [pc, #188]	; (800973c <SpeedCtrl+0x164>)
 800967e:	4a33      	ldr	r2, [pc, #204]	; (800974c <SpeedCtrl+0x174>)
 8009680:	601a      	str	r2, [r3, #0]
	sensmotor  = MotorCtrl();
 8009682:	f7ff fed1 	bl	8009428 <MotorCtrl>
 8009686:	4603      	mov	r3, r0
 8009688:	827b      	strh	r3, [r7, #18]
	MotorL = (speedval* sKp)+(speedval_I*sKi)+sensmotor;
 800968a:	ed97 7a01 	vldr	s14, [r7, #4]
 800968e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009692:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009696:	4b29      	ldr	r3, [pc, #164]	; (800973c <SpeedCtrl+0x164>)
 8009698:	edd3 6a00 	vldr	s13, [r3]
 800969c:	edd7 7a02 	vldr	s15, [r7, #8]
 80096a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80096a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80096ac:	ee07 3a90 	vmov	s15, r3
 80096b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80096bc:	ee17 3a90 	vmov	r3, s15
 80096c0:	82fb      	strh	r3, [r7, #22]
	MotorR = (speedval* sKp)+(speedval_I*sKi)-sensmotor;
 80096c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80096c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80096ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80096ce:	4b1b      	ldr	r3, [pc, #108]	; (800973c <SpeedCtrl+0x164>)
 80096d0:	edd3 6a00 	vldr	s13, [r3]
 80096d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80096d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80096e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80096e4:	ee07 3a90 	vmov	s15, r3
 80096e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80096f4:	ee17 3a90 	vmov	r3, s15
 80096f8:	82bb      	strh	r3, [r7, #20]


	Motor(MotorL,MotorR);
 80096fa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80096fe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8009702:	4611      	mov	r1, r2
 8009704:	4618      	mov	r0, r3
 8009706:	f000 f9cb 	bl	8009aa0 <Motor>

	  TIM1 -> CNT = 32767;
 800970a:	4b11      	ldr	r3, [pc, #68]	; (8009750 <SpeedCtrl+0x178>)
 800970c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009710:	625a      	str	r2, [r3, #36]	; 0x24
	  TIM3 -> CNT = 32767;
 8009712:	4b10      	ldr	r3, [pc, #64]	; (8009754 <SpeedCtrl+0x17c>)
 8009714:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009718:	625a      	str	r2, [r3, #36]	; 0x24

}
 800971a:	bf00      	nop
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	ecbd 8b02 	vpop	{d8}
 8009724:	bdb0      	pop	{r4, r5, r7, pc}
 8009726:	bf00      	nop
 8009728:	d2f1a9fc 	.word	0xd2f1a9fc
 800972c:	3f50624d 	.word	0x3f50624d
 8009730:	3fb33333 	.word	0x3fb33333
 8009734:	41200000 	.word	0x41200000
 8009738:	20000000 	.word	0x20000000
 800973c:	20000248 	.word	0x20000248
 8009740:	47c35000 	.word	0x47c35000
 8009744:	47c35000 	.word	0x47c35000
 8009748:	c7c35000 	.word	0xc7c35000
 800974c:	c7c35000 	.word	0xc7c35000
 8009750:	40010000 	.word	0x40010000
 8009754:	40000400 	.word	0x40000400

08009758 <speedget>:

float speedget()
{
 8009758:	b5b0      	push	{r4, r5, r7, lr}
 800975a:	b082      	sub	sp, #8
 800975c:	af00      	add	r7, sp, #0
	static float speedbuffg=0;
	static float speedget ;
	float val ;
	static int i =0;
	L = TIM1 -> CNT;
 800975e:	4b5a      	ldr	r3, [pc, #360]	; (80098c8 <speedget+0x170>)
 8009760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009762:	461a      	mov	r2, r3
 8009764:	4b59      	ldr	r3, [pc, #356]	; (80098cc <speedget+0x174>)
 8009766:	601a      	str	r2, [r3, #0]
	R = TIM3 -> CNT;
 8009768:	4b59      	ldr	r3, [pc, #356]	; (80098d0 <speedget+0x178>)
 800976a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976c:	461a      	mov	r2, r3
 800976e:	4b59      	ldr	r3, [pc, #356]	; (80098d4 <speedget+0x17c>)
 8009770:	601a      	str	r2, [r3, #0]
	R = R -32767;
 8009772:	4b58      	ldr	r3, [pc, #352]	; (80098d4 <speedget+0x17c>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800977a:	3b7f      	subs	r3, #127	; 0x7f
 800977c:	4a55      	ldr	r2, [pc, #340]	; (80098d4 <speedget+0x17c>)
 800977e:	6013      	str	r3, [r2, #0]
	L = (65535 - L)-32768;
 8009780:	4b52      	ldr	r3, [pc, #328]	; (80098cc <speedget+0x174>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f5c3 43ff 	rsb	r3, r3, #32640	; 0x7f80
 8009788:	337f      	adds	r3, #127	; 0x7f
 800978a:	4a50      	ldr	r2, [pc, #320]	; (80098cc <speedget+0x174>)
 800978c:	6013      	str	r3, [r2, #0]

	val=(L+R)/2;
 800978e:	4b4f      	ldr	r3, [pc, #316]	; (80098cc <speedget+0x174>)
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	4b50      	ldr	r3, [pc, #320]	; (80098d4 <speedget+0x17c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4413      	add	r3, r2
 8009798:	0fda      	lsrs	r2, r3, #31
 800979a:	4413      	add	r3, r2
 800979c:	105b      	asrs	r3, r3, #1
 800979e:	ee07 3a90 	vmov	s15, r3
 80097a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097a6:	edc7 7a01 	vstr	s15, [r7, #4]
	speedget = (((32.2/2048)*val)/T);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7fe fe04 	bl	80083b8 <__aeabi_f2d>
 80097b0:	a341      	add	r3, pc, #260	; (adr r3, 80098b8 <speedget+0x160>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	f7fe fe57 	bl	8008468 <__aeabi_dmul>
 80097ba:	4603      	mov	r3, r0
 80097bc:	460c      	mov	r4, r1
 80097be:	4618      	mov	r0, r3
 80097c0:	4621      	mov	r1, r4
 80097c2:	a33f      	add	r3, pc, #252	; (adr r3, 80098c0 <speedget+0x168>)
 80097c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c8:	f7fe ff78 	bl	80086bc <__aeabi_ddiv>
 80097cc:	4603      	mov	r3, r0
 80097ce:	460c      	mov	r4, r1
 80097d0:	4618      	mov	r0, r3
 80097d2:	4621      	mov	r1, r4
 80097d4:	f7ff f940 	bl	8008a58 <__aeabi_d2f>
 80097d8:	4602      	mov	r2, r0
 80097da:	4b3f      	ldr	r3, [pc, #252]	; (80098d8 <speedget+0x180>)
 80097dc:	601a      	str	r2, [r3, #0]

	speedbuffg += speedget*T;
 80097de:	4b3f      	ldr	r3, [pc, #252]	; (80098dc <speedget+0x184>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fe fde8 	bl	80083b8 <__aeabi_f2d>
 80097e8:	4604      	mov	r4, r0
 80097ea:	460d      	mov	r5, r1
 80097ec:	4b3a      	ldr	r3, [pc, #232]	; (80098d8 <speedget+0x180>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fe fde1 	bl	80083b8 <__aeabi_f2d>
 80097f6:	a332      	add	r3, pc, #200	; (adr r3, 80098c0 <speedget+0x168>)
 80097f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fc:	f7fe fe34 	bl	8008468 <__aeabi_dmul>
 8009800:	4602      	mov	r2, r0
 8009802:	460b      	mov	r3, r1
 8009804:	4620      	mov	r0, r4
 8009806:	4629      	mov	r1, r5
 8009808:	f7fe fc78 	bl	80080fc <__adddf3>
 800980c:	4603      	mov	r3, r0
 800980e:	460c      	mov	r4, r1
 8009810:	4618      	mov	r0, r3
 8009812:	4621      	mov	r1, r4
 8009814:	f7ff f920 	bl	8008a58 <__aeabi_d2f>
 8009818:	4602      	mov	r2, r0
 800981a:	4b30      	ldr	r3, [pc, #192]	; (80098dc <speedget+0x184>)
 800981c:	601a      	str	r2, [r3, #0]

	if(speedbuffg>=10 && secon==0){
 800981e:	4b2f      	ldr	r3, [pc, #188]	; (80098dc <speedget+0x184>)
 8009820:	edd3 7a00 	vldr	s15, [r3]
 8009824:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800982c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009830:	db14      	blt.n	800985c <speedget+0x104>
 8009832:	4b2b      	ldr	r3, [pc, #172]	; (80098e0 <speedget+0x188>)
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d110      	bne.n	800985c <speedget+0x104>
		con=1;
 800983a:	4b2a      	ldr	r3, [pc, #168]	; (80098e4 <speedget+0x18c>)
 800983c:	2201      	movs	r2, #1
 800983e:	701a      	strb	r2, [r3, #0]
		load_log = speedbuffg;
 8009840:	4b26      	ldr	r3, [pc, #152]	; (80098dc <speedget+0x184>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a28      	ldr	r2, [pc, #160]	; (80098e8 <speedget+0x190>)
 8009846:	6013      	str	r3, [r2, #0]
		speedbuffg=speedbuffg-10;
 8009848:	4b24      	ldr	r3, [pc, #144]	; (80098dc <speedget+0x184>)
 800984a:	edd3 7a00 	vldr	s15, [r3]
 800984e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009852:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009856:	4b21      	ldr	r3, [pc, #132]	; (80098dc <speedget+0x184>)
 8009858:	edc3 7a00 	vstr	s15, [r3]
	}
	if(speedbuffg>= loada[i]&& secon==1){
 800985c:	4b23      	ldr	r3, [pc, #140]	; (80098ec <speedget+0x194>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a23      	ldr	r2, [pc, #140]	; (80098f0 <speedget+0x198>)
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	ed93 7a00 	vldr	s14, [r3]
 800986a:	4b1c      	ldr	r3, [pc, #112]	; (80098dc <speedget+0x184>)
 800986c:	edd3 7a00 	vldr	s15, [r3]
 8009870:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009878:	d80b      	bhi.n	8009892 <speedget+0x13a>
 800987a:	4b19      	ldr	r3, [pc, #100]	; (80098e0 <speedget+0x188>)
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	2b01      	cmp	r3, #1
 8009880:	d107      	bne.n	8009892 <speedget+0x13a>
		con=1;
 8009882:	4b18      	ldr	r3, [pc, #96]	; (80098e4 <speedget+0x18c>)
 8009884:	2201      	movs	r2, #1
 8009886:	701a      	strb	r2, [r3, #0]
		i++;
 8009888:	4b18      	ldr	r3, [pc, #96]	; (80098ec <speedget+0x194>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	3301      	adds	r3, #1
 800988e:	4a17      	ldr	r2, [pc, #92]	; (80098ec <speedget+0x194>)
 8009890:	6013      	str	r3, [r2, #0]

	}
	TIM1 -> CNT = 32767;
 8009892:	4b0d      	ldr	r3, [pc, #52]	; (80098c8 <speedget+0x170>)
 8009894:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009898:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT = 32767;
 800989a:	4b0d      	ldr	r3, [pc, #52]	; (80098d0 <speedget+0x178>)
 800989c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80098a0:	625a      	str	r2, [r3, #36]	; 0x24
	return speedget;
 80098a2:	4b0d      	ldr	r3, [pc, #52]	; (80098d8 <speedget+0x180>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	ee07 3a90 	vmov	s15, r3
}
 80098aa:	eeb0 0a67 	vmov.f32	s0, s15
 80098ae:	3708      	adds	r7, #8
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bdb0      	pop	{r4, r5, r7, pc}
 80098b4:	f3af 8000 	nop.w
 80098b8:	9999999a 	.word	0x9999999a
 80098bc:	3f901999 	.word	0x3f901999
 80098c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80098c4:	3f50624d 	.word	0x3f50624d
 80098c8:	40010000 	.word	0x40010000
 80098cc:	2001a3d0 	.word	0x2001a3d0
 80098d0:	40000400 	.word	0x40000400
 80098d4:	2001a3d4 	.word	0x2001a3d4
 80098d8:	20000214 	.word	0x20000214
 80098dc:	20000218 	.word	0x20000218
 80098e0:	20000239 	.word	0x20000239
 80098e4:	20000238 	.word	0x20000238
 80098e8:	20000250 	.word	0x20000250
 80098ec:	2000021c 	.word	0x2000021c
 80098f0:	2000c0f8 	.word	0x2000c0f8

080098f4 <Flash_load>:

    return result2 == HAL_OK && error_sector == 0xFFFFFFFF;
}

uint16_t* Flash_load()
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 80098f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80098fc:	4903      	ldr	r1, [pc, #12]	; (800990c <Flash_load+0x18>)
 80098fe:	4804      	ldr	r0, [pc, #16]	; (8009910 <Flash_load+0x1c>)
 8009900:	f006 fbe8 	bl	80100d4 <memcpy>
    return work_ram;
 8009904:	4b02      	ldr	r3, [pc, #8]	; (8009910 <Flash_load+0x1c>)
}
 8009906:	4618      	mov	r0, r3
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	08004000 	.word	0x08004000
 8009910:	20012318 	.word	0x20012318

08009914 <LED>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim4;
void MX_TIM6_Init(void);
extern uint8_t gh;
void LED(uint8_t x){
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
 800991a:	4603      	mov	r3, r0
 800991c:	71fb      	strb	r3, [r7, #7]
	switch(x){
 800991e:	79fb      	ldrb	r3, [r7, #7]
 8009920:	3b01      	subs	r3, #1
 8009922:	2b07      	cmp	r3, #7
 8009924:	f200 80ac 	bhi.w	8009a80 <LED+0x16c>
 8009928:	a201      	add	r2, pc, #4	; (adr r2, 8009930 <LED+0x1c>)
 800992a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800992e:	bf00      	nop
 8009930:	08009951 	.word	0x08009951
 8009934:	08009977 	.word	0x08009977
 8009938:	0800999d 	.word	0x0800999d
 800993c:	080099c3 	.word	0x080099c3
 8009940:	080099e9 	.word	0x080099e9
 8009944:	08009a0f 	.word	0x08009a0f
 8009948:	08009a35 	.word	0x08009a35
 800994c:	08009a5b 	.word	0x08009a5b
		case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8009950:	2200      	movs	r2, #0
 8009952:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009956:	484c      	ldr	r0, [pc, #304]	; (8009a88 <LED+0x174>)
 8009958:	f003 f810 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800995c:	2201      	movs	r2, #1
 800995e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009962:	4849      	ldr	r0, [pc, #292]	; (8009a88 <LED+0x174>)
 8009964:	f003 f80a 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8009968:	2201      	movs	r2, #1
 800996a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800996e:	4846      	ldr	r0, [pc, #280]	; (8009a88 <LED+0x174>)
 8009970:	f003 f804 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 8009974:	e084      	b.n	8009a80 <LED+0x16c>
		case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8009976:	2201      	movs	r2, #1
 8009978:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800997c:	4842      	ldr	r0, [pc, #264]	; (8009a88 <LED+0x174>)
 800997e:	f002 fffd 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8009982:	2200      	movs	r2, #0
 8009984:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009988:	483f      	ldr	r0, [pc, #252]	; (8009a88 <LED+0x174>)
 800998a:	f002 fff7 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800998e:	2201      	movs	r2, #1
 8009990:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009994:	483c      	ldr	r0, [pc, #240]	; (8009a88 <LED+0x174>)
 8009996:	f002 fff1 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 800999a:	e071      	b.n	8009a80 <LED+0x16c>
		case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800999c:	2200      	movs	r2, #0
 800999e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80099a2:	4839      	ldr	r0, [pc, #228]	; (8009a88 <LED+0x174>)
 80099a4:	f002 ffea 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80099a8:	2200      	movs	r2, #0
 80099aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80099ae:	4836      	ldr	r0, [pc, #216]	; (8009a88 <LED+0x174>)
 80099b0:	f002 ffe4 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80099b4:	2201      	movs	r2, #1
 80099b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80099ba:	4833      	ldr	r0, [pc, #204]	; (8009a88 <LED+0x174>)
 80099bc:	f002 ffde 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 80099c0:	e05e      	b.n	8009a80 <LED+0x16c>
		case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80099c2:	2201      	movs	r2, #1
 80099c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80099c8:	482f      	ldr	r0, [pc, #188]	; (8009a88 <LED+0x174>)
 80099ca:	f002 ffd7 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80099ce:	2201      	movs	r2, #1
 80099d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80099d4:	482c      	ldr	r0, [pc, #176]	; (8009a88 <LED+0x174>)
 80099d6:	f002 ffd1 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80099da:	2200      	movs	r2, #0
 80099dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80099e0:	4829      	ldr	r0, [pc, #164]	; (8009a88 <LED+0x174>)
 80099e2:	f002 ffcb 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 80099e6:	e04b      	b.n	8009a80 <LED+0x16c>
		case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80099e8:	2200      	movs	r2, #0
 80099ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80099ee:	4826      	ldr	r0, [pc, #152]	; (8009a88 <LED+0x174>)
 80099f0:	f002 ffc4 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80099f4:	2201      	movs	r2, #1
 80099f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80099fa:	4823      	ldr	r0, [pc, #140]	; (8009a88 <LED+0x174>)
 80099fc:	f002 ffbe 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009a00:	2200      	movs	r2, #0
 8009a02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009a06:	4820      	ldr	r0, [pc, #128]	; (8009a88 <LED+0x174>)
 8009a08:	f002 ffb8 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 8009a0c:	e038      	b.n	8009a80 <LED+0x16c>
		case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009a14:	481c      	ldr	r0, [pc, #112]	; (8009a88 <LED+0x174>)
 8009a16:	f002 ffb1 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009a20:	4819      	ldr	r0, [pc, #100]	; (8009a88 <LED+0x174>)
 8009a22:	f002 ffab 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009a26:	2200      	movs	r2, #0
 8009a28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009a2c:	4816      	ldr	r0, [pc, #88]	; (8009a88 <LED+0x174>)
 8009a2e:	f002 ffa5 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 8009a32:	e025      	b.n	8009a80 <LED+0x16c>
		case 7:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8009a34:	2200      	movs	r2, #0
 8009a36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009a3a:	4813      	ldr	r0, [pc, #76]	; (8009a88 <LED+0x174>)
 8009a3c:	f002 ff9e 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8009a40:	2200      	movs	r2, #0
 8009a42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009a46:	4810      	ldr	r0, [pc, #64]	; (8009a88 <LED+0x174>)
 8009a48:	f002 ff98 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009a52:	480d      	ldr	r0, [pc, #52]	; (8009a88 <LED+0x174>)
 8009a54:	f002 ff92 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 8009a58:	e012      	b.n	8009a80 <LED+0x16c>
		case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009a60:	4809      	ldr	r0, [pc, #36]	; (8009a88 <LED+0x174>)
 8009a62:	f002 ff8b 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8009a66:	2201      	movs	r2, #1
 8009a68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009a6c:	4806      	ldr	r0, [pc, #24]	; (8009a88 <LED+0x174>)
 8009a6e:	f002 ff85 	bl	800c97c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8009a72:	2201      	movs	r2, #1
 8009a74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009a78:	4803      	ldr	r0, [pc, #12]	; (8009a88 <LED+0x174>)
 8009a7a:	f002 ff7f 	bl	800c97c <HAL_GPIO_WritePin>
			break;
 8009a7e:	bf00      	nop

	}

}
 8009a80:	bf00      	nop
 8009a82:	3708      	adds	r7, #8
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}
 8009a88:	40020400 	.word	0x40020400

08009a8c <error>:
void error(){
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	af00      	add	r7, sp, #0
	while(1){
		Motor(0,0);
 8009a90:	2100      	movs	r1, #0
 8009a92:	2000      	movs	r0, #0
 8009a94:	f000 f804 	bl	8009aa0 <Motor>
		LED(1);
 8009a98:	2001      	movs	r0, #1
 8009a9a:	f7ff ff3b 	bl	8009914 <LED>
		Motor(0,0);
 8009a9e:	e7f7      	b.n	8009a90 <error+0x4>

08009aa0 <Motor>:


}

void Motor(int16_t MotorL,int16_t MotorR)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b082      	sub	sp, #8
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	460a      	mov	r2, r1
 8009aaa:	80fb      	strh	r3, [r7, #6]
 8009aac:	4613      	mov	r3, r2
 8009aae:	80bb      	strh	r3, [r7, #4]
	if(MotorL > 0 ){
 8009ab0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dd06      	ble.n	8009ac6 <Motor+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8009ab8:	2201      	movs	r2, #1
 8009aba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009abe:	4823      	ldr	r0, [pc, #140]	; (8009b4c <Motor+0xac>)
 8009ac0:	f002 ff5c 	bl	800c97c <HAL_GPIO_WritePin>
 8009ac4:	e00d      	b.n	8009ae2 <Motor+0x42>

	}else if(MotorL < 0){
 8009ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	da09      	bge.n	8009ae2 <Motor+0x42>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009ad4:	481d      	ldr	r0, [pc, #116]	; (8009b4c <Motor+0xac>)
 8009ad6:	f002 ff51 	bl	800c97c <HAL_GPIO_WritePin>
		MotorL = -MotorL;
 8009ada:	88fb      	ldrh	r3, [r7, #6]
 8009adc:	425b      	negs	r3, r3
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	80fb      	strh	r3, [r7, #6]
	}
	if(MotorR > 0 ){
 8009ae2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	dd05      	ble.n	8009af6 <Motor+0x56>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8009aea:	2200      	movs	r2, #0
 8009aec:	2140      	movs	r1, #64	; 0x40
 8009aee:	4818      	ldr	r0, [pc, #96]	; (8009b50 <Motor+0xb0>)
 8009af0:	f002 ff44 	bl	800c97c <HAL_GPIO_WritePin>
 8009af4:	e00c      	b.n	8009b10 <Motor+0x70>

	}else if(MotorR < 0){
 8009af6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	da08      	bge.n	8009b10 <Motor+0x70>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8009afe:	2201      	movs	r2, #1
 8009b00:	2140      	movs	r1, #64	; 0x40
 8009b02:	4813      	ldr	r0, [pc, #76]	; (8009b50 <Motor+0xb0>)
 8009b04:	f002 ff3a 	bl	800c97c <HAL_GPIO_WritePin>
		MotorR = -MotorR;
 8009b08:	88bb      	ldrh	r3, [r7, #4]
 8009b0a:	425b      	negs	r3, r3
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	80bb      	strh	r3, [r7, #4]

	}
	if (MotorR > 1800) MotorR = 1800;
 8009b10:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8009b14:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8009b18:	dd02      	ble.n	8009b20 <Motor+0x80>
 8009b1a:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8009b1e:	80bb      	strh	r3, [r7, #4]
	if (MotorL > 1800) MotorL = 1800;
 8009b20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b24:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8009b28:	dd02      	ble.n	8009b30 <Motor+0x90>
 8009b2a:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8009b2e:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, MotorL);
 8009b30:	4b08      	ldr	r3, [pc, #32]	; (8009b54 <Motor+0xb4>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009b38:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, MotorR);
 8009b3a:	4b07      	ldr	r3, [pc, #28]	; (8009b58 <Motor+0xb8>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8009b42:	639a      	str	r2, [r3, #56]	; 0x38

}
 8009b44:	bf00      	nop
 8009b46:	3708      	adds	r7, #8
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	40020000 	.word	0x40020000
 8009b50:	40020400 	.word	0x40020400
 8009b54:	20012090 	.word	0x20012090
 8009b58:	200120d0 	.word	0x200120d0

08009b5c <__io_putchar>:
#ifdef __GNUC__
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*)&ch, 1, 0xFFFF);
 8009b64:	1d39      	adds	r1, r7, #4
 8009b66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	4803      	ldr	r0, [pc, #12]	; (8009b7c <__io_putchar+0x20>)
 8009b6e:	f005 fbe8 	bl	800f342 <HAL_UART_Transmit>
	return ch;
 8009b72:	687b      	ldr	r3, [r7, #4]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3708      	adds	r7, #8
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	2001a3dc 	.word	0x2001a3dc

08009b80 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) {
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	0000      	movs	r0, r0
	...

08009b98 <init>:



void init()
{
 8009b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9c:	b090      	sub	sp, #64	; 0x40
 8009b9e:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t l=0;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	75fb      	strb	r3, [r7, #23]
	if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *) analog, SENSOR_NUMBER) != HAL_OK){
 8009ba4:	220d      	movs	r2, #13
 8009ba6:	4996      	ldr	r1, [pc, #600]	; (8009e00 <init+0x268>)
 8009ba8:	4896      	ldr	r0, [pc, #600]	; (8009e04 <init+0x26c>)
 8009baa:	f001 fced 	bl	800b588 <HAL_ADC_Start_DMA>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d001      	beq.n	8009bb8 <init+0x20>
	  Error_Handler();
 8009bb4:	f000 ffe8 	bl	800ab88 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4) != HAL_OK){
 8009bb8:	210c      	movs	r1, #12
 8009bba:	4893      	ldr	r0, [pc, #588]	; (8009e08 <init+0x270>)
 8009bbc:	f004 fd1e 	bl	800e5fc <HAL_TIM_PWM_Start>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d001      	beq.n	8009bca <init+0x32>
	      Error_Handler();
 8009bc6:	f000 ffdf 	bl	800ab88 <Error_Handler>
	}
	if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2) != HAL_OK){
 8009bca:	2104      	movs	r1, #4
 8009bcc:	488f      	ldr	r0, [pc, #572]	; (8009e0c <init+0x274>)
 8009bce:	f004 fd15 	bl	800e5fc <HAL_TIM_PWM_Start>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d001      	beq.n	8009bdc <init+0x44>
				      Error_Handler();
 8009bd8:	f000 ffd6 	bl	800ab88 <Error_Handler>
				}
	lcd_init();
 8009bdc:	f7ff fa4c 	bl	8009078 <lcd_init>
	lcd_clear();lcd_locate(0,0);
 8009be0:	f7ff fa8e 	bl	8009100 <lcd_clear>
 8009be4:	2100      	movs	r1, #0
 8009be6:	2000      	movs	r0, #0
 8009be8:	f7ff fa9a 	bl	8009120 <lcd_locate>
	lcd_printf("OK");
 8009bec:	4888      	ldr	r0, [pc, #544]	; (8009e10 <init+0x278>)
 8009bee:	f7ff fac1 	bl	8009174 <lcd_printf>

	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8009bf2:	213c      	movs	r1, #60	; 0x3c
 8009bf4:	4887      	ldr	r0, [pc, #540]	; (8009e14 <init+0x27c>)
 8009bf6:	f004 fdd1 	bl	800e79c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8009bfa:	213c      	movs	r1, #60	; 0x3c
 8009bfc:	4886      	ldr	r0, [pc, #536]	; (8009e18 <init+0x280>)
 8009bfe:	f004 fdcd 	bl	800e79c <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_ALL);
 8009c02:	213c      	movs	r1, #60	; 0x3c
 8009c04:	4881      	ldr	r0, [pc, #516]	; (8009e0c <init+0x274>)
 8009c06:	f004 fcf9 	bl	800e5fc <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8009c0a:	2201      	movs	r2, #1
 8009c0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009c10:	4882      	ldr	r0, [pc, #520]	; (8009e1c <init+0x284>)
 8009c12:	f002 feb3 	bl	800c97c <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim8,TIM_CHANNEL_ALL);
 8009c16:	213c      	movs	r1, #60	; 0x3c
 8009c18:	487b      	ldr	r0, [pc, #492]	; (8009e08 <init+0x270>)
 8009c1a:	f004 fcef 	bl	800e5fc <HAL_TIM_PWM_Start>


	TIM1 -> CNT = 32767;
 8009c1e:	4b80      	ldr	r3, [pc, #512]	; (8009e20 <init+0x288>)
 8009c20:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009c24:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT = 32767;
 8009c26:	4b7f      	ldr	r3, [pc, #508]	; (8009e24 <init+0x28c>)
 8009c28:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009c2c:	625a      	str	r2, [r3, #36]	; 0x24

	Flash_load();
 8009c2e:	f7ff fe61 	bl	80098f4 <Flash_load>

	ang_average=(float)work_ram[31]/1000;
 8009c32:	4b7d      	ldr	r3, [pc, #500]	; (8009e28 <init+0x290>)
 8009c34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c36:	ee07 3a90 	vmov	s15, r3
 8009c3a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009c3e:	eddf 6a7b 	vldr	s13, [pc, #492]	; 8009e2c <init+0x294>
 8009c42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c46:	4b7a      	ldr	r3, [pc, #488]	; (8009e30 <init+0x298>)
 8009c48:	edc3 7a00 	vstr	s15, [r3]
	printf("%lf\r\n",ang_average);
 8009c4c:	4b78      	ldr	r3, [pc, #480]	; (8009e30 <init+0x298>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4618      	mov	r0, r3
 8009c52:	f7fe fbb1 	bl	80083b8 <__aeabi_f2d>
 8009c56:	4603      	mov	r3, r0
 8009c58:	460c      	mov	r4, r1
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	4623      	mov	r3, r4
 8009c5e:	4875      	ldr	r0, [pc, #468]	; (8009e34 <init+0x29c>)
 8009c60:	f007 f88a 	bl	8010d78 <iprintf>
	if(ang_average>=50) ang_average=-ang_average/10;
 8009c64:	4b72      	ldr	r3, [pc, #456]	; (8009e30 <init+0x298>)
 8009c66:	edd3 7a00 	vldr	s15, [r3]
 8009c6a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8009e38 <init+0x2a0>
 8009c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c76:	db0b      	blt.n	8009c90 <init+0xf8>
 8009c78:	4b6d      	ldr	r3, [pc, #436]	; (8009e30 <init+0x298>)
 8009c7a:	edd3 7a00 	vldr	s15, [r3]
 8009c7e:	eeb1 7a67 	vneg.f32	s14, s15
 8009c82:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8009c86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009c8a:	4b69      	ldr	r3, [pc, #420]	; (8009e30 <init+0x298>)
 8009c8c:	edc3 7a00 	vstr	s15, [r3]
	printf("%lf\r\n",ang_average);
 8009c90:	4b67      	ldr	r3, [pc, #412]	; (8009e30 <init+0x298>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4618      	mov	r0, r3
 8009c96:	f7fe fb8f 	bl	80083b8 <__aeabi_f2d>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	460c      	mov	r4, r1
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	4623      	mov	r3, r4
 8009ca2:	4864      	ldr	r0, [pc, #400]	; (8009e34 <init+0x29c>)
 8009ca4:	f007 f868 	bl	8010d78 <iprintf>

	Kp = work_ram[0];
 8009ca8:	4b5f      	ldr	r3, [pc, #380]	; (8009e28 <init+0x290>)
 8009caa:	881b      	ldrh	r3, [r3, #0]
 8009cac:	4618      	mov	r0, r3
 8009cae:	f7fe fb61 	bl	8008374 <__aeabi_ui2d>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	460c      	mov	r4, r1
 8009cb6:	4a61      	ldr	r2, [pc, #388]	; (8009e3c <init+0x2a4>)
 8009cb8:	e9c2 3400 	strd	r3, r4, [r2]
	Ki = work_ram[1];
 8009cbc:	4b5a      	ldr	r3, [pc, #360]	; (8009e28 <init+0x290>)
 8009cbe:	885b      	ldrh	r3, [r3, #2]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7fe fb57 	bl	8008374 <__aeabi_ui2d>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	460c      	mov	r4, r1
 8009cca:	4a5d      	ldr	r2, [pc, #372]	; (8009e40 <init+0x2a8>)
 8009ccc:	e9c2 3400 	strd	r3, r4, [r2]
	Kd = work_ram[2];
 8009cd0:	4b55      	ldr	r3, [pc, #340]	; (8009e28 <init+0x290>)
 8009cd2:	889b      	ldrh	r3, [r3, #4]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7fe fb4d 	bl	8008374 <__aeabi_ui2d>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	460c      	mov	r4, r1
 8009cde:	4a59      	ldr	r2, [pc, #356]	; (8009e44 <init+0x2ac>)
 8009ce0:	e9c2 3400 	strd	r3, r4, [r2]
	Kp = Kp/100;
 8009ce4:	4b55      	ldr	r3, [pc, #340]	; (8009e3c <init+0x2a4>)
 8009ce6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009cea:	f04f 0200 	mov.w	r2, #0
 8009cee:	4b56      	ldr	r3, [pc, #344]	; (8009e48 <init+0x2b0>)
 8009cf0:	f7fe fce4 	bl	80086bc <__aeabi_ddiv>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	4a50      	ldr	r2, [pc, #320]	; (8009e3c <init+0x2a4>)
 8009cfa:	e9c2 3400 	strd	r3, r4, [r2]
	Ki = Ki/1000000;
 8009cfe:	4b50      	ldr	r3, [pc, #320]	; (8009e40 <init+0x2a8>)
 8009d00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009d04:	a33c      	add	r3, pc, #240	; (adr r3, 8009df8 <init+0x260>)
 8009d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0a:	f7fe fcd7 	bl	80086bc <__aeabi_ddiv>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	460c      	mov	r4, r1
 8009d12:	4a4b      	ldr	r2, [pc, #300]	; (8009e40 <init+0x2a8>)
 8009d14:	e9c2 3400 	strd	r3, r4, [r2]
	Kd = Kd/100;
 8009d18:	4b4a      	ldr	r3, [pc, #296]	; (8009e44 <init+0x2ac>)
 8009d1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009d1e:	f04f 0200 	mov.w	r2, #0
 8009d22:	4b49      	ldr	r3, [pc, #292]	; (8009e48 <init+0x2b0>)
 8009d24:	f7fe fcca 	bl	80086bc <__aeabi_ddiv>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	4a45      	ldr	r2, [pc, #276]	; (8009e44 <init+0x2ac>)
 8009d2e:	e9c2 3400 	strd	r3, r4, [r2]
	printf("MAX: %d %d %d %d %d %d %d %d %d %d %d %d %d\r\n", work_ram[3],work_ram[4],work_ram[5],work_ram[6],work_ram[7],work_ram[8],work_ram[9],work_ram[10],work_ram[11],work_ram[12],work_ram[13],work_ram[14],work_ram[15]);
 8009d32:	4b3d      	ldr	r3, [pc, #244]	; (8009e28 <init+0x290>)
 8009d34:	88db      	ldrh	r3, [r3, #6]
 8009d36:	469c      	mov	ip, r3
 8009d38:	4b3b      	ldr	r3, [pc, #236]	; (8009e28 <init+0x290>)
 8009d3a:	891b      	ldrh	r3, [r3, #8]
 8009d3c:	469e      	mov	lr, r3
 8009d3e:	4b3a      	ldr	r3, [pc, #232]	; (8009e28 <init+0x290>)
 8009d40:	895b      	ldrh	r3, [r3, #10]
 8009d42:	4698      	mov	r8, r3
 8009d44:	4b38      	ldr	r3, [pc, #224]	; (8009e28 <init+0x290>)
 8009d46:	899b      	ldrh	r3, [r3, #12]
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4b37      	ldr	r3, [pc, #220]	; (8009e28 <init+0x290>)
 8009d4c:	89db      	ldrh	r3, [r3, #14]
 8009d4e:	4619      	mov	r1, r3
 8009d50:	4b35      	ldr	r3, [pc, #212]	; (8009e28 <init+0x290>)
 8009d52:	8a1b      	ldrh	r3, [r3, #16]
 8009d54:	4618      	mov	r0, r3
 8009d56:	4b34      	ldr	r3, [pc, #208]	; (8009e28 <init+0x290>)
 8009d58:	8a5b      	ldrh	r3, [r3, #18]
 8009d5a:	461c      	mov	r4, r3
 8009d5c:	4b32      	ldr	r3, [pc, #200]	; (8009e28 <init+0x290>)
 8009d5e:	8a9b      	ldrh	r3, [r3, #20]
 8009d60:	461d      	mov	r5, r3
 8009d62:	4b31      	ldr	r3, [pc, #196]	; (8009e28 <init+0x290>)
 8009d64:	8adb      	ldrh	r3, [r3, #22]
 8009d66:	461e      	mov	r6, r3
 8009d68:	4b2f      	ldr	r3, [pc, #188]	; (8009e28 <init+0x290>)
 8009d6a:	8b1b      	ldrh	r3, [r3, #24]
 8009d6c:	60fb      	str	r3, [r7, #12]
 8009d6e:	4b2e      	ldr	r3, [pc, #184]	; (8009e28 <init+0x290>)
 8009d70:	8b5b      	ldrh	r3, [r3, #26]
 8009d72:	60bb      	str	r3, [r7, #8]
 8009d74:	4b2c      	ldr	r3, [pc, #176]	; (8009e28 <init+0x290>)
 8009d76:	8b9b      	ldrh	r3, [r3, #28]
 8009d78:	607b      	str	r3, [r7, #4]
 8009d7a:	4b2b      	ldr	r3, [pc, #172]	; (8009e28 <init+0x290>)
 8009d7c:	8bdb      	ldrh	r3, [r3, #30]
 8009d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	9308      	str	r3, [sp, #32]
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	9307      	str	r3, [sp, #28]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	9306      	str	r3, [sp, #24]
 8009d8c:	9605      	str	r6, [sp, #20]
 8009d8e:	9504      	str	r5, [sp, #16]
 8009d90:	9403      	str	r4, [sp, #12]
 8009d92:	9002      	str	r0, [sp, #8]
 8009d94:	9101      	str	r1, [sp, #4]
 8009d96:	9200      	str	r2, [sp, #0]
 8009d98:	4643      	mov	r3, r8
 8009d9a:	4672      	mov	r2, lr
 8009d9c:	4661      	mov	r1, ip
 8009d9e:	482b      	ldr	r0, [pc, #172]	; (8009e4c <init+0x2b4>)
 8009da0:	f006 ffea 	bl	8010d78 <iprintf>
	while(l < SENSOR_NUMBER){
 8009da4:	e01d      	b.n	8009de2 <init+0x24a>
			di[l] = work_ram[l+3];
 8009da6:	7dfb      	ldrb	r3, [r7, #23]
 8009da8:	1cda      	adds	r2, r3, #3
 8009daa:	7dfb      	ldrb	r3, [r7, #23]
 8009dac:	491e      	ldr	r1, [pc, #120]	; (8009e28 <init+0x290>)
 8009dae:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8009db2:	4a27      	ldr	r2, [pc, #156]	; (8009e50 <init+0x2b8>)
 8009db4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			b[l] = work_ram[l+17];
 8009db8:	7dfb      	ldrb	r3, [r7, #23]
 8009dba:	f103 0211 	add.w	r2, r3, #17
 8009dbe:	7dfb      	ldrb	r3, [r7, #23]
 8009dc0:	4919      	ldr	r1, [pc, #100]	; (8009e28 <init+0x290>)
 8009dc2:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8009dc6:	4a23      	ldr	r2, [pc, #140]	; (8009e54 <init+0x2bc>)
 8009dc8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			printf("%d,", b[l]);
 8009dcc:	7dfb      	ldrb	r3, [r7, #23]
 8009dce:	4a21      	ldr	r2, [pc, #132]	; (8009e54 <init+0x2bc>)
 8009dd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dd4:	4619      	mov	r1, r3
 8009dd6:	4820      	ldr	r0, [pc, #128]	; (8009e58 <init+0x2c0>)
 8009dd8:	f006 ffce 	bl	8010d78 <iprintf>
			l++;
 8009ddc:	7dfb      	ldrb	r3, [r7, #23]
 8009dde:	3301      	adds	r3, #1
 8009de0:	75fb      	strb	r3, [r7, #23]
	while(l < SENSOR_NUMBER){
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
 8009de4:	2b0c      	cmp	r3, #12
 8009de6:	d9de      	bls.n	8009da6 <init+0x20e>
	}
	printf("\r\n");
 8009de8:	481c      	ldr	r0, [pc, #112]	; (8009e5c <init+0x2c4>)
 8009dea:	f007 f839 	bl	8010e60 <puts>
}
 8009dee:	bf00      	nop
 8009df0:	3718      	adds	r7, #24
 8009df2:	46bd      	mov	sp, r7
 8009df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df8:	00000000 	.word	0x00000000
 8009dfc:	412e8480 	.word	0x412e8480
 8009e00:	20012284 	.word	0x20012284
 8009e04:	20012150 	.word	0x20012150
 8009e08:	20012090 	.word	0x20012090
 8009e0c:	200120d0 	.word	0x200120d0
 8009e10:	080145c0 	.word	0x080145c0
 8009e14:	20012238 	.word	0x20012238
 8009e18:	20012110 	.word	0x20012110
 8009e1c:	40020000 	.word	0x40020000
 8009e20:	40010000 	.word	0x40010000
 8009e24:	40000400 	.word	0x40000400
 8009e28:	20012318 	.word	0x20012318
 8009e2c:	447a0000 	.word	0x447a0000
 8009e30:	2000024c 	.word	0x2000024c
 8009e34:	080145c4 	.word	0x080145c4
 8009e38:	42480000 	.word	0x42480000
 8009e3c:	20000220 	.word	0x20000220
 8009e40:	20000228 	.word	0x20000228
 8009e44:	20000230 	.word	0x20000230
 8009e48:	40590000 	.word	0x40590000
 8009e4c:	080145cc 	.word	0x080145cc
 8009e50:	2001a378 	.word	0x2001a378
 8009e54:	200122a0 	.word	0x200122a0
 8009e58:	080145fc 	.word	0x080145fc
 8009e5c:	08014600 	.word	0x08014600

08009e60 <sidemaker>:
		//printf("%lf\n\r",secondsp[s]);
		HAL_Delay(1);
	}
}

void sidemaker(){
 8009e60:	b580      	push	{r7, lr}
 8009e62:	af00      	add	r7, sp, #0
	//static int h= 0;
	if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2) ==0 && count > 100 && stoping > 30){
 8009e64:	2104      	movs	r1, #4
 8009e66:	481b      	ldr	r0, [pc, #108]	; (8009ed4 <sidemaker+0x74>)
 8009e68:	f002 fd70 	bl	800c94c <HAL_GPIO_ReadPin>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d113      	bne.n	8009e9a <sidemaker+0x3a>
 8009e72:	4b19      	ldr	r3, [pc, #100]	; (8009ed8 <sidemaker+0x78>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2b64      	cmp	r3, #100	; 0x64
 8009e78:	dd0f      	ble.n	8009e9a <sidemaker+0x3a>
 8009e7a:	4b18      	ldr	r3, [pc, #96]	; (8009edc <sidemaker+0x7c>)
 8009e7c:	881b      	ldrh	r3, [r3, #0]
 8009e7e:	2b1e      	cmp	r3, #30
 8009e80:	d90b      	bls.n	8009e9a <sidemaker+0x3a>
		floag=1;
 8009e82:	4b17      	ldr	r3, [pc, #92]	; (8009ee0 <sidemaker+0x80>)
 8009e84:	2201      	movs	r2, #1
 8009e86:	701a      	strb	r2, [r3, #0]
		stoping =0;
 8009e88:	4b14      	ldr	r3, [pc, #80]	; (8009edc <sidemaker+0x7c>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	801a      	strh	r2, [r3, #0]
		stop_flag++;
 8009e8e:	4b15      	ldr	r3, [pc, #84]	; (8009ee4 <sidemaker+0x84>)
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	3301      	adds	r3, #1
 8009e94:	b2da      	uxtb	r2, r3
 8009e96:	4b13      	ldr	r3, [pc, #76]	; (8009ee4 <sidemaker+0x84>)
 8009e98:	701a      	strb	r2, [r3, #0]

	}
	if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_10) ==0)left_floag=1;
 8009e9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009e9e:	480d      	ldr	r0, [pc, #52]	; (8009ed4 <sidemaker+0x74>)
 8009ea0:	f002 fd54 	bl	800c94c <HAL_GPIO_ReadPin>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d102      	bne.n	8009eb0 <sidemaker+0x50>
 8009eaa:	4b0f      	ldr	r3, [pc, #60]	; (8009ee8 <sidemaker+0x88>)
 8009eac:	2201      	movs	r2, #1
 8009eae:	701a      	strb	r2, [r3, #0]

	if(Speed < Speedbuff && stop_flag ==0) Speed= Speed + 10;;
 8009eb0:	4b0e      	ldr	r3, [pc, #56]	; (8009eec <sidemaker+0x8c>)
 8009eb2:	881a      	ldrh	r2, [r3, #0]
 8009eb4:	4b0e      	ldr	r3, [pc, #56]	; (8009ef0 <sidemaker+0x90>)
 8009eb6:	881b      	ldrh	r3, [r3, #0]
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d209      	bcs.n	8009ed0 <sidemaker+0x70>
 8009ebc:	4b09      	ldr	r3, [pc, #36]	; (8009ee4 <sidemaker+0x84>)
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d105      	bne.n	8009ed0 <sidemaker+0x70>
 8009ec4:	4b09      	ldr	r3, [pc, #36]	; (8009eec <sidemaker+0x8c>)
 8009ec6:	881b      	ldrh	r3, [r3, #0]
 8009ec8:	330a      	adds	r3, #10
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	4b07      	ldr	r3, [pc, #28]	; (8009eec <sidemaker+0x8c>)
 8009ece:	801a      	strh	r2, [r3, #0]

}
 8009ed0:	bf00      	nop
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	40020400 	.word	0x40020400
 8009ed8:	20000004 	.word	0x20000004
 8009edc:	20000008 	.word	0x20000008
 8009ee0:	20000240 	.word	0x20000240
 8009ee4:	20000241 	.word	0x20000241
 8009ee8:	20000254 	.word	0x20000254
 8009eec:	20000000 	.word	0x20000000
 8009ef0:	2001a428 	.word	0x2001a428

08009ef4 <driv_Log>:
void driv_Log(float u){
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b082      	sub	sp, #8
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	ed87 0a01 	vstr	s0, [r7, #4]

	  FLASH_Write_Word_F(callog_adress,u);
 8009efe:	4b0f      	ldr	r3, [pc, #60]	; (8009f3c <driv_Log+0x48>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	ed97 0a01 	vldr	s0, [r7, #4]
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7ff f9b0 	bl	800926c <FLASH_Write_Word_F>
	  FLASH_Write_Word_F(loadlog_adress,load_log);
 8009f0c:	4b0c      	ldr	r3, [pc, #48]	; (8009f40 <driv_Log+0x4c>)
 8009f0e:	681a      	ldr	r2, [r3, #0]
 8009f10:	4b0c      	ldr	r3, [pc, #48]	; (8009f44 <driv_Log+0x50>)
 8009f12:	edd3 7a00 	vldr	s15, [r3]
 8009f16:	eeb0 0a67 	vmov.f32	s0, s15
 8009f1a:	4610      	mov	r0, r2
 8009f1c:	f7ff f9a6 	bl	800926c <FLASH_Write_Word_F>
	  callog_adress+= 0x04;
 8009f20:	4b06      	ldr	r3, [pc, #24]	; (8009f3c <driv_Log+0x48>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	3304      	adds	r3, #4
 8009f26:	4a05      	ldr	r2, [pc, #20]	; (8009f3c <driv_Log+0x48>)
 8009f28:	6013      	str	r3, [r2, #0]
	  loadlog_adress+= 0x04;
 8009f2a:	4b05      	ldr	r3, [pc, #20]	; (8009f40 <driv_Log+0x4c>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	3304      	adds	r3, #4
 8009f30:	4a03      	ldr	r2, [pc, #12]	; (8009f40 <driv_Log+0x4c>)
 8009f32:	6013      	str	r3, [r2, #0]
	 // u=*(float*)log_adress ;
}
 8009f34:	bf00      	nop
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	2001a374 	.word	0x2001a374
 8009f40:	2001a41c 	.word	0x2001a41c
 8009f44:	20000250 	.word	0x20000250

08009f48 <driv_log>:
void driv_log(){
 8009f48:	b598      	push	{r3, r4, r7, lr}
 8009f4a:	af00      	add	r7, sp, #0
	static uint8_t i=0,z=0;
	static uint crosbuff=0;
	if(con==1 && floag==1 && second==0){
 8009f4c:	4b6a      	ldr	r3, [pc, #424]	; (800a0f8 <driv_log+0x1b0>)
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d128      	bne.n	8009fa6 <driv_log+0x5e>
 8009f54:	4b69      	ldr	r3, [pc, #420]	; (800a0fc <driv_log+0x1b4>)
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d124      	bne.n	8009fa6 <driv_log+0x5e>
 8009f5c:	4b68      	ldr	r3, [pc, #416]	; (800a100 <driv_log+0x1b8>)
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d120      	bne.n	8009fa6 <driv_log+0x5e>
		 	driv_Log(ahs/a);
 8009f64:	4b67      	ldr	r3, [pc, #412]	; (800a104 <driv_log+0x1bc>)
 8009f66:	ed93 7a00 	vldr	s14, [r3]
 8009f6a:	4b67      	ldr	r3, [pc, #412]	; (800a108 <driv_log+0x1c0>)
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	ee07 3a90 	vmov	s15, r3
 8009f72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009f76:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009f7a:	eeb0 0a66 	vmov.f32	s0, s13
 8009f7e:	f7ff ffb9 	bl	8009ef4 <driv_Log>
			log_count++;
 8009f82:	4b62      	ldr	r3, [pc, #392]	; (800a10c <driv_log+0x1c4>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3301      	adds	r3, #1
 8009f88:	4a60      	ldr	r2, [pc, #384]	; (800a10c <driv_log+0x1c4>)
 8009f8a:	6013      	str	r3, [r2, #0]
			con=0;
 8009f8c:	4b5a      	ldr	r3, [pc, #360]	; (800a0f8 <driv_log+0x1b0>)
 8009f8e:	2200      	movs	r2, #0
 8009f90:	701a      	strb	r2, [r3, #0]
			a=0;
 8009f92:	4b5d      	ldr	r3, [pc, #372]	; (800a108 <driv_log+0x1c0>)
 8009f94:	2200      	movs	r2, #0
 8009f96:	701a      	strb	r2, [r3, #0]
			ahs =0;
 8009f98:	4b5a      	ldr	r3, [pc, #360]	; (800a104 <driv_log+0x1bc>)
 8009f9a:	f04f 0200 	mov.w	r2, #0
 8009f9e:	601a      	str	r2, [r3, #0]
			LED(3);
 8009fa0:	2003      	movs	r0, #3
 8009fa2:	f7ff fcb7 	bl	8009914 <LED>
		}
		if(con==1 && floag==1 && second==1){
 8009fa6:	4b54      	ldr	r3, [pc, #336]	; (800a0f8 <driv_log+0x1b0>)
 8009fa8:	781b      	ldrb	r3, [r3, #0]
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d140      	bne.n	800a030 <driv_log+0xe8>
 8009fae:	4b53      	ldr	r3, [pc, #332]	; (800a0fc <driv_log+0x1b4>)
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d13c      	bne.n	800a030 <driv_log+0xe8>
 8009fb6:	4b52      	ldr	r3, [pc, #328]	; (800a100 <driv_log+0x1b8>)
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d138      	bne.n	800a030 <driv_log+0xe8>
			if(secondsp[log_count]<1300)secondsp[log_count]=1300;
 8009fbe:	4b53      	ldr	r3, [pc, #332]	; (800a10c <driv_log+0x1c4>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a53      	ldr	r2, [pc, #332]	; (800a110 <driv_log+0x1c8>)
 8009fc4:	00db      	lsls	r3, r3, #3
 8009fc6:	4413      	add	r3, r2
 8009fc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009fcc:	a348      	add	r3, pc, #288	; (adr r3, 800a0f0 <driv_log+0x1a8>)
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f7fe fcbb 	bl	800894c <__aeabi_dcmplt>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d009      	beq.n	8009ff0 <driv_log+0xa8>
 8009fdc:	4b4b      	ldr	r3, [pc, #300]	; (800a10c <driv_log+0x1c4>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a4b      	ldr	r2, [pc, #300]	; (800a110 <driv_log+0x1c8>)
 8009fe2:	00db      	lsls	r3, r3, #3
 8009fe4:	441a      	add	r2, r3
 8009fe6:	a442      	add	r4, pc, #264	; (adr r4, 800a0f0 <driv_log+0x1a8>)
 8009fe8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009fec:	e9c2 3400 	strd	r3, r4, [r2]
			Speed =secondsp[log_count];
 8009ff0:	4b46      	ldr	r3, [pc, #280]	; (800a10c <driv_log+0x1c4>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a46      	ldr	r2, [pc, #280]	; (800a110 <driv_log+0x1c8>)
 8009ff6:	00db      	lsls	r3, r3, #3
 8009ff8:	4413      	add	r3, r2
 8009ffa:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009ffe:	4618      	mov	r0, r3
 800a000:	4621      	mov	r1, r4
 800a002:	f7fe fd09 	bl	8008a18 <__aeabi_d2uiz>
 800a006:	4603      	mov	r3, r0
 800a008:	b29a      	uxth	r2, r3
 800a00a:	4b42      	ldr	r3, [pc, #264]	; (800a114 <driv_log+0x1cc>)
 800a00c:	801a      	strh	r2, [r3, #0]
			con=0;
 800a00e:	4b3a      	ldr	r3, [pc, #232]	; (800a0f8 <driv_log+0x1b0>)
 800a010:	2200      	movs	r2, #0
 800a012:	701a      	strb	r2, [r3, #0]
			log_count++;
 800a014:	4b3d      	ldr	r3, [pc, #244]	; (800a10c <driv_log+0x1c4>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	3301      	adds	r3, #1
 800a01a:	4a3c      	ldr	r2, [pc, #240]	; (800a10c <driv_log+0x1c4>)
 800a01c:	6013      	str	r3, [r2, #0]
			i++;
 800a01e:	4b3e      	ldr	r3, [pc, #248]	; (800a118 <driv_log+0x1d0>)
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	3301      	adds	r3, #1
 800a024:	b2da      	uxtb	r2, r3
 800a026:	4b3c      	ldr	r3, [pc, #240]	; (800a118 <driv_log+0x1d0>)
 800a028:	701a      	strb	r2, [r3, #0]
			LED(1);
 800a02a:	2001      	movs	r0, #1
 800a02c:	f7ff fc72 	bl	8009914 <LED>
		}
		if(cros==1 &&second==0 && crosbuff!= log_count && crosbuff+3 <= log_count){
 800a030:	4b3a      	ldr	r3, [pc, #232]	; (800a11c <driv_log+0x1d4>)
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	2b01      	cmp	r3, #1
 800a036:	d124      	bne.n	800a082 <driv_log+0x13a>
 800a038:	4b31      	ldr	r3, [pc, #196]	; (800a100 <driv_log+0x1b8>)
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d120      	bne.n	800a082 <driv_log+0x13a>
 800a040:	4b37      	ldr	r3, [pc, #220]	; (800a120 <driv_log+0x1d8>)
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	4b31      	ldr	r3, [pc, #196]	; (800a10c <driv_log+0x1c4>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d01a      	beq.n	800a082 <driv_log+0x13a>
 800a04c:	4b34      	ldr	r3, [pc, #208]	; (800a120 <driv_log+0x1d8>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	1cda      	adds	r2, r3, #3
 800a052:	4b2e      	ldr	r3, [pc, #184]	; (800a10c <driv_log+0x1c4>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	429a      	cmp	r2, r3
 800a058:	d813      	bhi.n	800a082 <driv_log+0x13a>
			FLASH_Write_Word_S(cros_adress,log_count);
 800a05a:	4b32      	ldr	r3, [pc, #200]	; (800a124 <driv_log+0x1dc>)
 800a05c:	681a      	ldr	r2, [r3, #0]
 800a05e:	4b2b      	ldr	r3, [pc, #172]	; (800a10c <driv_log+0x1c4>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	4619      	mov	r1, r3
 800a064:	4610      	mov	r0, r2
 800a066:	f7ff f8d9 	bl	800921c <FLASH_Write_Word_S>
			cros_adress+= 0x04;
 800a06a:	4b2e      	ldr	r3, [pc, #184]	; (800a124 <driv_log+0x1dc>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3304      	adds	r3, #4
 800a070:	4a2c      	ldr	r2, [pc, #176]	; (800a124 <driv_log+0x1dc>)
 800a072:	6013      	str	r3, [r2, #0]
			crosbuff=log_count;
 800a074:	4b25      	ldr	r3, [pc, #148]	; (800a10c <driv_log+0x1c4>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a29      	ldr	r2, [pc, #164]	; (800a120 <driv_log+0x1d8>)
 800a07a:	6013      	str	r3, [r2, #0]
			cros=0;
 800a07c:	4b27      	ldr	r3, [pc, #156]	; (800a11c <driv_log+0x1d4>)
 800a07e:	2200      	movs	r2, #0
 800a080:	701a      	strb	r2, [r3, #0]

		}
		if(cros==1 &&second==1 && crosbuff != log_count && crosbuff+4 <= log_count){
 800a082:	4b26      	ldr	r3, [pc, #152]	; (800a11c <driv_log+0x1d4>)
 800a084:	781b      	ldrb	r3, [r3, #0]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d12f      	bne.n	800a0ea <driv_log+0x1a2>
 800a08a:	4b1d      	ldr	r3, [pc, #116]	; (800a100 <driv_log+0x1b8>)
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d12b      	bne.n	800a0ea <driv_log+0x1a2>
 800a092:	4b23      	ldr	r3, [pc, #140]	; (800a120 <driv_log+0x1d8>)
 800a094:	681a      	ldr	r2, [r3, #0]
 800a096:	4b1d      	ldr	r3, [pc, #116]	; (800a10c <driv_log+0x1c4>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d025      	beq.n	800a0ea <driv_log+0x1a2>
 800a09e:	4b20      	ldr	r3, [pc, #128]	; (800a120 <driv_log+0x1d8>)
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	1d1a      	adds	r2, r3, #4
 800a0a4:	4b19      	ldr	r3, [pc, #100]	; (800a10c <driv_log+0x1c4>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d81e      	bhi.n	800a0ea <driv_log+0x1a2>
			ri[z] = log_count;
 800a0ac:	4b17      	ldr	r3, [pc, #92]	; (800a10c <driv_log+0x1c4>)
 800a0ae:	6819      	ldr	r1, [r3, #0]
 800a0b0:	4b1d      	ldr	r3, [pc, #116]	; (800a128 <driv_log+0x1e0>)
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	4b1d      	ldr	r3, [pc, #116]	; (800a12c <driv_log+0x1e4>)
 800a0b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			log_count =  *(uint32_t*)cros_adress;
 800a0bc:	4b19      	ldr	r3, [pc, #100]	; (800a124 <driv_log+0x1dc>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	4a12      	ldr	r2, [pc, #72]	; (800a10c <driv_log+0x1c4>)
 800a0c4:	6013      	str	r3, [r2, #0]

			crosbuff=log_count;
 800a0c6:	4b11      	ldr	r3, [pc, #68]	; (800a10c <driv_log+0x1c4>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a15      	ldr	r2, [pc, #84]	; (800a120 <driv_log+0x1d8>)
 800a0cc:	6013      	str	r3, [r2, #0]
			cros_adress += 0x04;
 800a0ce:	4b15      	ldr	r3, [pc, #84]	; (800a124 <driv_log+0x1dc>)
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	3304      	adds	r3, #4
 800a0d4:	4a13      	ldr	r2, [pc, #76]	; (800a124 <driv_log+0x1dc>)
 800a0d6:	6013      	str	r3, [r2, #0]
			cros=0;
 800a0d8:	4b10      	ldr	r3, [pc, #64]	; (800a11c <driv_log+0x1d4>)
 800a0da:	2200      	movs	r2, #0
 800a0dc:	701a      	strb	r2, [r3, #0]
			z++;
 800a0de:	4b12      	ldr	r3, [pc, #72]	; (800a128 <driv_log+0x1e0>)
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	4b10      	ldr	r3, [pc, #64]	; (800a128 <driv_log+0x1e0>)
 800a0e8:	701a      	strb	r2, [r3, #0]

		}
}
 800a0ea:	bf00      	nop
 800a0ec:	bd98      	pop	{r3, r4, r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	00000000 	.word	0x00000000
 800a0f4:	40945000 	.word	0x40945000
 800a0f8:	20000238 	.word	0x20000238
 800a0fc:	20000240 	.word	0x20000240
 800a100:	20000242 	.word	0x20000242
 800a104:	200122bc 	.word	0x200122bc
 800a108:	20000243 	.word	0x20000243
 800a10c:	2000023c 	.word	0x2000023c
 800a110:	20000258 	.word	0x20000258
 800a114:	20000000 	.word	0x20000000
 800a118:	20012078 	.word	0x20012078
 800a11c:	20000244 	.word	0x20000244
 800a120:	2001207c 	.word	0x2001207c
 800a124:	2001a420 	.word	0x2001a420
 800a128:	20012080 	.word	0x20012080
 800a12c:	20012048 	.word	0x20012048

0800a130 <HAL_TIM_PeriodElapsedCallback>:
 				break;

 		}
 	}
 }
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800a130:	b580      	push	{r7, lr}
 800a132:	b082      	sub	sp, #8
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
	count++;
 800a138:	4b14      	ldr	r3, [pc, #80]	; (800a18c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3301      	adds	r3, #1
 800a13e:	4a13      	ldr	r2, [pc, #76]	; (800a18c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800a140:	6013      	str	r3, [r2, #0]
	stoping++;
 800a142:	4b13      	ldr	r3, [pc, #76]	; (800a190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800a144:	881b      	ldrh	r3, [r3, #0]
 800a146:	3301      	adds	r3, #1
 800a148:	b29a      	uxth	r2, r3
 800a14a:	4b11      	ldr	r3, [pc, #68]	; (800a190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800a14c:	801a      	strh	r2, [r3, #0]
	sensGet();
 800a14e:	f7fe fe53 	bl	8008df8 <sensGet>
	SpeedCtrl();
 800a152:	f7ff fa41 	bl	80095d8 <SpeedCtrl>
	sidemaker();
 800a156:	f7ff fe83 	bl	8009e60 <sidemaker>
	ahs += calc_angle();
 800a15a:	f7ff f915 	bl	8009388 <calc_angle>
 800a15e:	eeb0 7a40 	vmov.f32	s14, s0
 800a162:	4b0c      	ldr	r3, [pc, #48]	; (800a194 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800a164:	edd3 7a00 	vldr	s15, [r3]
 800a168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a16c:	4b09      	ldr	r3, [pc, #36]	; (800a194 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800a16e:	edc3 7a00 	vstr	s15, [r3]
	a++;
 800a172:	4b09      	ldr	r3, [pc, #36]	; (800a198 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	3301      	adds	r3, #1
 800a178:	b2da      	uxtb	r2, r3
 800a17a:	4b07      	ldr	r3, [pc, #28]	; (800a198 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800a17c:	701a      	strb	r2, [r3, #0]
	driv_log();
 800a17e:	f7ff fee3 	bl	8009f48 <driv_log>
	}
 800a182:	bf00      	nop
 800a184:	3708      	adds	r7, #8
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	20000004 	.word	0x20000004
 800a190:	20000008 	.word	0x20000008
 800a194:	200122bc 	.word	0x200122bc
 800a198:	20000243 	.word	0x20000243

0800a19c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	af00      	add	r7, sp, #0





	HAL_Init();
 800a1a0:	f001 f91a 	bl	800b3d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a1a4:	f000 f826 	bl	800a1f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a1a8:	f000 fc2a 	bl	800aa00 <MX_GPIO_Init>
  MX_DMA_Init();
 800a1ac:	f000 fc08 	bl	800a9c0 <MX_DMA_Init>
  MX_ADC1_Init();
 800a1b0:	f000 f88a 	bl	800a2c8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800a1b4:	f000 f982 	bl	800a4bc <MX_I2C1_Init>
  MX_SPI3_Init();
 800a1b8:	f000 f9ae 	bl	800a518 <MX_SPI3_Init>
  MX_TIM1_Init();
 800a1bc:	f000 f9e2 	bl	800a584 <MX_TIM1_Init>
  MX_TIM3_Init();
 800a1c0:	f000 fa38 	bl	800a634 <MX_TIM3_Init>
  MX_TIM4_Init();
 800a1c4:	f000 fa8a 	bl	800a6dc <MX_TIM4_Init>
  MX_TIM8_Init();
 800a1c8:	f000 fb4e 	bl	800a868 <MX_TIM8_Init>
  MX_USART6_UART_Init();
 800a1cc:	f000 fbce 	bl	800a96c <MX_USART6_UART_Init>
  MX_TIM6_Init();
 800a1d0:	f000 fade 	bl	800a790 <MX_TIM6_Init>
  MX_TIM7_Init();
 800a1d4:	f000 fb12 	bl	800a7fc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */


  init();
 800a1d8:	f7ff fcde 	bl	8009b98 <init>


 LED(2);
 800a1dc:	2002      	movs	r0, #2
 800a1de:	f7ff fb99 	bl	8009914 <LED>
//  tuning();
  HAL_Delay(200);
 800a1e2:	20c8      	movs	r0, #200	; 0xc8
 800a1e4:	f001 f96a 	bl	800b4bc <HAL_Delay>
  /* USER CODE BEGIN WHILE */


  while(1){

	  Motor(00,100);
 800a1e8:	2164      	movs	r1, #100	; 0x64
 800a1ea:	2000      	movs	r0, #0
 800a1ec:	f7ff fc58 	bl	8009aa0 <Motor>
 800a1f0:	e7fa      	b.n	800a1e8 <main+0x4c>
	...

0800a1f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b094      	sub	sp, #80	; 0x50
 800a1f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a1fa:	f107 0320 	add.w	r3, r7, #32
 800a1fe:	2230      	movs	r2, #48	; 0x30
 800a200:	2100      	movs	r1, #0
 800a202:	4618      	mov	r0, r3
 800a204:	f005 ff71 	bl	80100ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a208:	f107 030c 	add.w	r3, r7, #12
 800a20c:	2200      	movs	r2, #0
 800a20e:	601a      	str	r2, [r3, #0]
 800a210:	605a      	str	r2, [r3, #4]
 800a212:	609a      	str	r2, [r3, #8]
 800a214:	60da      	str	r2, [r3, #12]
 800a216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a218:	2300      	movs	r3, #0
 800a21a:	60bb      	str	r3, [r7, #8]
 800a21c:	4b28      	ldr	r3, [pc, #160]	; (800a2c0 <SystemClock_Config+0xcc>)
 800a21e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a220:	4a27      	ldr	r2, [pc, #156]	; (800a2c0 <SystemClock_Config+0xcc>)
 800a222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a226:	6413      	str	r3, [r2, #64]	; 0x40
 800a228:	4b25      	ldr	r3, [pc, #148]	; (800a2c0 <SystemClock_Config+0xcc>)
 800a22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a22c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a230:	60bb      	str	r3, [r7, #8]
 800a232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a234:	2300      	movs	r3, #0
 800a236:	607b      	str	r3, [r7, #4]
 800a238:	4b22      	ldr	r3, [pc, #136]	; (800a2c4 <SystemClock_Config+0xd0>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a21      	ldr	r2, [pc, #132]	; (800a2c4 <SystemClock_Config+0xd0>)
 800a23e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a242:	6013      	str	r3, [r2, #0]
 800a244:	4b1f      	ldr	r3, [pc, #124]	; (800a2c4 <SystemClock_Config+0xd0>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a24c:	607b      	str	r3, [r7, #4]
 800a24e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a250:	2301      	movs	r3, #1
 800a252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800a254:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800a258:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a25a:	2302      	movs	r3, #2
 800a25c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a25e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a262:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800a264:	2306      	movs	r3, #6
 800a266:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800a268:	23a8      	movs	r3, #168	; 0xa8
 800a26a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800a26c:	2302      	movs	r3, #2
 800a26e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800a270:	2304      	movs	r3, #4
 800a272:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a274:	f107 0320 	add.w	r3, r7, #32
 800a278:	4618      	mov	r0, r3
 800a27a:	f002 ffd9 	bl	800d230 <HAL_RCC_OscConfig>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d001      	beq.n	800a288 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800a284:	f000 fc80 	bl	800ab88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a288:	230f      	movs	r3, #15
 800a28a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a28c:	2302      	movs	r3, #2
 800a28e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a290:	2300      	movs	r3, #0
 800a292:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800a294:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a298:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800a29a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a29e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800a2a0:	f107 030c 	add.w	r3, r7, #12
 800a2a4:	2105      	movs	r1, #5
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f003 fa32 	bl	800d710 <HAL_RCC_ClockConfig>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d001      	beq.n	800a2b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a2b2:	f000 fc69 	bl	800ab88 <Error_Handler>
  }
}
 800a2b6:	bf00      	nop
 800a2b8:	3750      	adds	r7, #80	; 0x50
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	40023800 	.word	0x40023800
 800a2c4:	40007000 	.word	0x40007000

0800a2c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a2ce:	463b      	mov	r3, r7
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	605a      	str	r2, [r3, #4]
 800a2d6:	609a      	str	r2, [r3, #8]
 800a2d8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800a2da:	4b75      	ldr	r3, [pc, #468]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2dc:	4a75      	ldr	r2, [pc, #468]	; (800a4b4 <MX_ADC1_Init+0x1ec>)
 800a2de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800a2e0:	4b73      	ldr	r3, [pc, #460]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2e2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a2e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a2e8:	4b71      	ldr	r3, [pc, #452]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800a2ee:	4b70      	ldr	r3, [pc, #448]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800a2f4:	4b6e      	ldr	r3, [pc, #440]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a2fa:	4b6d      	ldr	r3, [pc, #436]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a302:	4b6b      	ldr	r3, [pc, #428]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a304:	2200      	movs	r2, #0
 800a306:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a308:	4b69      	ldr	r3, [pc, #420]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a30a:	4a6b      	ldr	r2, [pc, #428]	; (800a4b8 <MX_ADC1_Init+0x1f0>)
 800a30c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a30e:	4b68      	ldr	r3, [pc, #416]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a310:	2200      	movs	r2, #0
 800a312:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 800a314:	4b66      	ldr	r3, [pc, #408]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a316:	220d      	movs	r2, #13
 800a318:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a31a:	4b65      	ldr	r3, [pc, #404]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a31c:	2201      	movs	r2, #1
 800a31e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a322:	4b63      	ldr	r3, [pc, #396]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a324:	2201      	movs	r2, #1
 800a326:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a328:	4861      	ldr	r0, [pc, #388]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a32a:	f001 f8e9 	bl	800b500 <HAL_ADC_Init>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d001      	beq.n	800a338 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800a334:	f000 fc28 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800a338:	2309      	movs	r3, #9
 800a33a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800a33c:	2301      	movs	r3, #1
 800a33e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800a340:	2307      	movs	r3, #7
 800a342:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a344:	463b      	mov	r3, r7
 800a346:	4619      	mov	r1, r3
 800a348:	4859      	ldr	r0, [pc, #356]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a34a:	f001 fa23 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d001      	beq.n	800a358 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800a354:	f000 fc18 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800a358:	2308      	movs	r3, #8
 800a35a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800a35c:	2302      	movs	r3, #2
 800a35e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a360:	463b      	mov	r3, r7
 800a362:	4619      	mov	r1, r3
 800a364:	4852      	ldr	r0, [pc, #328]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a366:	f001 fa15 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a36a:	4603      	mov	r3, r0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d001      	beq.n	800a374 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800a370:	f000 fc0a 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800a374:	230f      	movs	r3, #15
 800a376:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800a378:	2303      	movs	r3, #3
 800a37a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a37c:	463b      	mov	r3, r7
 800a37e:	4619      	mov	r1, r3
 800a380:	484b      	ldr	r0, [pc, #300]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a382:	f001 fa07 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a386:	4603      	mov	r3, r0
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800a38c:	f000 fbfc 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800a390:	230e      	movs	r3, #14
 800a392:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800a394:	2304      	movs	r3, #4
 800a396:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a398:	463b      	mov	r3, r7
 800a39a:	4619      	mov	r1, r3
 800a39c:	4844      	ldr	r0, [pc, #272]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a39e:	f001 f9f9 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d001      	beq.n	800a3ac <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800a3a8:	f000 fbee 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800a3ac:	2307      	movs	r3, #7
 800a3ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800a3b0:	2305      	movs	r3, #5
 800a3b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a3b4:	463b      	mov	r3, r7
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	483d      	ldr	r0, [pc, #244]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a3ba:	f001 f9eb 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800a3c4:	f000 fbe0 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800a3c8:	2306      	movs	r3, #6
 800a3ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800a3cc:	2306      	movs	r3, #6
 800a3ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a3d0:	463b      	mov	r3, r7
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	4836      	ldr	r0, [pc, #216]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a3d6:	f001 f9dd 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 800a3e0:	f000 fbd2 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800a3e4:	2305      	movs	r3, #5
 800a3e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800a3e8:	2307      	movs	r3, #7
 800a3ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a3ec:	463b      	mov	r3, r7
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	482f      	ldr	r0, [pc, #188]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a3f2:	f001 f9cf 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d001      	beq.n	800a400 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 800a3fc:	f000 fbc4 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800a400:	2304      	movs	r3, #4
 800a402:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800a404:	2308      	movs	r3, #8
 800a406:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a408:	463b      	mov	r3, r7
 800a40a:	4619      	mov	r1, r3
 800a40c:	4828      	ldr	r0, [pc, #160]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a40e:	f001 f9c1 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a412:	4603      	mov	r3, r0
 800a414:	2b00      	cmp	r3, #0
 800a416:	d001      	beq.n	800a41c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800a418:	f000 fbb6 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800a41c:	2303      	movs	r3, #3
 800a41e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800a420:	2309      	movs	r3, #9
 800a422:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a424:	463b      	mov	r3, r7
 800a426:	4619      	mov	r1, r3
 800a428:	4821      	ldr	r0, [pc, #132]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a42a:	f001 f9b3 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a42e:	4603      	mov	r3, r0
 800a430:	2b00      	cmp	r3, #0
 800a432:	d001      	beq.n	800a438 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800a434:	f000 fba8 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800a438:	2302      	movs	r3, #2
 800a43a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 800a43c:	230a      	movs	r3, #10
 800a43e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a440:	463b      	mov	r3, r7
 800a442:	4619      	mov	r1, r3
 800a444:	481a      	ldr	r0, [pc, #104]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a446:	f001 f9a5 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a44a:	4603      	mov	r3, r0
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d001      	beq.n	800a454 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 800a450:	f000 fb9a 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800a454:	2301      	movs	r3, #1
 800a456:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800a458:	230b      	movs	r3, #11
 800a45a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a45c:	463b      	mov	r3, r7
 800a45e:	4619      	mov	r1, r3
 800a460:	4813      	ldr	r0, [pc, #76]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a462:	f001 f997 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a466:	4603      	mov	r3, r0
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d001      	beq.n	800a470 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 800a46c:	f000 fb8c 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800a470:	2300      	movs	r3, #0
 800a472:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800a474:	230c      	movs	r3, #12
 800a476:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a478:	463b      	mov	r3, r7
 800a47a:	4619      	mov	r1, r3
 800a47c:	480c      	ldr	r0, [pc, #48]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a47e:	f001 f989 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a482:	4603      	mov	r3, r0
 800a484:	2b00      	cmp	r3, #0
 800a486:	d001      	beq.n	800a48c <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 800a488:	f000 fb7e 	bl	800ab88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800a48c:	230d      	movs	r3, #13
 800a48e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800a490:	230d      	movs	r3, #13
 800a492:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a494:	463b      	mov	r3, r7
 800a496:	4619      	mov	r1, r3
 800a498:	4805      	ldr	r0, [pc, #20]	; (800a4b0 <MX_ADC1_Init+0x1e8>)
 800a49a:	f001 f97b 	bl	800b794 <HAL_ADC_ConfigChannel>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d001      	beq.n	800a4a8 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 800a4a4:	f000 fb70 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a4a8:	bf00      	nop
 800a4aa:	3710      	adds	r7, #16
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	20012150 	.word	0x20012150
 800a4b4:	40012000 	.word	0x40012000
 800a4b8:	0f000001 	.word	0x0f000001

0800a4bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a4c0:	4b12      	ldr	r3, [pc, #72]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4c2:	4a13      	ldr	r2, [pc, #76]	; (800a510 <MX_I2C1_Init+0x54>)
 800a4c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800a4c6:	4b11      	ldr	r3, [pc, #68]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4c8:	4a12      	ldr	r2, [pc, #72]	; (800a514 <MX_I2C1_Init+0x58>)
 800a4ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800a4cc:	4b0f      	ldr	r3, [pc, #60]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800a4d2:	4b0e      	ldr	r3, [pc, #56]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a4d8:	4b0c      	ldr	r3, [pc, #48]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a4de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a4e0:	4b0a      	ldr	r3, [pc, #40]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800a4e6:	4b09      	ldr	r3, [pc, #36]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a4ec:	4b07      	ldr	r3, [pc, #28]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a4f2:	4b06      	ldr	r3, [pc, #24]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a4f8:	4804      	ldr	r0, [pc, #16]	; (800a50c <MX_I2C1_Init+0x50>)
 800a4fa:	f002 fa59 	bl	800c9b0 <HAL_I2C_Init>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	d001      	beq.n	800a508 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800a504:	f000 fb40 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a508:	bf00      	nop
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	200122c4 	.word	0x200122c4
 800a510:	40005400 	.word	0x40005400
 800a514:	000186a0 	.word	0x000186a0

0800a518 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800a51c:	4b17      	ldr	r3, [pc, #92]	; (800a57c <MX_SPI3_Init+0x64>)
 800a51e:	4a18      	ldr	r2, [pc, #96]	; (800a580 <MX_SPI3_Init+0x68>)
 800a520:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a522:	4b16      	ldr	r3, [pc, #88]	; (800a57c <MX_SPI3_Init+0x64>)
 800a524:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a528:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a52a:	4b14      	ldr	r3, [pc, #80]	; (800a57c <MX_SPI3_Init+0x64>)
 800a52c:	2200      	movs	r2, #0
 800a52e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800a530:	4b12      	ldr	r3, [pc, #72]	; (800a57c <MX_SPI3_Init+0x64>)
 800a532:	2200      	movs	r2, #0
 800a534:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a536:	4b11      	ldr	r3, [pc, #68]	; (800a57c <MX_SPI3_Init+0x64>)
 800a538:	2200      	movs	r2, #0
 800a53a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a53c:	4b0f      	ldr	r3, [pc, #60]	; (800a57c <MX_SPI3_Init+0x64>)
 800a53e:	2200      	movs	r2, #0
 800a540:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a542:	4b0e      	ldr	r3, [pc, #56]	; (800a57c <MX_SPI3_Init+0x64>)
 800a544:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a548:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a54a:	4b0c      	ldr	r3, [pc, #48]	; (800a57c <MX_SPI3_Init+0x64>)
 800a54c:	2200      	movs	r2, #0
 800a54e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a550:	4b0a      	ldr	r3, [pc, #40]	; (800a57c <MX_SPI3_Init+0x64>)
 800a552:	2200      	movs	r2, #0
 800a554:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a556:	4b09      	ldr	r3, [pc, #36]	; (800a57c <MX_SPI3_Init+0x64>)
 800a558:	2200      	movs	r2, #0
 800a55a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a55c:	4b07      	ldr	r3, [pc, #28]	; (800a57c <MX_SPI3_Init+0x64>)
 800a55e:	2200      	movs	r2, #0
 800a560:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800a562:	4b06      	ldr	r3, [pc, #24]	; (800a57c <MX_SPI3_Init+0x64>)
 800a564:	220a      	movs	r2, #10
 800a566:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a568:	4804      	ldr	r0, [pc, #16]	; (800a57c <MX_SPI3_Init+0x64>)
 800a56a:	f003 fa9d 	bl	800daa8 <HAL_SPI_Init>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800a574:	f000 fb08 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a578:	bf00      	nop
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	2001a318 	.word	0x2001a318
 800a580:	40003c00 	.word	0x40003c00

0800a584 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b08c      	sub	sp, #48	; 0x30
 800a588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a58a:	f107 030c 	add.w	r3, r7, #12
 800a58e:	2224      	movs	r2, #36	; 0x24
 800a590:	2100      	movs	r1, #0
 800a592:	4618      	mov	r0, r3
 800a594:	f005 fda9 	bl	80100ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a598:	1d3b      	adds	r3, r7, #4
 800a59a:	2200      	movs	r2, #0
 800a59c:	601a      	str	r2, [r3, #0]
 800a59e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800a5a0:	4b22      	ldr	r3, [pc, #136]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5a2:	4a23      	ldr	r2, [pc, #140]	; (800a630 <MX_TIM1_Init+0xac>)
 800a5a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800a5a6:	4b21      	ldr	r3, [pc, #132]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800a5ac:	4b1f      	ldr	r3, [pc, #124]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5ae:	2210      	movs	r2, #16
 800a5b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800a5b2:	4b1e      	ldr	r3, [pc, #120]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a5b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a5ba:	4b1c      	ldr	r3, [pc, #112]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a5c0:	4b1a      	ldr	r3, [pc, #104]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a5c6:	4b19      	ldr	r3, [pc, #100]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a5cc:	2303      	movs	r3, #3
 800a5ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800a5f0:	f107 030c 	add.w	r3, r7, #12
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	480d      	ldr	r0, [pc, #52]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a5f8:	f004 f83e 	bl	800e678 <HAL_TIM_Encoder_Init>
 800a5fc:	4603      	mov	r3, r0
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d001      	beq.n	800a606 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800a602:	f000 fac1 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a606:	2300      	movs	r3, #0
 800a608:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a60e:	1d3b      	adds	r3, r7, #4
 800a610:	4619      	mov	r1, r3
 800a612:	4806      	ldr	r0, [pc, #24]	; (800a62c <MX_TIM1_Init+0xa8>)
 800a614:	f004 fd66 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a618:	4603      	mov	r3, r0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d001      	beq.n	800a622 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800a61e:	f000 fab3 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800a622:	bf00      	nop
 800a624:	3730      	adds	r7, #48	; 0x30
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	20012238 	.word	0x20012238
 800a630:	40010000 	.word	0x40010000

0800a634 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b08c      	sub	sp, #48	; 0x30
 800a638:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800a63a:	f107 030c 	add.w	r3, r7, #12
 800a63e:	2224      	movs	r2, #36	; 0x24
 800a640:	2100      	movs	r1, #0
 800a642:	4618      	mov	r0, r3
 800a644:	f005 fd51 	bl	80100ea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a648:	1d3b      	adds	r3, r7, #4
 800a64a:	2200      	movs	r2, #0
 800a64c:	601a      	str	r2, [r3, #0]
 800a64e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800a650:	4b20      	ldr	r3, [pc, #128]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a652:	4a21      	ldr	r2, [pc, #132]	; (800a6d8 <MX_TIM3_Init+0xa4>)
 800a654:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a656:	4b1f      	ldr	r3, [pc, #124]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a658:	2200      	movs	r2, #0
 800a65a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a65c:	4b1d      	ldr	r3, [pc, #116]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a65e:	2200      	movs	r2, #0
 800a660:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a662:	4b1c      	ldr	r3, [pc, #112]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a664:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a668:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a66a:	4b1a      	ldr	r3, [pc, #104]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a66c:	2200      	movs	r2, #0
 800a66e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a670:	4b18      	ldr	r3, [pc, #96]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a672:	2200      	movs	r2, #0
 800a674:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800a676:	2303      	movs	r3, #3
 800a678:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800a67a:	2300      	movs	r3, #0
 800a67c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800a67e:	2301      	movs	r3, #1
 800a680:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800a682:	2300      	movs	r3, #0
 800a684:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800a686:	2300      	movs	r3, #0
 800a688:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800a68a:	2300      	movs	r3, #0
 800a68c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800a68e:	2301      	movs	r3, #1
 800a690:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800a692:	2300      	movs	r3, #0
 800a694:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800a696:	2300      	movs	r3, #0
 800a698:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800a69a:	f107 030c 	add.w	r3, r7, #12
 800a69e:	4619      	mov	r1, r3
 800a6a0:	480c      	ldr	r0, [pc, #48]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a6a2:	f003 ffe9 	bl	800e678 <HAL_TIM_Encoder_Init>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d001      	beq.n	800a6b0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800a6ac:	f000 fa6c 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a6b8:	1d3b      	adds	r3, r7, #4
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	4805      	ldr	r0, [pc, #20]	; (800a6d4 <MX_TIM3_Init+0xa0>)
 800a6be:	f004 fd11 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d001      	beq.n	800a6cc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800a6c8:	f000 fa5e 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800a6cc:	bf00      	nop
 800a6ce:	3730      	adds	r7, #48	; 0x30
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}
 800a6d4:	20012110 	.word	0x20012110
 800a6d8:	40000400 	.word	0x40000400

0800a6dc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b08a      	sub	sp, #40	; 0x28
 800a6e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a6e2:	f107 0320 	add.w	r3, r7, #32
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	601a      	str	r2, [r3, #0]
 800a6ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a6ec:	1d3b      	adds	r3, r7, #4
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	601a      	str	r2, [r3, #0]
 800a6f2:	605a      	str	r2, [r3, #4]
 800a6f4:	609a      	str	r2, [r3, #8]
 800a6f6:	60da      	str	r2, [r3, #12]
 800a6f8:	611a      	str	r2, [r3, #16]
 800a6fa:	615a      	str	r2, [r3, #20]
 800a6fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800a6fe:	4b22      	ldr	r3, [pc, #136]	; (800a788 <MX_TIM4_Init+0xac>)
 800a700:	4a22      	ldr	r2, [pc, #136]	; (800a78c <MX_TIM4_Init+0xb0>)
 800a702:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800a704:	4b20      	ldr	r3, [pc, #128]	; (800a788 <MX_TIM4_Init+0xac>)
 800a706:	2200      	movs	r2, #0
 800a708:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a70a:	4b1f      	ldr	r3, [pc, #124]	; (800a788 <MX_TIM4_Init+0xac>)
 800a70c:	2200      	movs	r2, #0
 800a70e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800a710:	4b1d      	ldr	r3, [pc, #116]	; (800a788 <MX_TIM4_Init+0xac>)
 800a712:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800a716:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a718:	4b1b      	ldr	r3, [pc, #108]	; (800a788 <MX_TIM4_Init+0xac>)
 800a71a:	2200      	movs	r2, #0
 800a71c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a71e:	4b1a      	ldr	r3, [pc, #104]	; (800a788 <MX_TIM4_Init+0xac>)
 800a720:	2200      	movs	r2, #0
 800a722:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800a724:	4818      	ldr	r0, [pc, #96]	; (800a788 <MX_TIM4_Init+0xac>)
 800a726:	f003 ff3e 	bl	800e5a6 <HAL_TIM_PWM_Init>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800a730:	f000 fa2a 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a734:	2300      	movs	r3, #0
 800a736:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a738:	2300      	movs	r3, #0
 800a73a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800a73c:	f107 0320 	add.w	r3, r7, #32
 800a740:	4619      	mov	r1, r3
 800a742:	4811      	ldr	r0, [pc, #68]	; (800a788 <MX_TIM4_Init+0xac>)
 800a744:	f004 fcce 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800a74e:	f000 fa1b 	bl	800ab88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a752:	2360      	movs	r3, #96	; 0x60
 800a754:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800a756:	2300      	movs	r3, #0
 800a758:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a75a:	2300      	movs	r3, #0
 800a75c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a75e:	2300      	movs	r3, #0
 800a760:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a762:	1d3b      	adds	r3, r7, #4
 800a764:	2204      	movs	r2, #4
 800a766:	4619      	mov	r1, r3
 800a768:	4807      	ldr	r0, [pc, #28]	; (800a788 <MX_TIM4_Init+0xac>)
 800a76a:	f004 f957 	bl	800ea1c <HAL_TIM_PWM_ConfigChannel>
 800a76e:	4603      	mov	r3, r0
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800a774:	f000 fa08 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800a778:	4803      	ldr	r0, [pc, #12]	; (800a788 <MX_TIM4_Init+0xac>)
 800a77a:	f000 fc4f 	bl	800b01c <HAL_TIM_MspPostInit>

}
 800a77e:	bf00      	nop
 800a780:	3728      	adds	r7, #40	; 0x28
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
 800a786:	bf00      	nop
 800a788:	200120d0 	.word	0x200120d0
 800a78c:	40000800 	.word	0x40000800

0800a790 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b082      	sub	sp, #8
 800a794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a796:	463b      	mov	r3, r7
 800a798:	2200      	movs	r2, #0
 800a79a:	601a      	str	r2, [r3, #0]
 800a79c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800a79e:	4b15      	ldr	r3, [pc, #84]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7a0:	4a15      	ldr	r2, [pc, #84]	; (800a7f8 <MX_TIM6_Init+0x68>)
 800a7a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 800a7a4:	4b13      	ldr	r3, [pc, #76]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7a6:	2253      	movs	r2, #83	; 0x53
 800a7a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a7aa:	4b12      	ldr	r3, [pc, #72]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800a7b0:	4b10      	ldr	r3, [pc, #64]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a7b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a7b8:	4b0e      	ldr	r3, [pc, #56]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a7be:	480d      	ldr	r0, [pc, #52]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7c0:	f003 fec6 	bl	800e550 <HAL_TIM_Base_Init>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d001      	beq.n	800a7ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800a7ca:	f000 f9dd 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a7d6:	463b      	mov	r3, r7
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4806      	ldr	r0, [pc, #24]	; (800a7f4 <MX_TIM6_Init+0x64>)
 800a7dc:	f004 fc82 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d001      	beq.n	800a7ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800a7e6:	f000 f9cf 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800a7ea:	bf00      	nop
 800a7ec:	3708      	adds	r7, #8
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	200121f8 	.word	0x200121f8
 800a7f8:	40001000 	.word	0x40001000

0800a7fc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a802:	463b      	mov	r3, r7
 800a804:	2200      	movs	r2, #0
 800a806:	601a      	str	r2, [r3, #0]
 800a808:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800a80a:	4b15      	ldr	r3, [pc, #84]	; (800a860 <MX_TIM7_Init+0x64>)
 800a80c:	4a15      	ldr	r2, [pc, #84]	; (800a864 <MX_TIM7_Init+0x68>)
 800a80e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800a810:	4b13      	ldr	r3, [pc, #76]	; (800a860 <MX_TIM7_Init+0x64>)
 800a812:	2200      	movs	r2, #0
 800a814:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a816:	4b12      	ldr	r3, [pc, #72]	; (800a860 <MX_TIM7_Init+0x64>)
 800a818:	2200      	movs	r2, #0
 800a81a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 800a81c:	4b10      	ldr	r3, [pc, #64]	; (800a860 <MX_TIM7_Init+0x64>)
 800a81e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a822:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a824:	4b0e      	ldr	r3, [pc, #56]	; (800a860 <MX_TIM7_Init+0x64>)
 800a826:	2200      	movs	r2, #0
 800a828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800a82a:	480d      	ldr	r0, [pc, #52]	; (800a860 <MX_TIM7_Init+0x64>)
 800a82c:	f003 fe90 	bl	800e550 <HAL_TIM_Base_Init>
 800a830:	4603      	mov	r3, r0
 800a832:	2b00      	cmp	r3, #0
 800a834:	d001      	beq.n	800a83a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800a836:	f000 f9a7 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a83a:	2300      	movs	r3, #0
 800a83c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a83e:	2300      	movs	r3, #0
 800a840:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800a842:	463b      	mov	r3, r7
 800a844:	4619      	mov	r1, r3
 800a846:	4806      	ldr	r0, [pc, #24]	; (800a860 <MX_TIM7_Init+0x64>)
 800a848:	f004 fc4c 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d001      	beq.n	800a856 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800a852:	f000 f999 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800a856:	bf00      	nop
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	bf00      	nop
 800a860:	2001a42c 	.word	0x2001a42c
 800a864:	40001400 	.word	0x40001400

0800a868 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b092      	sub	sp, #72	; 0x48
 800a86c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a86e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a87c:	2200      	movs	r2, #0
 800a87e:	601a      	str	r2, [r3, #0]
 800a880:	605a      	str	r2, [r3, #4]
 800a882:	609a      	str	r2, [r3, #8]
 800a884:	60da      	str	r2, [r3, #12]
 800a886:	611a      	str	r2, [r3, #16]
 800a888:	615a      	str	r2, [r3, #20]
 800a88a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a88c:	1d3b      	adds	r3, r7, #4
 800a88e:	2220      	movs	r2, #32
 800a890:	2100      	movs	r1, #0
 800a892:	4618      	mov	r0, r3
 800a894:	f005 fc29 	bl	80100ea <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a898:	4b32      	ldr	r3, [pc, #200]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a89a:	4a33      	ldr	r2, [pc, #204]	; (800a968 <MX_TIM8_Init+0x100>)
 800a89c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 1;
 800a89e:	4b31      	ldr	r3, [pc, #196]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a8a4:	4b2f      	ldr	r3, [pc, #188]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1800;
 800a8aa:	4b2e      	ldr	r3, [pc, #184]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8ac:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800a8b0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a8b2:	4b2c      	ldr	r3, [pc, #176]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a8b8:	4b2a      	ldr	r3, [pc, #168]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a8be:	4b29      	ldr	r3, [pc, #164]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800a8c4:	4827      	ldr	r0, [pc, #156]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8c6:	f003 fe6e 	bl	800e5a6 <HAL_TIM_PWM_Init>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d001      	beq.n	800a8d4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 800a8d0:	f000 f95a 	bl	800ab88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a8dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	4820      	ldr	r0, [pc, #128]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a8e4:	f004 fbfe 	bl	800f0e4 <HAL_TIMEx_MasterConfigSynchronization>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d001      	beq.n	800a8f2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800a8ee:	f000 f94b 	bl	800ab88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a8f2:	2360      	movs	r3, #96	; 0x60
 800a8f4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a8fe:	2300      	movs	r3, #0
 800a900:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a902:	2300      	movs	r3, #0
 800a904:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a906:	2300      	movs	r3, #0
 800a908:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800a90a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a90e:	220c      	movs	r2, #12
 800a910:	4619      	mov	r1, r3
 800a912:	4814      	ldr	r0, [pc, #80]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a914:	f004 f882 	bl	800ea1c <HAL_TIM_PWM_ConfigChannel>
 800a918:	4603      	mov	r3, r0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d001      	beq.n	800a922 <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 800a91e:	f000 f933 	bl	800ab88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a922:	2300      	movs	r3, #0
 800a924:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a926:	2300      	movs	r3, #0
 800a928:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a92a:	2300      	movs	r3, #0
 800a92c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a92e:	2300      	movs	r3, #0
 800a930:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a936:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a93a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a93c:	2300      	movs	r3, #0
 800a93e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800a940:	1d3b      	adds	r3, r7, #4
 800a942:	4619      	mov	r1, r3
 800a944:	4807      	ldr	r0, [pc, #28]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a946:	f004 fc49 	bl	800f1dc <HAL_TIMEx_ConfigBreakDeadTime>
 800a94a:	4603      	mov	r3, r0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d001      	beq.n	800a954 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 800a950:	f000 f91a 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800a954:	4803      	ldr	r0, [pc, #12]	; (800a964 <MX_TIM8_Init+0xfc>)
 800a956:	f000 fb61 	bl	800b01c <HAL_TIM_MspPostInit>

}
 800a95a:	bf00      	nop
 800a95c:	3748      	adds	r7, #72	; 0x48
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	20012090 	.word	0x20012090
 800a968:	40010400 	.word	0x40010400

0800a96c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800a970:	4b11      	ldr	r3, [pc, #68]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a972:	4a12      	ldr	r2, [pc, #72]	; (800a9bc <MX_USART6_UART_Init+0x50>)
 800a974:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800a976:	4b10      	ldr	r3, [pc, #64]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a978:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a97c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800a97e:	4b0e      	ldr	r3, [pc, #56]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a980:	2200      	movs	r2, #0
 800a982:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800a984:	4b0c      	ldr	r3, [pc, #48]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a986:	2200      	movs	r2, #0
 800a988:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800a98a:	4b0b      	ldr	r3, [pc, #44]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800a990:	4b09      	ldr	r3, [pc, #36]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a992:	220c      	movs	r2, #12
 800a994:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a996:	4b08      	ldr	r3, [pc, #32]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a998:	2200      	movs	r2, #0
 800a99a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800a99c:	4b06      	ldr	r3, [pc, #24]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a99e:	2200      	movs	r2, #0
 800a9a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800a9a2:	4805      	ldr	r0, [pc, #20]	; (800a9b8 <MX_USART6_UART_Init+0x4c>)
 800a9a4:	f004 fc80 	bl	800f2a8 <HAL_UART_Init>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d001      	beq.n	800a9b2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800a9ae:	f000 f8eb 	bl	800ab88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800a9b2:	bf00      	nop
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	2001a3dc 	.word	0x2001a3dc
 800a9bc:	40011400 	.word	0x40011400

0800a9c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	607b      	str	r3, [r7, #4]
 800a9ca:	4b0c      	ldr	r3, [pc, #48]	; (800a9fc <MX_DMA_Init+0x3c>)
 800a9cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ce:	4a0b      	ldr	r2, [pc, #44]	; (800a9fc <MX_DMA_Init+0x3c>)
 800a9d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a9d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a9d6:	4b09      	ldr	r3, [pc, #36]	; (800a9fc <MX_DMA_Init+0x3c>)
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9de:	607b      	str	r3, [r7, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	2038      	movs	r0, #56	; 0x38
 800a9e8:	f001 fa4f 	bl	800be8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800a9ec:	2038      	movs	r0, #56	; 0x38
 800a9ee:	f001 fa68 	bl	800bec2 <HAL_NVIC_EnableIRQ>

}
 800a9f2:	bf00      	nop
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
 800a9fa:	bf00      	nop
 800a9fc:	40023800 	.word	0x40023800

0800aa00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b08a      	sub	sp, #40	; 0x28
 800aa04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa06:	f107 0314 	add.w	r3, r7, #20
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	601a      	str	r2, [r3, #0]
 800aa0e:	605a      	str	r2, [r3, #4]
 800aa10:	609a      	str	r2, [r3, #8]
 800aa12:	60da      	str	r2, [r3, #12]
 800aa14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800aa16:	2300      	movs	r3, #0
 800aa18:	613b      	str	r3, [r7, #16]
 800aa1a:	4b56      	ldr	r3, [pc, #344]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa1e:	4a55      	ldr	r2, [pc, #340]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa20:	f043 0304 	orr.w	r3, r3, #4
 800aa24:	6313      	str	r3, [r2, #48]	; 0x30
 800aa26:	4b53      	ldr	r3, [pc, #332]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa2a:	f003 0304 	and.w	r3, r3, #4
 800aa2e:	613b      	str	r3, [r7, #16]
 800aa30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800aa32:	2300      	movs	r3, #0
 800aa34:	60fb      	str	r3, [r7, #12]
 800aa36:	4b4f      	ldr	r3, [pc, #316]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa3a:	4a4e      	ldr	r2, [pc, #312]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa40:	6313      	str	r3, [r2, #48]	; 0x30
 800aa42:	4b4c      	ldr	r3, [pc, #304]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa4a:	60fb      	str	r3, [r7, #12]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa4e:	2300      	movs	r3, #0
 800aa50:	60bb      	str	r3, [r7, #8]
 800aa52:	4b48      	ldr	r3, [pc, #288]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa56:	4a47      	ldr	r2, [pc, #284]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa58:	f043 0301 	orr.w	r3, r3, #1
 800aa5c:	6313      	str	r3, [r2, #48]	; 0x30
 800aa5e:	4b45      	ldr	r3, [pc, #276]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa62:	f003 0301 	and.w	r3, r3, #1
 800aa66:	60bb      	str	r3, [r7, #8]
 800aa68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	607b      	str	r3, [r7, #4]
 800aa6e:	4b41      	ldr	r3, [pc, #260]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa72:	4a40      	ldr	r2, [pc, #256]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa74:	f043 0302 	orr.w	r3, r3, #2
 800aa78:	6313      	str	r3, [r2, #48]	; 0x30
 800aa7a:	4b3e      	ldr	r3, [pc, #248]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa7e:	f003 0302 	and.w	r3, r3, #2
 800aa82:	607b      	str	r3, [r7, #4]
 800aa84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800aa86:	2300      	movs	r3, #0
 800aa88:	603b      	str	r3, [r7, #0]
 800aa8a:	4b3a      	ldr	r3, [pc, #232]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa8e:	4a39      	ldr	r2, [pc, #228]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa90:	f043 0308 	orr.w	r3, r3, #8
 800aa94:	6313      	str	r3, [r2, #48]	; 0x30
 800aa96:	4b37      	ldr	r3, [pc, #220]	; (800ab74 <MX_GPIO_Init+0x174>)
 800aa98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa9a:	f003 0308 	and.w	r3, r3, #8
 800aa9e:	603b      	str	r3, [r7, #0]
 800aaa0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f247 0140 	movw	r1, #28736	; 0x7040
 800aaa8:	4833      	ldr	r0, [pc, #204]	; (800ab78 <MX_GPIO_Init+0x178>)
 800aaaa:	f001 ff67 	bl	800c97c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800aaae:	2200      	movs	r2, #0
 800aab0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800aab4:	4831      	ldr	r0, [pc, #196]	; (800ab7c <MX_GPIO_Init+0x17c>)
 800aab6:	f001 ff61 	bl	800c97c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800aaba:	2200      	movs	r2, #0
 800aabc:	2104      	movs	r1, #4
 800aabe:	4830      	ldr	r0, [pc, #192]	; (800ab80 <MX_GPIO_Init+0x180>)
 800aac0:	f001 ff5c 	bl	800c97c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800aac4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aaca:	2300      	movs	r3, #0
 800aacc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aace:	2300      	movs	r3, #0
 800aad0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aad2:	f107 0314 	add.w	r3, r7, #20
 800aad6:	4619      	mov	r1, r3
 800aad8:	482a      	ldr	r0, [pc, #168]	; (800ab84 <MX_GPIO_Init+0x184>)
 800aada:	f001 fd9d 	bl	800c618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800aade:	f248 0307 	movw	r3, #32775	; 0x8007
 800aae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aae4:	2300      	movs	r3, #0
 800aae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800aae8:	2301      	movs	r3, #1
 800aaea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aaec:	f107 0314 	add.w	r3, r7, #20
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	4824      	ldr	r0, [pc, #144]	; (800ab84 <MX_GPIO_Init+0x184>)
 800aaf4:	f001 fd90 	bl	800c618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 800aaf8:	f240 4304 	movw	r3, #1028	; 0x404
 800aafc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800aafe:	2300      	movs	r3, #0
 800ab00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab02:	2300      	movs	r3, #0
 800ab04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab06:	f107 0314 	add.w	r3, r7, #20
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	481a      	ldr	r0, [pc, #104]	; (800ab78 <MX_GPIO_Init+0x178>)
 800ab0e:	f001 fd83 	bl	800c618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
 800ab12:	f247 0340 	movw	r3, #28736	; 0x7040
 800ab16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab20:	2300      	movs	r3, #0
 800ab22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ab24:	f107 0314 	add.w	r3, r7, #20
 800ab28:	4619      	mov	r1, r3
 800ab2a:	4813      	ldr	r0, [pc, #76]	; (800ab78 <MX_GPIO_Init+0x178>)
 800ab2c:	f001 fd74 	bl	800c618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800ab30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ab34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab36:	2301      	movs	r3, #1
 800ab38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ab42:	f107 0314 	add.w	r3, r7, #20
 800ab46:	4619      	mov	r1, r3
 800ab48:	480c      	ldr	r0, [pc, #48]	; (800ab7c <MX_GPIO_Init+0x17c>)
 800ab4a:	f001 fd65 	bl	800c618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800ab4e:	2304      	movs	r3, #4
 800ab50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab52:	2301      	movs	r3, #1
 800ab54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab56:	2300      	movs	r3, #0
 800ab58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ab5e:	f107 0314 	add.w	r3, r7, #20
 800ab62:	4619      	mov	r1, r3
 800ab64:	4806      	ldr	r0, [pc, #24]	; (800ab80 <MX_GPIO_Init+0x180>)
 800ab66:	f001 fd57 	bl	800c618 <HAL_GPIO_Init>

}
 800ab6a:	bf00      	nop
 800ab6c:	3728      	adds	r7, #40	; 0x28
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	40023800 	.word	0x40023800
 800ab78:	40020400 	.word	0x40020400
 800ab7c:	40020000 	.word	0x40020000
 800ab80:	40020c00 	.word	0x40020c00
 800ab84:	40020800 	.word	0x40020800

0800ab88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800ab8c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ab8e:	e7fe      	b.n	800ab8e <Error_Handler+0x6>

0800ab90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b083      	sub	sp, #12
 800ab94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ab96:	2300      	movs	r3, #0
 800ab98:	607b      	str	r3, [r7, #4]
 800ab9a:	4b10      	ldr	r3, [pc, #64]	; (800abdc <HAL_MspInit+0x4c>)
 800ab9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab9e:	4a0f      	ldr	r2, [pc, #60]	; (800abdc <HAL_MspInit+0x4c>)
 800aba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800aba4:	6453      	str	r3, [r2, #68]	; 0x44
 800aba6:	4b0d      	ldr	r3, [pc, #52]	; (800abdc <HAL_MspInit+0x4c>)
 800aba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800abae:	607b      	str	r3, [r7, #4]
 800abb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800abb2:	2300      	movs	r3, #0
 800abb4:	603b      	str	r3, [r7, #0]
 800abb6:	4b09      	ldr	r3, [pc, #36]	; (800abdc <HAL_MspInit+0x4c>)
 800abb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abba:	4a08      	ldr	r2, [pc, #32]	; (800abdc <HAL_MspInit+0x4c>)
 800abbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abc0:	6413      	str	r3, [r2, #64]	; 0x40
 800abc2:	4b06      	ldr	r3, [pc, #24]	; (800abdc <HAL_MspInit+0x4c>)
 800abc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800abca:	603b      	str	r3, [r7, #0]
 800abcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800abce:	bf00      	nop
 800abd0:	370c      	adds	r7, #12
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
 800abda:	bf00      	nop
 800abdc:	40023800 	.word	0x40023800

0800abe0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b08c      	sub	sp, #48	; 0x30
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800abe8:	f107 031c 	add.w	r3, r7, #28
 800abec:	2200      	movs	r2, #0
 800abee:	601a      	str	r2, [r3, #0]
 800abf0:	605a      	str	r2, [r3, #4]
 800abf2:	609a      	str	r2, [r3, #8]
 800abf4:	60da      	str	r2, [r3, #12]
 800abf6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a49      	ldr	r2, [pc, #292]	; (800ad24 <HAL_ADC_MspInit+0x144>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	f040 808c 	bne.w	800ad1c <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800ac04:	2300      	movs	r3, #0
 800ac06:	61bb      	str	r3, [r7, #24]
 800ac08:	4b47      	ldr	r3, [pc, #284]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac0c:	4a46      	ldr	r2, [pc, #280]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac12:	6453      	str	r3, [r2, #68]	; 0x44
 800ac14:	4b44      	ldr	r3, [pc, #272]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac1c:	61bb      	str	r3, [r7, #24]
 800ac1e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]
 800ac24:	4b40      	ldr	r3, [pc, #256]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac28:	4a3f      	ldr	r2, [pc, #252]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac2a:	f043 0304 	orr.w	r3, r3, #4
 800ac2e:	6313      	str	r3, [r2, #48]	; 0x30
 800ac30:	4b3d      	ldr	r3, [pc, #244]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac34:	f003 0304 	and.w	r3, r3, #4
 800ac38:	617b      	str	r3, [r7, #20]
 800ac3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	613b      	str	r3, [r7, #16]
 800ac40:	4b39      	ldr	r3, [pc, #228]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac44:	4a38      	ldr	r2, [pc, #224]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac46:	f043 0301 	orr.w	r3, r3, #1
 800ac4a:	6313      	str	r3, [r2, #48]	; 0x30
 800ac4c:	4b36      	ldr	r3, [pc, #216]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac50:	f003 0301 	and.w	r3, r3, #1
 800ac54:	613b      	str	r3, [r7, #16]
 800ac56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ac58:	2300      	movs	r3, #0
 800ac5a:	60fb      	str	r3, [r7, #12]
 800ac5c:	4b32      	ldr	r3, [pc, #200]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac60:	4a31      	ldr	r2, [pc, #196]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac62:	f043 0302 	orr.w	r3, r3, #2
 800ac66:	6313      	str	r3, [r2, #48]	; 0x30
 800ac68:	4b2f      	ldr	r3, [pc, #188]	; (800ad28 <HAL_ADC_MspInit+0x148>)
 800ac6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac6c:	f003 0302 	and.w	r3, r3, #2
 800ac70:	60fb      	str	r3, [r7, #12]
 800ac72:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800ac74:	2338      	movs	r3, #56	; 0x38
 800ac76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ac78:	2303      	movs	r3, #3
 800ac7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ac80:	f107 031c 	add.w	r3, r7, #28
 800ac84:	4619      	mov	r1, r3
 800ac86:	4829      	ldr	r0, [pc, #164]	; (800ad2c <HAL_ADC_MspInit+0x14c>)
 800ac88:	f001 fcc6 	bl	800c618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800ac8c:	23ff      	movs	r3, #255	; 0xff
 800ac8e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ac90:	2303      	movs	r3, #3
 800ac92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac94:	2300      	movs	r3, #0
 800ac96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ac98:	f107 031c 	add.w	r3, r7, #28
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	4824      	ldr	r0, [pc, #144]	; (800ad30 <HAL_ADC_MspInit+0x150>)
 800aca0:	f001 fcba 	bl	800c618 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800aca4:	2303      	movs	r3, #3
 800aca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aca8:	2303      	movs	r3, #3
 800acaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800acac:	2300      	movs	r3, #0
 800acae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800acb0:	f107 031c 	add.w	r3, r7, #28
 800acb4:	4619      	mov	r1, r3
 800acb6:	481f      	ldr	r0, [pc, #124]	; (800ad34 <HAL_ADC_MspInit+0x154>)
 800acb8:	f001 fcae 	bl	800c618 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800acbc:	4b1e      	ldr	r3, [pc, #120]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acbe:	4a1f      	ldr	r2, [pc, #124]	; (800ad3c <HAL_ADC_MspInit+0x15c>)
 800acc0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800acc2:	4b1d      	ldr	r3, [pc, #116]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acc4:	2200      	movs	r2, #0
 800acc6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800acc8:	4b1b      	ldr	r3, [pc, #108]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acca:	2200      	movs	r2, #0
 800accc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800acce:	4b1a      	ldr	r3, [pc, #104]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acd0:	2200      	movs	r2, #0
 800acd2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800acd4:	4b18      	ldr	r3, [pc, #96]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800acda:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800acdc:	4b16      	ldr	r3, [pc, #88]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acde:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ace2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ace4:	4b14      	ldr	r3, [pc, #80]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800ace6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800acea:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800acec:	4b12      	ldr	r3, [pc, #72]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acee:	f44f 7280 	mov.w	r2, #256	; 0x100
 800acf2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800acf4:	4b10      	ldr	r3, [pc, #64]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800acfa:	4b0f      	ldr	r3, [pc, #60]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800ad00:	480d      	ldr	r0, [pc, #52]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800ad02:	f001 f8f9 	bl	800bef8 <HAL_DMA_Init>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d001      	beq.n	800ad10 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800ad0c:	f7ff ff3c 	bl	800ab88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a09      	ldr	r2, [pc, #36]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800ad14:	639a      	str	r2, [r3, #56]	; 0x38
 800ad16:	4a08      	ldr	r2, [pc, #32]	; (800ad38 <HAL_ADC_MspInit+0x158>)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800ad1c:	bf00      	nop
 800ad1e:	3730      	adds	r7, #48	; 0x30
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}
 800ad24:	40012000 	.word	0x40012000
 800ad28:	40023800 	.word	0x40023800
 800ad2c:	40020800 	.word	0x40020800
 800ad30:	40020000 	.word	0x40020000
 800ad34:	40020400 	.word	0x40020400
 800ad38:	20012198 	.word	0x20012198
 800ad3c:	40026410 	.word	0x40026410

0800ad40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b08a      	sub	sp, #40	; 0x28
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad48:	f107 0314 	add.w	r3, r7, #20
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	605a      	str	r2, [r3, #4]
 800ad52:	609a      	str	r2, [r3, #8]
 800ad54:	60da      	str	r2, [r3, #12]
 800ad56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a19      	ldr	r2, [pc, #100]	; (800adc4 <HAL_I2C_MspInit+0x84>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d12c      	bne.n	800adbc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad62:	2300      	movs	r3, #0
 800ad64:	613b      	str	r3, [r7, #16]
 800ad66:	4b18      	ldr	r3, [pc, #96]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800ad68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad6a:	4a17      	ldr	r2, [pc, #92]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800ad6c:	f043 0302 	orr.w	r3, r3, #2
 800ad70:	6313      	str	r3, [r2, #48]	; 0x30
 800ad72:	4b15      	ldr	r3, [pc, #84]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800ad74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad76:	f003 0302 	and.w	r3, r3, #2
 800ad7a:	613b      	str	r3, [r7, #16]
 800ad7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800ad7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ad82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ad84:	2312      	movs	r3, #18
 800ad86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ad90:	2304      	movs	r3, #4
 800ad92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ad94:	f107 0314 	add.w	r3, r7, #20
 800ad98:	4619      	mov	r1, r3
 800ad9a:	480c      	ldr	r0, [pc, #48]	; (800adcc <HAL_I2C_MspInit+0x8c>)
 800ad9c:	f001 fc3c 	bl	800c618 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ada0:	2300      	movs	r3, #0
 800ada2:	60fb      	str	r3, [r7, #12]
 800ada4:	4b08      	ldr	r3, [pc, #32]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800ada6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ada8:	4a07      	ldr	r2, [pc, #28]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800adaa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800adae:	6413      	str	r3, [r2, #64]	; 0x40
 800adb0:	4b05      	ldr	r3, [pc, #20]	; (800adc8 <HAL_I2C_MspInit+0x88>)
 800adb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800adb8:	60fb      	str	r3, [r7, #12]
 800adba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800adbc:	bf00      	nop
 800adbe:	3728      	adds	r7, #40	; 0x28
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}
 800adc4:	40005400 	.word	0x40005400
 800adc8:	40023800 	.word	0x40023800
 800adcc:	40020400 	.word	0x40020400

0800add0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b08a      	sub	sp, #40	; 0x28
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800add8:	f107 0314 	add.w	r3, r7, #20
 800addc:	2200      	movs	r2, #0
 800adde:	601a      	str	r2, [r3, #0]
 800ade0:	605a      	str	r2, [r3, #4]
 800ade2:	609a      	str	r2, [r3, #8]
 800ade4:	60da      	str	r2, [r3, #12]
 800ade6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	4a19      	ldr	r2, [pc, #100]	; (800ae54 <HAL_SPI_MspInit+0x84>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d12c      	bne.n	800ae4c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800adf2:	2300      	movs	r3, #0
 800adf4:	613b      	str	r3, [r7, #16]
 800adf6:	4b18      	ldr	r3, [pc, #96]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800adf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adfa:	4a17      	ldr	r2, [pc, #92]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800adfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae00:	6413      	str	r3, [r2, #64]	; 0x40
 800ae02:	4b15      	ldr	r3, [pc, #84]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800ae04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae0a:	613b      	str	r3, [r7, #16]
 800ae0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ae0e:	2300      	movs	r3, #0
 800ae10:	60fb      	str	r3, [r7, #12]
 800ae12:	4b11      	ldr	r3, [pc, #68]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800ae14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae16:	4a10      	ldr	r2, [pc, #64]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800ae18:	f043 0304 	orr.w	r3, r3, #4
 800ae1c:	6313      	str	r3, [r2, #48]	; 0x30
 800ae1e:	4b0e      	ldr	r3, [pc, #56]	; (800ae58 <HAL_SPI_MspInit+0x88>)
 800ae20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae22:	f003 0304 	and.w	r3, r3, #4
 800ae26:	60fb      	str	r3, [r7, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800ae2a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ae2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae30:	2302      	movs	r3, #2
 800ae32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae34:	2300      	movs	r3, #0
 800ae36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae38:	2303      	movs	r3, #3
 800ae3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ae3c:	2306      	movs	r3, #6
 800ae3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ae40:	f107 0314 	add.w	r3, r7, #20
 800ae44:	4619      	mov	r1, r3
 800ae46:	4805      	ldr	r0, [pc, #20]	; (800ae5c <HAL_SPI_MspInit+0x8c>)
 800ae48:	f001 fbe6 	bl	800c618 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ae4c:	bf00      	nop
 800ae4e:	3728      	adds	r7, #40	; 0x28
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	40003c00 	.word	0x40003c00
 800ae58:	40023800 	.word	0x40023800
 800ae5c:	40020800 	.word	0x40020800

0800ae60 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b08c      	sub	sp, #48	; 0x30
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae68:	f107 031c 	add.w	r3, r7, #28
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	601a      	str	r2, [r3, #0]
 800ae70:	605a      	str	r2, [r3, #4]
 800ae72:	609a      	str	r2, [r3, #8]
 800ae74:	60da      	str	r2, [r3, #12]
 800ae76:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a32      	ldr	r2, [pc, #200]	; (800af48 <HAL_TIM_Encoder_MspInit+0xe8>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d12d      	bne.n	800aede <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ae82:	2300      	movs	r3, #0
 800ae84:	61bb      	str	r3, [r7, #24]
 800ae86:	4b31      	ldr	r3, [pc, #196]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800ae88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae8a:	4a30      	ldr	r2, [pc, #192]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800ae8c:	f043 0301 	orr.w	r3, r3, #1
 800ae90:	6453      	str	r3, [r2, #68]	; 0x44
 800ae92:	4b2e      	ldr	r3, [pc, #184]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800ae94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae96:	f003 0301 	and.w	r3, r3, #1
 800ae9a:	61bb      	str	r3, [r7, #24]
 800ae9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae9e:	2300      	movs	r3, #0
 800aea0:	617b      	str	r3, [r7, #20]
 800aea2:	4b2a      	ldr	r3, [pc, #168]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aea6:	4a29      	ldr	r2, [pc, #164]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aea8:	f043 0301 	orr.w	r3, r3, #1
 800aeac:	6313      	str	r3, [r2, #48]	; 0x30
 800aeae:	4b27      	ldr	r3, [pc, #156]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aeb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeb2:	f003 0301 	and.w	r3, r3, #1
 800aeb6:	617b      	str	r3, [r7, #20]
 800aeb8:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800aeba:	f44f 7340 	mov.w	r3, #768	; 0x300
 800aebe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aec0:	2302      	movs	r3, #2
 800aec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aec4:	2300      	movs	r3, #0
 800aec6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aec8:	2300      	movs	r3, #0
 800aeca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800aecc:	2301      	movs	r3, #1
 800aece:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aed0:	f107 031c 	add.w	r3, r7, #28
 800aed4:	4619      	mov	r1, r3
 800aed6:	481e      	ldr	r0, [pc, #120]	; (800af50 <HAL_TIM_Encoder_MspInit+0xf0>)
 800aed8:	f001 fb9e 	bl	800c618 <HAL_GPIO_Init>
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
 800aedc:	e030      	b.n	800af40 <HAL_TIM_Encoder_MspInit+0xe0>

 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a1c      	ldr	r2, [pc, #112]	; (800af54 <HAL_TIM_Encoder_MspInit+0xf4>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d12b      	bne.n	800af40 <HAL_TIM_Encoder_MspInit+0xe0>

 800aee8:	2300      	movs	r3, #0
 800aeea:	613b      	str	r3, [r7, #16]
 800aeec:	4b17      	ldr	r3, [pc, #92]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aeee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aef0:	4a16      	ldr	r2, [pc, #88]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aef2:	f043 0302 	orr.w	r3, r3, #2
 800aef6:	6413      	str	r3, [r2, #64]	; 0x40
 800aef8:	4b14      	ldr	r3, [pc, #80]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800aefa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefc:	f003 0302 	and.w	r3, r3, #2
 800af00:	613b      	str	r3, [r7, #16]
 800af02:	693b      	ldr	r3, [r7, #16]
    /* Peripheral clock enable */
 800af04:	2300      	movs	r3, #0
 800af06:	60fb      	str	r3, [r7, #12]
 800af08:	4b10      	ldr	r3, [pc, #64]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800af0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af0c:	4a0f      	ldr	r2, [pc, #60]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800af0e:	f043 0302 	orr.w	r3, r3, #2
 800af12:	6313      	str	r3, [r2, #48]	; 0x30
 800af14:	4b0d      	ldr	r3, [pc, #52]	; (800af4c <HAL_TIM_Encoder_MspInit+0xec>)
 800af16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af18:	f003 0302 	and.w	r3, r3, #2
 800af1c:	60fb      	str	r3, [r7, #12]
 800af1e:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> TIM3_CH1
 800af20:	2330      	movs	r3, #48	; 0x30
 800af22:	61fb      	str	r3, [r7, #28]
    PB5     ------> TIM3_CH2
 800af24:	2302      	movs	r3, #2
 800af26:	623b      	str	r3, [r7, #32]
    */
 800af28:	2300      	movs	r3, #0
 800af2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800af2c:	2300      	movs	r3, #0
 800af2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af30:	2302      	movs	r3, #2
 800af32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af34:	f107 031c 	add.w	r3, r7, #28
 800af38:	4619      	mov	r1, r3
 800af3a:	4807      	ldr	r0, [pc, #28]	; (800af58 <HAL_TIM_Encoder_MspInit+0xf8>)
 800af3c:	f001 fb6c 	bl	800c618 <HAL_GPIO_Init>
  /* USER CODE END TIM3_MspInit 1 */
 800af40:	bf00      	nop
 800af42:	3730      	adds	r7, #48	; 0x30
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	40010000 	.word	0x40010000
 800af4c:	40023800 	.word	0x40023800
 800af50:	40020000 	.word	0x40020000
 800af54:	40000400 	.word	0x40000400
 800af58:	40020400 	.word	0x40020400

0800af5c <HAL_TIM_PWM_MspInit>:

/**
* @brief TIM_PWM MSP Initialization
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
 800af5c:	b480      	push	{r7}
 800af5e:	b085      	sub	sp, #20
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
*/
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4a15      	ldr	r2, [pc, #84]	; (800afc0 <HAL_TIM_PWM_MspInit+0x64>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d10e      	bne.n	800af8c <HAL_TIM_PWM_MspInit+0x30>
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM4)
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

 800af6e:	2300      	movs	r3, #0
 800af70:	60fb      	str	r3, [r7, #12]
 800af72:	4b14      	ldr	r3, [pc, #80]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800af74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af76:	4a13      	ldr	r2, [pc, #76]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800af78:	f043 0304 	orr.w	r3, r3, #4
 800af7c:	6413      	str	r3, [r2, #64]	; 0x40
 800af7e:	4b11      	ldr	r3, [pc, #68]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800af80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af82:	f003 0304 	and.w	r3, r3, #4
 800af86:	60fb      	str	r3, [r7, #12]
 800af88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
 800af8a:	e012      	b.n	800afb2 <HAL_TIM_PWM_MspInit+0x56>

 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	4a0d      	ldr	r2, [pc, #52]	; (800afc8 <HAL_TIM_PWM_MspInit+0x6c>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d10d      	bne.n	800afb2 <HAL_TIM_PWM_MspInit+0x56>

 800af96:	2300      	movs	r3, #0
 800af98:	60bb      	str	r3, [r7, #8]
 800af9a:	4b0a      	ldr	r3, [pc, #40]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800af9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af9e:	4a09      	ldr	r2, [pc, #36]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800afa0:	f043 0302 	orr.w	r3, r3, #2
 800afa4:	6453      	str	r3, [r2, #68]	; 0x44
 800afa6:	4b07      	ldr	r3, [pc, #28]	; (800afc4 <HAL_TIM_PWM_MspInit+0x68>)
 800afa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afaa:	f003 0302 	and.w	r3, r3, #2
 800afae:	60bb      	str	r3, [r7, #8]
 800afb0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE END TIM8_MspInit 1 */
 800afb2:	bf00      	nop
 800afb4:	3714      	adds	r7, #20
 800afb6:	46bd      	mov	sp, r7
 800afb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afbc:	4770      	bx	lr
 800afbe:	bf00      	nop
 800afc0:	40000800 	.word	0x40000800
 800afc4:	40023800 	.word	0x40023800
 800afc8:	40010400 	.word	0x40010400

0800afcc <HAL_TIM_Base_MspInit>:

/**
* @brief TIM_Base MSP Initialization
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
 800afcc:	b580      	push	{r7, lr}
 800afce:	b084      	sub	sp, #16
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
*/
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a0e      	ldr	r2, [pc, #56]	; (800b014 <HAL_TIM_Base_MspInit+0x48>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d115      	bne.n	800b00a <HAL_TIM_Base_MspInit+0x3e>
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

 800afde:	2300      	movs	r3, #0
 800afe0:	60fb      	str	r3, [r7, #12]
 800afe2:	4b0d      	ldr	r3, [pc, #52]	; (800b018 <HAL_TIM_Base_MspInit+0x4c>)
 800afe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe6:	4a0c      	ldr	r2, [pc, #48]	; (800b018 <HAL_TIM_Base_MspInit+0x4c>)
 800afe8:	f043 0310 	orr.w	r3, r3, #16
 800afec:	6413      	str	r3, [r2, #64]	; 0x40
 800afee:	4b0a      	ldr	r3, [pc, #40]	; (800b018 <HAL_TIM_Base_MspInit+0x4c>)
 800aff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff2:	f003 0310 	and.w	r3, r3, #16
 800aff6:	60fb      	str	r3, [r7, #12]
 800aff8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
 800affa:	2200      	movs	r2, #0
 800affc:	2100      	movs	r1, #0
 800affe:	2036      	movs	r0, #54	; 0x36
 800b000:	f000 ff43 	bl	800be8a <HAL_NVIC_SetPriority>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800b004:	2036      	movs	r0, #54	; 0x36
 800b006:	f000 ff5c 	bl	800bec2 <HAL_NVIC_EnableIRQ>
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
 800b00a:	bf00      	nop
 800b00c:	3710      	adds	r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	40001000 	.word	0x40001000
 800b018:	40023800 	.word	0x40023800

0800b01c <HAL_TIM_MspPostInit>:
  }
  else if(htim_base->Instance==TIM7)
  {
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b08a      	sub	sp, #40	; 0x28
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIM7_MspInit 0 */
 800b024:	f107 0314 	add.w	r3, r7, #20
 800b028:	2200      	movs	r2, #0
 800b02a:	601a      	str	r2, [r3, #0]
 800b02c:	605a      	str	r2, [r3, #4]
 800b02e:	609a      	str	r2, [r3, #8]
 800b030:	60da      	str	r2, [r3, #12]
 800b032:	611a      	str	r2, [r3, #16]

 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a24      	ldr	r2, [pc, #144]	; (800b0cc <HAL_TIM_MspPostInit+0xb0>)
 800b03a:	4293      	cmp	r3, r2
 800b03c:	d11e      	bne.n	800b07c <HAL_TIM_MspPostInit+0x60>
  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800b03e:	2300      	movs	r3, #0
 800b040:	613b      	str	r3, [r7, #16]
 800b042:	4b23      	ldr	r3, [pc, #140]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b046:	4a22      	ldr	r2, [pc, #136]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b048:	f043 0302 	orr.w	r3, r3, #2
 800b04c:	6313      	str	r3, [r2, #48]	; 0x30
 800b04e:	4b20      	ldr	r3, [pc, #128]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b052:	f003 0302 	and.w	r3, r3, #2
 800b056:	613b      	str	r3, [r7, #16]
 800b058:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
 800b05a:	2380      	movs	r3, #128	; 0x80
 800b05c:	617b      	str	r3, [r7, #20]
  }
 800b05e:	2302      	movs	r3, #2
 800b060:	61bb      	str	r3, [r7, #24]

 800b062:	2300      	movs	r3, #0
 800b064:	61fb      	str	r3, [r7, #28]
}
 800b066:	2300      	movs	r3, #0
 800b068:	623b      	str	r3, [r7, #32]

 800b06a:	2302      	movs	r3, #2
 800b06c:	627b      	str	r3, [r7, #36]	; 0x24
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 800b06e:	f107 0314 	add.w	r3, r7, #20
 800b072:	4619      	mov	r1, r3
 800b074:	4817      	ldr	r0, [pc, #92]	; (800b0d4 <HAL_TIM_MspPostInit+0xb8>)
 800b076:	f001 facf 	bl	800c618 <HAL_GPIO_Init>
  else if(htim->Instance==TIM8)
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

 800b07a:	e023      	b.n	800b0c4 <HAL_TIM_MspPostInit+0xa8>

 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4a15      	ldr	r2, [pc, #84]	; (800b0d8 <HAL_TIM_MspPostInit+0xbc>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d11e      	bne.n	800b0c4 <HAL_TIM_MspPostInit+0xa8>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800b086:	2300      	movs	r3, #0
 800b088:	60fb      	str	r3, [r7, #12]
 800b08a:	4b11      	ldr	r3, [pc, #68]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b08c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b08e:	4a10      	ldr	r2, [pc, #64]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b090:	f043 0304 	orr.w	r3, r3, #4
 800b094:	6313      	str	r3, [r2, #48]	; 0x30
 800b096:	4b0e      	ldr	r3, [pc, #56]	; (800b0d0 <HAL_TIM_MspPostInit+0xb4>)
 800b098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b09a:	f003 0304 	and.w	r3, r3, #4
 800b09e:	60fb      	str	r3, [r7, #12]
 800b0a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800b0a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b0a8:	2302      	movs	r3, #2
 800b0aa:	61bb      	str	r3, [r7, #24]

 800b0ac:	2300      	movs	r3, #0
 800b0ae:	61fb      	str	r3, [r7, #28]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	623b      	str	r3, [r7, #32]

 800b0b4:	2303      	movs	r3, #3
 800b0b6:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END TIM4_MspPostInit 1 */
 800b0b8:	f107 0314 	add.w	r3, r7, #20
 800b0bc:	4619      	mov	r1, r3
 800b0be:	4807      	ldr	r0, [pc, #28]	; (800b0dc <HAL_TIM_MspPostInit+0xc0>)
 800b0c0:	f001 faaa 	bl	800c618 <HAL_GPIO_Init>

 800b0c4:	bf00      	nop
 800b0c6:	3728      	adds	r7, #40	; 0x28
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	40000800 	.word	0x40000800
 800b0d0:	40023800 	.word	0x40023800
 800b0d4:	40020400 	.word	0x40020400
 800b0d8:	40010400 	.word	0x40010400
 800b0dc:	40020800 	.word	0x40020800

0800b0e0 <HAL_UART_MspInit>:
  if(htim_base->Instance==TIM6)
  {
  /* USER CODE BEGIN TIM6_MspDeInit 0 */

  /* USER CODE END TIM6_MspDeInit 0 */
    /* Peripheral clock disable */
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b08a      	sub	sp, #40	; 0x28
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
    __HAL_RCC_TIM6_CLK_DISABLE();
 800b0e8:	f107 0314 	add.w	r3, r7, #20
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	605a      	str	r2, [r3, #4]
 800b0f2:	609a      	str	r2, [r3, #8]
 800b0f4:	60da      	str	r2, [r3, #12]
 800b0f6:	611a      	str	r2, [r3, #16]

 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a1d      	ldr	r2, [pc, #116]	; (800b174 <HAL_UART_MspInit+0x94>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d133      	bne.n	800b16a <HAL_UART_MspInit+0x8a>
    /* TIM6 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspDeInit 1 */

  /* USER CODE END TIM6_MspDeInit 1 */
  }
 800b102:	2300      	movs	r3, #0
 800b104:	613b      	str	r3, [r7, #16]
 800b106:	4b1c      	ldr	r3, [pc, #112]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b10a:	4a1b      	ldr	r2, [pc, #108]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b10c:	f043 0320 	orr.w	r3, r3, #32
 800b110:	6453      	str	r3, [r2, #68]	; 0x44
 800b112:	4b19      	ldr	r3, [pc, #100]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b116:	f003 0320 	and.w	r3, r3, #32
 800b11a:	613b      	str	r3, [r7, #16]
 800b11c:	693b      	ldr	r3, [r7, #16]
  else if(htim_base->Instance==TIM7)
  {
 800b11e:	2300      	movs	r3, #0
 800b120:	60fb      	str	r3, [r7, #12]
 800b122:	4b15      	ldr	r3, [pc, #84]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b126:	4a14      	ldr	r2, [pc, #80]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b128:	f043 0304 	orr.w	r3, r3, #4
 800b12c:	6313      	str	r3, [r2, #48]	; 0x30
 800b12e:	4b12      	ldr	r3, [pc, #72]	; (800b178 <HAL_UART_MspInit+0x98>)
 800b130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b132:	f003 0304 	and.w	r3, r3, #4
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspDeInit 0 */

  /* USER CODE END TIM7_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM7_CLK_DISABLE();
 800b13a:	23c0      	movs	r3, #192	; 0xc0
 800b13c:	617b      	str	r3, [r7, #20]

 800b13e:	2302      	movs	r3, #2
 800b140:	61bb      	str	r3, [r7, #24]
    /* TIM7 interrupt DeInit */
 800b142:	2300      	movs	r3, #0
 800b144:	61fb      	str	r3, [r7, #28]
    HAL_NVIC_DisableIRQ(TIM7_IRQn);
 800b146:	2303      	movs	r3, #3
 800b148:	623b      	str	r3, [r7, #32]
  /* USER CODE BEGIN TIM7_MspDeInit 1 */
 800b14a:	2308      	movs	r3, #8
 800b14c:	627b      	str	r3, [r7, #36]	; 0x24

 800b14e:	f107 0314 	add.w	r3, r7, #20
 800b152:	4619      	mov	r1, r3
 800b154:	4809      	ldr	r0, [pc, #36]	; (800b17c <HAL_UART_MspInit+0x9c>)
 800b156:	f001 fa5f 	bl	800c618 <HAL_GPIO_Init>
  /* USER CODE END TIM7_MspDeInit 1 */
  }

 800b15a:	2200      	movs	r2, #0
 800b15c:	2100      	movs	r1, #0
 800b15e:	2047      	movs	r0, #71	; 0x47
 800b160:	f000 fe93 	bl	800be8a <HAL_NVIC_SetPriority>
}
 800b164:	2047      	movs	r0, #71	; 0x47
 800b166:	f000 feac 	bl	800bec2 <HAL_NVIC_EnableIRQ>

/**
* @brief UART MSP Initialization
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
 800b16a:	bf00      	nop
 800b16c:	3728      	adds	r7, #40	; 0x28
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	40011400 	.word	0x40011400
 800b178:	40023800 	.word	0x40023800
 800b17c:	40020800 	.word	0x40020800

0800b180 <NMI_Handler>:
/******************************************************************************/
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
 800b180:	b480      	push	{r7}
 800b182:	af00      	add	r7, sp, #0
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
 800b184:	e7fe      	b.n	800b184 <NMI_Handler+0x4>

0800b186 <HardFault_Handler>:
  /* USER CODE END NonMaskableInt_IRQn 1 */
}

/**
  * @brief This function handles Hard fault interrupt.
  */
 800b186:	b480      	push	{r7}
 800b188:	af00      	add	r7, sp, #0
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

 800b18a:	e7fe      	b.n	800b18a <HardFault_Handler+0x4>

0800b18c <MemManage_Handler>:
  }
}

/**
  * @brief This function handles Memory management fault.
  */
 800b18c:	b480      	push	{r7}
 800b18e:	af00      	add	r7, sp, #0
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

 800b190:	e7fe      	b.n	800b190 <MemManage_Handler+0x4>

0800b192 <BusFault_Handler>:
  }
}

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
 800b192:	b480      	push	{r7}
 800b194:	af00      	add	r7, sp, #0
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

 800b196:	e7fe      	b.n	800b196 <BusFault_Handler+0x4>

0800b198 <UsageFault_Handler>:
  }
}

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

 800b19c:	e7fe      	b.n	800b19c <UsageFault_Handler+0x4>

0800b19e <SVC_Handler>:
  }
}

/**
  * @brief This function handles System service call via SWI instruction.
  */
 800b19e:	b480      	push	{r7}
 800b1a0:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

 800b1a2:	bf00      	nop
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <DebugMon_Handler>:
  /* USER CODE END SVCall_IRQn 1 */
}

/**
  * @brief This function handles Debug monitor.
  */
 800b1ac:	b480      	push	{r7}
 800b1ae:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

 800b1b0:	bf00      	nop
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr

0800b1ba <PendSV_Handler>:
  /* USER CODE END DebugMonitor_IRQn 1 */
}

/**
  * @brief This function handles Pendable request for system service.
  */
 800b1ba:	b480      	push	{r7}
 800b1bc:	af00      	add	r7, sp, #0
{
  /* USER CODE BEGIN PendSV_IRQn 0 */

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

 800b1be:	bf00      	nop
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr

0800b1c8 <SysTick_Handler>:
  /* USER CODE END PendSV_IRQn 1 */
}

/**
  * @brief This function handles System tick timer.
  */
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	af00      	add	r7, sp, #0
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

 800b1cc:	f000 f956 	bl	800b47c <HAL_IncTick>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

 800b1d0:	bf00      	nop
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <TIM6_DAC_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	af00      	add	r7, sp, #0
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

 800b1d8:	4802      	ldr	r0, [pc, #8]	; (800b1e4 <TIM6_DAC_IRQHandler+0x10>)
 800b1da:	f003 fb16 	bl	800e80a <HAL_TIM_IRQHandler>
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

 800b1de:	bf00      	nop
 800b1e0:	bd80      	pop	{r7, pc}
 800b1e2:	bf00      	nop
 800b1e4:	200121f8 	.word	0x200121f8

0800b1e8 <DMA2_Stream0_IRQHandler>:
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	af00      	add	r7, sp, #0
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

 800b1ec:	4802      	ldr	r0, [pc, #8]	; (800b1f8 <DMA2_Stream0_IRQHandler+0x10>)
 800b1ee:	f000 ffab 	bl	800c148 <HAL_DMA_IRQHandler>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

 800b1f2:	bf00      	nop
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	20012198 	.word	0x20012198

0800b1fc <USART6_IRQHandler>:
  /* USER CODE END TIM6_DAC_IRQn 1 */
}

/**
  * @brief This function handles TIM7 global interrupt.
  */
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	af00      	add	r7, sp, #0
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

 800b200:	4802      	ldr	r0, [pc, #8]	; (800b20c <USART6_IRQHandler+0x10>)
 800b202:	f004 f937 	bl	800f474 <HAL_UART_IRQHandler>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
  /* USER CODE BEGIN TIM7_IRQn 1 */

 800b206:	bf00      	nop
 800b208:	bd80      	pop	{r7, pc}
 800b20a:	bf00      	nop
 800b20c:	2001a3dc 	.word	0x2001a3dc

0800b210 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b086      	sub	sp, #24
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b21c:	2300      	movs	r3, #0
 800b21e:	617b      	str	r3, [r7, #20]
 800b220:	e00a      	b.n	800b238 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b222:	f3af 8000 	nop.w
 800b226:	4601      	mov	r1, r0
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	1c5a      	adds	r2, r3, #1
 800b22c:	60ba      	str	r2, [r7, #8]
 800b22e:	b2ca      	uxtb	r2, r1
 800b230:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	3301      	adds	r3, #1
 800b236:	617b      	str	r3, [r7, #20]
 800b238:	697a      	ldr	r2, [r7, #20]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	dbf0      	blt.n	800b222 <_read+0x12>
	}

return len;
 800b240:	687b      	ldr	r3, [r7, #4]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b086      	sub	sp, #24
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	60b9      	str	r1, [r7, #8]
 800b254:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b256:	2300      	movs	r3, #0
 800b258:	617b      	str	r3, [r7, #20]
 800b25a:	e009      	b.n	800b270 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	1c5a      	adds	r2, r3, #1
 800b260:	60ba      	str	r2, [r7, #8]
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	4618      	mov	r0, r3
 800b266:	f7fe fc79 	bl	8009b5c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	3301      	adds	r3, #1
 800b26e:	617b      	str	r3, [r7, #20]
 800b270:	697a      	ldr	r2, [r7, #20]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	429a      	cmp	r2, r3
 800b276:	dbf1      	blt.n	800b25c <_write+0x12>
	}
	return len;
 800b278:	687b      	ldr	r3, [r7, #4]
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3718      	adds	r7, #24
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}

0800b282 <_close>:

int _close(int file)
{
 800b282:	b480      	push	{r7}
 800b284:	b083      	sub	sp, #12
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
	return -1;
 800b28a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b28e:	4618      	mov	r0, r3
 800b290:	370c      	adds	r7, #12
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr

0800b29a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b29a:	b480      	push	{r7}
 800b29c:	b083      	sub	sp, #12
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	6078      	str	r0, [r7, #4]
 800b2a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b2aa:	605a      	str	r2, [r3, #4]
	return 0;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	370c      	adds	r7, #12
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b8:	4770      	bx	lr

0800b2ba <_isatty>:

int _isatty(int file)
{
 800b2ba:	b480      	push	{r7}
 800b2bc:	b083      	sub	sp, #12
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
	return 1;
 800b2c2:	2301      	movs	r3, #1
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b085      	sub	sp, #20
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	60f8      	str	r0, [r7, #12]
 800b2d8:	60b9      	str	r1, [r7, #8]
 800b2da:	607a      	str	r2, [r7, #4]
	return 0;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3714      	adds	r7, #20
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e8:	4770      	bx	lr
	...

0800b2ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b086      	sub	sp, #24
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b2f4:	4a14      	ldr	r2, [pc, #80]	; (800b348 <_sbrk+0x5c>)
 800b2f6:	4b15      	ldr	r3, [pc, #84]	; (800b34c <_sbrk+0x60>)
 800b2f8:	1ad3      	subs	r3, r2, r3
 800b2fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b300:	4b13      	ldr	r3, [pc, #76]	; (800b350 <_sbrk+0x64>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d102      	bne.n	800b30e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b308:	4b11      	ldr	r3, [pc, #68]	; (800b350 <_sbrk+0x64>)
 800b30a:	4a12      	ldr	r2, [pc, #72]	; (800b354 <_sbrk+0x68>)
 800b30c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b30e:	4b10      	ldr	r3, [pc, #64]	; (800b350 <_sbrk+0x64>)
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	4413      	add	r3, r2
 800b316:	693a      	ldr	r2, [r7, #16]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d207      	bcs.n	800b32c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b31c:	f004 feb0 	bl	8010080 <__errno>
 800b320:	4602      	mov	r2, r0
 800b322:	230c      	movs	r3, #12
 800b324:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800b326:	f04f 33ff 	mov.w	r3, #4294967295
 800b32a:	e009      	b.n	800b340 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b32c:	4b08      	ldr	r3, [pc, #32]	; (800b350 <_sbrk+0x64>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b332:	4b07      	ldr	r3, [pc, #28]	; (800b350 <_sbrk+0x64>)
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	4413      	add	r3, r2
 800b33a:	4a05      	ldr	r2, [pc, #20]	; (800b350 <_sbrk+0x64>)
 800b33c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b33e:	68fb      	ldr	r3, [r7, #12]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3718      	adds	r7, #24
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	20020000 	.word	0x20020000
 800b34c:	00000400 	.word	0x00000400
 800b350:	20012084 	.word	0x20012084
 800b354:	2001a478 	.word	0x2001a478

0800b358 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b358:	b480      	push	{r7}
 800b35a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b35c:	4b08      	ldr	r3, [pc, #32]	; (800b380 <SystemInit+0x28>)
 800b35e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b362:	4a07      	ldr	r2, [pc, #28]	; (800b380 <SystemInit+0x28>)
 800b364:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b368:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b36c:	4b04      	ldr	r3, [pc, #16]	; (800b380 <SystemInit+0x28>)
 800b36e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b372:	609a      	str	r2, [r3, #8]
#endif
}
 800b374:	bf00      	nop
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	e000ed00 	.word	0xe000ed00

0800b384 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800b384:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b3bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b388:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b38a:	e003      	b.n	800b394 <LoopCopyDataInit>

0800b38c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b38c:	4b0c      	ldr	r3, [pc, #48]	; (800b3c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b38e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b390:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b392:	3104      	adds	r1, #4

0800b394 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b394:	480b      	ldr	r0, [pc, #44]	; (800b3c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b396:	4b0c      	ldr	r3, [pc, #48]	; (800b3c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b398:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b39a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b39c:	d3f6      	bcc.n	800b38c <CopyDataInit>
  ldr  r2, =_sbss
 800b39e:	4a0b      	ldr	r2, [pc, #44]	; (800b3cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b3a0:	e002      	b.n	800b3a8 <LoopFillZerobss>

0800b3a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b3a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b3a4:	f842 3b04 	str.w	r3, [r2], #4

0800b3a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b3a8:	4b09      	ldr	r3, [pc, #36]	; (800b3d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b3aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b3ac:	d3f9      	bcc.n	800b3a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b3ae:	f7ff ffd3 	bl	800b358 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b3b2:	f004 fe6b 	bl	801008c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b3b6:	f7fe fef1 	bl	800a19c <main>
  bx  lr    
 800b3ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800b3bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b3c0:	08014978 	.word	0x08014978
  ldr  r0, =_sdata
 800b3c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b3c8:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 800b3cc:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 800b3d0:	2001a474 	.word	0x2001a474

0800b3d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b3d4:	e7fe      	b.n	800b3d4 <ADC_IRQHandler>
	...

0800b3d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b3dc:	4b0e      	ldr	r3, [pc, #56]	; (800b418 <HAL_Init+0x40>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	4a0d      	ldr	r2, [pc, #52]	; (800b418 <HAL_Init+0x40>)
 800b3e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b3e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b3e8:	4b0b      	ldr	r3, [pc, #44]	; (800b418 <HAL_Init+0x40>)
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	4a0a      	ldr	r2, [pc, #40]	; (800b418 <HAL_Init+0x40>)
 800b3ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b3f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b3f4:	4b08      	ldr	r3, [pc, #32]	; (800b418 <HAL_Init+0x40>)
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	4a07      	ldr	r2, [pc, #28]	; (800b418 <HAL_Init+0x40>)
 800b3fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b3fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b400:	2003      	movs	r0, #3
 800b402:	f000 fd37 	bl	800be74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b406:	2000      	movs	r0, #0
 800b408:	f000 f808 	bl	800b41c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b40c:	f7ff fbc0 	bl	800ab90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	bd80      	pop	{r7, pc}
 800b416:	bf00      	nop
 800b418:	40023c00 	.word	0x40023c00

0800b41c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800b424:	4b12      	ldr	r3, [pc, #72]	; (800b470 <HAL_InitTick+0x54>)
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	4b12      	ldr	r3, [pc, #72]	; (800b474 <HAL_InitTick+0x58>)
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	4619      	mov	r1, r3
 800b42e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b432:	fbb3 f3f1 	udiv	r3, r3, r1
 800b436:	fbb2 f3f3 	udiv	r3, r2, r3
 800b43a:	4618      	mov	r0, r3
 800b43c:	f000 fd4f 	bl	800bede <HAL_SYSTICK_Config>
 800b440:	4603      	mov	r3, r0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d001      	beq.n	800b44a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800b446:	2301      	movs	r3, #1
 800b448:	e00e      	b.n	800b468 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2b0f      	cmp	r3, #15
 800b44e:	d80a      	bhi.n	800b466 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b450:	2200      	movs	r2, #0
 800b452:	6879      	ldr	r1, [r7, #4]
 800b454:	f04f 30ff 	mov.w	r0, #4294967295
 800b458:	f000 fd17 	bl	800be8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800b45c:	4a06      	ldr	r2, [pc, #24]	; (800b478 <HAL_InitTick+0x5c>)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800b462:	2300      	movs	r3, #0
 800b464:	e000      	b.n	800b468 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800b466:	2301      	movs	r3, #1
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}
 800b470:	2000000c 	.word	0x2000000c
 800b474:	20000014 	.word	0x20000014
 800b478:	20000010 	.word	0x20000010

0800b47c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b47c:	b480      	push	{r7}
 800b47e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b480:	4b06      	ldr	r3, [pc, #24]	; (800b49c <HAL_IncTick+0x20>)
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	461a      	mov	r2, r3
 800b486:	4b06      	ldr	r3, [pc, #24]	; (800b4a0 <HAL_IncTick+0x24>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4413      	add	r3, r2
 800b48c:	4a04      	ldr	r2, [pc, #16]	; (800b4a0 <HAL_IncTick+0x24>)
 800b48e:	6013      	str	r3, [r2, #0]
}
 800b490:	bf00      	nop
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr
 800b49a:	bf00      	nop
 800b49c:	20000014 	.word	0x20000014
 800b4a0:	2001a46c 	.word	0x2001a46c

0800b4a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	af00      	add	r7, sp, #0
  return uwTick;
 800b4a8:	4b03      	ldr	r3, [pc, #12]	; (800b4b8 <HAL_GetTick+0x14>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	2001a46c 	.word	0x2001a46c

0800b4bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b4c4:	f7ff ffee 	bl	800b4a4 <HAL_GetTick>
 800b4c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d4:	d005      	beq.n	800b4e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b4d6:	4b09      	ldr	r3, [pc, #36]	; (800b4fc <HAL_Delay+0x40>)
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	461a      	mov	r2, r3
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	4413      	add	r3, r2
 800b4e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b4e2:	bf00      	nop
 800b4e4:	f7ff ffde 	bl	800b4a4 <HAL_GetTick>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	1ad3      	subs	r3, r2, r3
 800b4ee:	68fa      	ldr	r2, [r7, #12]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d8f7      	bhi.n	800b4e4 <HAL_Delay+0x28>
  {
  }
}
 800b4f4:	bf00      	nop
 800b4f6:	3710      	adds	r7, #16
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	20000014 	.word	0x20000014

0800b500 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b508:	2300      	movs	r3, #0
 800b50a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d101      	bne.n	800b516 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	e033      	b.n	800b57e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d109      	bne.n	800b532 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f7ff fb5e 	bl	800abe0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2200      	movs	r2, #0
 800b528:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2200      	movs	r2, #0
 800b52e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b536:	f003 0310 	and.w	r3, r3, #16
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d118      	bne.n	800b570 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b542:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b546:	f023 0302 	bic.w	r3, r3, #2
 800b54a:	f043 0202 	orr.w	r2, r3, #2
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	f000 fa40 	bl	800b9d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b562:	f023 0303 	bic.w	r3, r3, #3
 800b566:	f043 0201 	orr.w	r2, r3, #1
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	641a      	str	r2, [r3, #64]	; 0x40
 800b56e:	e001      	b.n	800b574 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800b570:	2301      	movs	r3, #1
 800b572:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800b57c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3710      	adds	r7, #16
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}
	...

0800b588 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b086      	sub	sp, #24
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800b594:	2300      	movs	r3, #0
 800b596:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d101      	bne.n	800b5a6 <HAL_ADC_Start_DMA+0x1e>
 800b5a2:	2302      	movs	r3, #2
 800b5a4:	e0cc      	b.n	800b740 <HAL_ADC_Start_DMA+0x1b8>
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	2201      	movs	r2, #1
 800b5aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	689b      	ldr	r3, [r3, #8]
 800b5b4:	f003 0301 	and.w	r3, r3, #1
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d018      	beq.n	800b5ee <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	689a      	ldr	r2, [r3, #8]
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f042 0201 	orr.w	r2, r2, #1
 800b5ca:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800b5cc:	4b5e      	ldr	r3, [pc, #376]	; (800b748 <HAL_ADC_Start_DMA+0x1c0>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	4a5e      	ldr	r2, [pc, #376]	; (800b74c <HAL_ADC_Start_DMA+0x1c4>)
 800b5d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5d6:	0c9a      	lsrs	r2, r3, #18
 800b5d8:	4613      	mov	r3, r2
 800b5da:	005b      	lsls	r3, r3, #1
 800b5dc:	4413      	add	r3, r2
 800b5de:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800b5e0:	e002      	b.n	800b5e8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d1f9      	bne.n	800b5e2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	f003 0301 	and.w	r3, r3, #1
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	f040 80a0 	bne.w	800b73e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b602:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800b606:	f023 0301 	bic.w	r3, r3, #1
 800b60a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d007      	beq.n	800b630 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b624:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b628:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b634:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b63c:	d106      	bne.n	800b64c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b642:	f023 0206 	bic.w	r2, r3, #6
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	645a      	str	r2, [r3, #68]	; 0x44
 800b64a:	e002      	b.n	800b652 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	2200      	movs	r2, #0
 800b650:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	2200      	movs	r2, #0
 800b656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b65a:	4b3d      	ldr	r3, [pc, #244]	; (800b750 <HAL_ADC_Start_DMA+0x1c8>)
 800b65c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b662:	4a3c      	ldr	r2, [pc, #240]	; (800b754 <HAL_ADC_Start_DMA+0x1cc>)
 800b664:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b66a:	4a3b      	ldr	r2, [pc, #236]	; (800b758 <HAL_ADC_Start_DMA+0x1d0>)
 800b66c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b672:	4a3a      	ldr	r2, [pc, #232]	; (800b75c <HAL_ADC_Start_DMA+0x1d4>)
 800b674:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800b67e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	685a      	ldr	r2, [r3, #4]
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800b68e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	689a      	ldr	r2, [r3, #8]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b69e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	334c      	adds	r3, #76	; 0x4c
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	68ba      	ldr	r2, [r7, #8]
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	f000 fcd0 	bl	800c054 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	685b      	ldr	r3, [r3, #4]
 800b6b8:	f003 031f 	and.w	r3, r3, #31
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d12a      	bne.n	800b716 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	4a26      	ldr	r2, [pc, #152]	; (800b760 <HAL_ADC_Start_DMA+0x1d8>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d015      	beq.n	800b6f6 <HAL_ADC_Start_DMA+0x16e>
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4a25      	ldr	r2, [pc, #148]	; (800b764 <HAL_ADC_Start_DMA+0x1dc>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d105      	bne.n	800b6e0 <HAL_ADC_Start_DMA+0x158>
 800b6d4:	4b1e      	ldr	r3, [pc, #120]	; (800b750 <HAL_ADC_Start_DMA+0x1c8>)
 800b6d6:	685b      	ldr	r3, [r3, #4]
 800b6d8:	f003 031f 	and.w	r3, r3, #31
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d00a      	beq.n	800b6f6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a20      	ldr	r2, [pc, #128]	; (800b768 <HAL_ADC_Start_DMA+0x1e0>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d129      	bne.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
 800b6ea:	4b19      	ldr	r3, [pc, #100]	; (800b750 <HAL_ADC_Start_DMA+0x1c8>)
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	f003 031f 	and.w	r3, r3, #31
 800b6f2:	2b0f      	cmp	r3, #15
 800b6f4:	d823      	bhi.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	689b      	ldr	r3, [r3, #8]
 800b6fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b700:	2b00      	cmp	r3, #0
 800b702:	d11c      	bne.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	689a      	ldr	r2, [r3, #8]
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b712:	609a      	str	r2, [r3, #8]
 800b714:	e013      	b.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a11      	ldr	r2, [pc, #68]	; (800b760 <HAL_ADC_Start_DMA+0x1d8>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d10e      	bne.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d107      	bne.n	800b73e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	689a      	ldr	r2, [r3, #8]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800b73c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800b73e:	2300      	movs	r3, #0
}
 800b740:	4618      	mov	r0, r3
 800b742:	3718      	adds	r7, #24
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	2000000c 	.word	0x2000000c
 800b74c:	431bde83 	.word	0x431bde83
 800b750:	40012300 	.word	0x40012300
 800b754:	0800bbd1 	.word	0x0800bbd1
 800b758:	0800bc8b 	.word	0x0800bc8b
 800b75c:	0800bca7 	.word	0x0800bca7
 800b760:	40012000 	.word	0x40012000
 800b764:	40012100 	.word	0x40012100
 800b768:	40012200 	.word	0x40012200

0800b76c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800b774:	bf00      	nop
 800b776:	370c      	adds	r7, #12
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr

0800b780 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800b780:	b480      	push	{r7}
 800b782:	b083      	sub	sp, #12
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800b788:	bf00      	nop
 800b78a:	370c      	adds	r7, #12
 800b78c:	46bd      	mov	sp, r7
 800b78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b792:	4770      	bx	lr

0800b794 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800b794:	b480      	push	{r7}
 800b796:	b085      	sub	sp, #20
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
 800b79c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b7a8:	2b01      	cmp	r3, #1
 800b7aa:	d101      	bne.n	800b7b0 <HAL_ADC_ConfigChannel+0x1c>
 800b7ac:	2302      	movs	r3, #2
 800b7ae:	e105      	b.n	800b9bc <HAL_ADC_ConfigChannel+0x228>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2b09      	cmp	r3, #9
 800b7be:	d925      	bls.n	800b80c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	68d9      	ldr	r1, [r3, #12]
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	b29b      	uxth	r3, r3
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	4613      	mov	r3, r2
 800b7d0:	005b      	lsls	r3, r3, #1
 800b7d2:	4413      	add	r3, r2
 800b7d4:	3b1e      	subs	r3, #30
 800b7d6:	2207      	movs	r2, #7
 800b7d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7dc:	43da      	mvns	r2, r3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	400a      	ands	r2, r1
 800b7e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	68d9      	ldr	r1, [r3, #12]
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	689a      	ldr	r2, [r3, #8]
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	b29b      	uxth	r3, r3
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	4603      	mov	r3, r0
 800b7fa:	005b      	lsls	r3, r3, #1
 800b7fc:	4403      	add	r3, r0
 800b7fe:	3b1e      	subs	r3, #30
 800b800:	409a      	lsls	r2, r3
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	430a      	orrs	r2, r1
 800b808:	60da      	str	r2, [r3, #12]
 800b80a:	e022      	b.n	800b852 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	6919      	ldr	r1, [r3, #16]
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	b29b      	uxth	r3, r3
 800b818:	461a      	mov	r2, r3
 800b81a:	4613      	mov	r3, r2
 800b81c:	005b      	lsls	r3, r3, #1
 800b81e:	4413      	add	r3, r2
 800b820:	2207      	movs	r2, #7
 800b822:	fa02 f303 	lsl.w	r3, r2, r3
 800b826:	43da      	mvns	r2, r3
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	400a      	ands	r2, r1
 800b82e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	6919      	ldr	r1, [r3, #16]
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	689a      	ldr	r2, [r3, #8]
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	b29b      	uxth	r3, r3
 800b840:	4618      	mov	r0, r3
 800b842:	4603      	mov	r3, r0
 800b844:	005b      	lsls	r3, r3, #1
 800b846:	4403      	add	r3, r0
 800b848:	409a      	lsls	r2, r3
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	430a      	orrs	r2, r1
 800b850:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	685b      	ldr	r3, [r3, #4]
 800b856:	2b06      	cmp	r3, #6
 800b858:	d824      	bhi.n	800b8a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	685a      	ldr	r2, [r3, #4]
 800b864:	4613      	mov	r3, r2
 800b866:	009b      	lsls	r3, r3, #2
 800b868:	4413      	add	r3, r2
 800b86a:	3b05      	subs	r3, #5
 800b86c:	221f      	movs	r2, #31
 800b86e:	fa02 f303 	lsl.w	r3, r2, r3
 800b872:	43da      	mvns	r2, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	400a      	ands	r2, r1
 800b87a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	b29b      	uxth	r3, r3
 800b888:	4618      	mov	r0, r3
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	685a      	ldr	r2, [r3, #4]
 800b88e:	4613      	mov	r3, r2
 800b890:	009b      	lsls	r3, r3, #2
 800b892:	4413      	add	r3, r2
 800b894:	3b05      	subs	r3, #5
 800b896:	fa00 f203 	lsl.w	r2, r0, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	430a      	orrs	r2, r1
 800b8a0:	635a      	str	r2, [r3, #52]	; 0x34
 800b8a2:	e04c      	b.n	800b93e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	685b      	ldr	r3, [r3, #4]
 800b8a8:	2b0c      	cmp	r3, #12
 800b8aa:	d824      	bhi.n	800b8f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b8b2:	683b      	ldr	r3, [r7, #0]
 800b8b4:	685a      	ldr	r2, [r3, #4]
 800b8b6:	4613      	mov	r3, r2
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	4413      	add	r3, r2
 800b8bc:	3b23      	subs	r3, #35	; 0x23
 800b8be:	221f      	movs	r2, #31
 800b8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8c4:	43da      	mvns	r2, r3
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	400a      	ands	r2, r1
 800b8cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	4618      	mov	r0, r3
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	685a      	ldr	r2, [r3, #4]
 800b8e0:	4613      	mov	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4413      	add	r3, r2
 800b8e6:	3b23      	subs	r3, #35	; 0x23
 800b8e8:	fa00 f203 	lsl.w	r2, r0, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	430a      	orrs	r2, r1
 800b8f2:	631a      	str	r2, [r3, #48]	; 0x30
 800b8f4:	e023      	b.n	800b93e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	685a      	ldr	r2, [r3, #4]
 800b900:	4613      	mov	r3, r2
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	3b41      	subs	r3, #65	; 0x41
 800b908:	221f      	movs	r2, #31
 800b90a:	fa02 f303 	lsl.w	r3, r2, r3
 800b90e:	43da      	mvns	r2, r3
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	400a      	ands	r2, r1
 800b916:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	b29b      	uxth	r3, r3
 800b924:	4618      	mov	r0, r3
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	685a      	ldr	r2, [r3, #4]
 800b92a:	4613      	mov	r3, r2
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	3b41      	subs	r3, #65	; 0x41
 800b932:	fa00 f203 	lsl.w	r2, r0, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	430a      	orrs	r2, r1
 800b93c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b93e:	4b22      	ldr	r3, [pc, #136]	; (800b9c8 <HAL_ADC_ConfigChannel+0x234>)
 800b940:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	4a21      	ldr	r2, [pc, #132]	; (800b9cc <HAL_ADC_ConfigChannel+0x238>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d109      	bne.n	800b960 <HAL_ADC_ConfigChannel+0x1cc>
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2b12      	cmp	r3, #18
 800b952:	d105      	bne.n	800b960 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a19      	ldr	r2, [pc, #100]	; (800b9cc <HAL_ADC_ConfigChannel+0x238>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d123      	bne.n	800b9b2 <HAL_ADC_ConfigChannel+0x21e>
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	2b10      	cmp	r3, #16
 800b970:	d003      	beq.n	800b97a <HAL_ADC_ConfigChannel+0x1e6>
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	2b11      	cmp	r3, #17
 800b978:	d11b      	bne.n	800b9b2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	685b      	ldr	r3, [r3, #4]
 800b97e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800b986:	683b      	ldr	r3, [r7, #0]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	2b10      	cmp	r3, #16
 800b98c:	d111      	bne.n	800b9b2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800b98e:	4b10      	ldr	r3, [pc, #64]	; (800b9d0 <HAL_ADC_ConfigChannel+0x23c>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a10      	ldr	r2, [pc, #64]	; (800b9d4 <HAL_ADC_ConfigChannel+0x240>)
 800b994:	fba2 2303 	umull	r2, r3, r2, r3
 800b998:	0c9a      	lsrs	r2, r3, #18
 800b99a:	4613      	mov	r3, r2
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	4413      	add	r3, r2
 800b9a0:	005b      	lsls	r3, r3, #1
 800b9a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800b9a4:	e002      	b.n	800b9ac <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d1f9      	bne.n	800b9a6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr
 800b9c8:	40012300 	.word	0x40012300
 800b9cc:	40012000 	.word	0x40012000
 800b9d0:	2000000c 	.word	0x2000000c
 800b9d4:	431bde83 	.word	0x431bde83

0800b9d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800b9d8:	b480      	push	{r7}
 800b9da:	b085      	sub	sp, #20
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800b9e0:	4b79      	ldr	r3, [pc, #484]	; (800bbc8 <ADC_Init+0x1f0>)
 800b9e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	685b      	ldr	r3, [r3, #4]
 800b9e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	685a      	ldr	r2, [r3, #4]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	685b      	ldr	r3, [r3, #4]
 800b9f8:	431a      	orrs	r2, r3
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	685a      	ldr	r2, [r3, #4]
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ba0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	6859      	ldr	r1, [r3, #4]
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	021a      	lsls	r2, r3, #8
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	430a      	orrs	r2, r1
 800ba20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	685a      	ldr	r2, [r3, #4]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800ba30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	6859      	ldr	r1, [r3, #4]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	689a      	ldr	r2, [r3, #8]
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	430a      	orrs	r2, r1
 800ba42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	689a      	ldr	r2, [r3, #8]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ba52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	6899      	ldr	r1, [r3, #8]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	68da      	ldr	r2, [r3, #12]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	430a      	orrs	r2, r1
 800ba64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba6a:	4a58      	ldr	r2, [pc, #352]	; (800bbcc <ADC_Init+0x1f4>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d022      	beq.n	800bab6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	689a      	ldr	r2, [r3, #8]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ba7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	6899      	ldr	r1, [r3, #8]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	430a      	orrs	r2, r1
 800ba90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	689a      	ldr	r2, [r3, #8]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800baa0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	6899      	ldr	r1, [r3, #8]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	430a      	orrs	r2, r1
 800bab2:	609a      	str	r2, [r3, #8]
 800bab4:	e00f      	b.n	800bad6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	689a      	ldr	r2, [r3, #8]
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bac4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800bad4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	689a      	ldr	r2, [r3, #8]
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f022 0202 	bic.w	r2, r2, #2
 800bae4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	6899      	ldr	r1, [r3, #8]
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	7e1b      	ldrb	r3, [r3, #24]
 800baf0:	005a      	lsls	r2, r3, #1
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	430a      	orrs	r2, r1
 800baf8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d01b      	beq.n	800bb3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	685a      	ldr	r2, [r3, #4]
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bb12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	685a      	ldr	r2, [r3, #4]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800bb22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	6859      	ldr	r1, [r3, #4]
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb2e:	3b01      	subs	r3, #1
 800bb30:	035a      	lsls	r2, r3, #13
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	430a      	orrs	r2, r1
 800bb38:	605a      	str	r2, [r3, #4]
 800bb3a:	e007      	b.n	800bb4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685a      	ldr	r2, [r3, #4]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bb4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800bb5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	69db      	ldr	r3, [r3, #28]
 800bb66:	3b01      	subs	r3, #1
 800bb68:	051a      	lsls	r2, r3, #20
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	430a      	orrs	r2, r1
 800bb70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	689a      	ldr	r2, [r3, #8]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800bb80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	6899      	ldr	r1, [r3, #8]
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bb8e:	025a      	lsls	r2, r3, #9
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	430a      	orrs	r2, r1
 800bb96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	689a      	ldr	r2, [r3, #8]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bba6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	6899      	ldr	r1, [r3, #8]
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	695b      	ldr	r3, [r3, #20]
 800bbb2:	029a      	lsls	r2, r3, #10
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	430a      	orrs	r2, r1
 800bbba:	609a      	str	r2, [r3, #8]
}
 800bbbc:	bf00      	nop
 800bbbe:	3714      	adds	r7, #20
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr
 800bbc8:	40012300 	.word	0x40012300
 800bbcc:	0f000001 	.word	0x0f000001

0800bbd0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b084      	sub	sp, #16
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbdc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d13c      	bne.n	800bc64 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	689b      	ldr	r3, [r3, #8]
 800bbfc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d12b      	bne.n	800bc5c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d127      	bne.n	800bc5c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d006      	beq.n	800bc28 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d119      	bne.n	800bc5c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	685a      	ldr	r2, [r3, #4]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	f022 0220 	bic.w	r2, r2, #32
 800bc36:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d105      	bne.n	800bc5c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc54:	f043 0201 	orr.w	r2, r3, #1
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800bc5c:	68f8      	ldr	r0, [r7, #12]
 800bc5e:	f7fd ff8f 	bl	8009b80 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800bc62:	e00e      	b.n	800bc82 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc68:	f003 0310 	and.w	r3, r3, #16
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d003      	beq.n	800bc78 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800bc70:	68f8      	ldr	r0, [r7, #12]
 800bc72:	f7ff fd85 	bl	800b780 <HAL_ADC_ErrorCallback>
}
 800bc76:	e004      	b.n	800bc82 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc7e:	6878      	ldr	r0, [r7, #4]
 800bc80:	4798      	blx	r3
}
 800bc82:	bf00      	nop
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b084      	sub	sp, #16
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc96:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800bc98:	68f8      	ldr	r0, [r7, #12]
 800bc9a:	f7ff fd67 	bl	800b76c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800bc9e:	bf00      	nop
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}

0800bca6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b084      	sub	sp, #16
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	2240      	movs	r2, #64	; 0x40
 800bcb8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcbe:	f043 0204 	orr.w	r2, r3, #4
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800bcc6:	68f8      	ldr	r0, [r7, #12]
 800bcc8:	f7ff fd5a 	bl	800b780 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800bccc:	bf00      	nop
 800bcce:	3710      	adds	r7, #16
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	b085      	sub	sp, #20
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f003 0307 	and.w	r3, r3, #7
 800bce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bce4:	4b0c      	ldr	r3, [pc, #48]	; (800bd18 <__NVIC_SetPriorityGrouping+0x44>)
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bcea:	68ba      	ldr	r2, [r7, #8]
 800bcec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800bcf0:	4013      	ands	r3, r2
 800bcf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800bcfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800bd00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bd06:	4a04      	ldr	r2, [pc, #16]	; (800bd18 <__NVIC_SetPriorityGrouping+0x44>)
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	60d3      	str	r3, [r2, #12]
}
 800bd0c:	bf00      	nop
 800bd0e:	3714      	adds	r7, #20
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr
 800bd18:	e000ed00 	.word	0xe000ed00

0800bd1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bd20:	4b04      	ldr	r3, [pc, #16]	; (800bd34 <__NVIC_GetPriorityGrouping+0x18>)
 800bd22:	68db      	ldr	r3, [r3, #12]
 800bd24:	0a1b      	lsrs	r3, r3, #8
 800bd26:	f003 0307 	and.w	r3, r3, #7
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr
 800bd34:	e000ed00 	.word	0xe000ed00

0800bd38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bd38:	b480      	push	{r7}
 800bd3a:	b083      	sub	sp, #12
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	4603      	mov	r3, r0
 800bd40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bd42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	db0b      	blt.n	800bd62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bd4a:	79fb      	ldrb	r3, [r7, #7]
 800bd4c:	f003 021f 	and.w	r2, r3, #31
 800bd50:	4907      	ldr	r1, [pc, #28]	; (800bd70 <__NVIC_EnableIRQ+0x38>)
 800bd52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd56:	095b      	lsrs	r3, r3, #5
 800bd58:	2001      	movs	r0, #1
 800bd5a:	fa00 f202 	lsl.w	r2, r0, r2
 800bd5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800bd62:	bf00      	nop
 800bd64:	370c      	adds	r7, #12
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	e000e100 	.word	0xe000e100

0800bd74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	6039      	str	r1, [r7, #0]
 800bd7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bd80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	db0a      	blt.n	800bd9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	b2da      	uxtb	r2, r3
 800bd8c:	490c      	ldr	r1, [pc, #48]	; (800bdc0 <__NVIC_SetPriority+0x4c>)
 800bd8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bd92:	0112      	lsls	r2, r2, #4
 800bd94:	b2d2      	uxtb	r2, r2
 800bd96:	440b      	add	r3, r1
 800bd98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800bd9c:	e00a      	b.n	800bdb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	b2da      	uxtb	r2, r3
 800bda2:	4908      	ldr	r1, [pc, #32]	; (800bdc4 <__NVIC_SetPriority+0x50>)
 800bda4:	79fb      	ldrb	r3, [r7, #7]
 800bda6:	f003 030f 	and.w	r3, r3, #15
 800bdaa:	3b04      	subs	r3, #4
 800bdac:	0112      	lsls	r2, r2, #4
 800bdae:	b2d2      	uxtb	r2, r2
 800bdb0:	440b      	add	r3, r1
 800bdb2:	761a      	strb	r2, [r3, #24]
}
 800bdb4:	bf00      	nop
 800bdb6:	370c      	adds	r7, #12
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr
 800bdc0:	e000e100 	.word	0xe000e100
 800bdc4:	e000ed00 	.word	0xe000ed00

0800bdc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b089      	sub	sp, #36	; 0x24
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f003 0307 	and.w	r3, r3, #7
 800bdda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800bddc:	69fb      	ldr	r3, [r7, #28]
 800bdde:	f1c3 0307 	rsb	r3, r3, #7
 800bde2:	2b04      	cmp	r3, #4
 800bde4:	bf28      	it	cs
 800bde6:	2304      	movcs	r3, #4
 800bde8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800bdea:	69fb      	ldr	r3, [r7, #28]
 800bdec:	3304      	adds	r3, #4
 800bdee:	2b06      	cmp	r3, #6
 800bdf0:	d902      	bls.n	800bdf8 <NVIC_EncodePriority+0x30>
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	3b03      	subs	r3, #3
 800bdf6:	e000      	b.n	800bdfa <NVIC_EncodePriority+0x32>
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800bdfc:	f04f 32ff 	mov.w	r2, #4294967295
 800be00:	69bb      	ldr	r3, [r7, #24]
 800be02:	fa02 f303 	lsl.w	r3, r2, r3
 800be06:	43da      	mvns	r2, r3
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	401a      	ands	r2, r3
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800be10:	f04f 31ff 	mov.w	r1, #4294967295
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	fa01 f303 	lsl.w	r3, r1, r3
 800be1a:	43d9      	mvns	r1, r3
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800be20:	4313      	orrs	r3, r2
         );
}
 800be22:	4618      	mov	r0, r3
 800be24:	3724      	adds	r7, #36	; 0x24
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr
	...

0800be30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b082      	sub	sp, #8
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	3b01      	subs	r3, #1
 800be3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800be40:	d301      	bcc.n	800be46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800be42:	2301      	movs	r3, #1
 800be44:	e00f      	b.n	800be66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800be46:	4a0a      	ldr	r2, [pc, #40]	; (800be70 <SysTick_Config+0x40>)
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	3b01      	subs	r3, #1
 800be4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800be4e:	210f      	movs	r1, #15
 800be50:	f04f 30ff 	mov.w	r0, #4294967295
 800be54:	f7ff ff8e 	bl	800bd74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800be58:	4b05      	ldr	r3, [pc, #20]	; (800be70 <SysTick_Config+0x40>)
 800be5a:	2200      	movs	r2, #0
 800be5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800be5e:	4b04      	ldr	r3, [pc, #16]	; (800be70 <SysTick_Config+0x40>)
 800be60:	2207      	movs	r2, #7
 800be62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800be64:	2300      	movs	r3, #0
}
 800be66:	4618      	mov	r0, r3
 800be68:	3708      	adds	r7, #8
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	e000e010 	.word	0xe000e010

0800be74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b082      	sub	sp, #8
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f7ff ff29 	bl	800bcd4 <__NVIC_SetPriorityGrouping>
}
 800be82:	bf00      	nop
 800be84:	3708      	adds	r7, #8
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}

0800be8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800be8a:	b580      	push	{r7, lr}
 800be8c:	b086      	sub	sp, #24
 800be8e:	af00      	add	r7, sp, #0
 800be90:	4603      	mov	r3, r0
 800be92:	60b9      	str	r1, [r7, #8]
 800be94:	607a      	str	r2, [r7, #4]
 800be96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800be98:	2300      	movs	r3, #0
 800be9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800be9c:	f7ff ff3e 	bl	800bd1c <__NVIC_GetPriorityGrouping>
 800bea0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800bea2:	687a      	ldr	r2, [r7, #4]
 800bea4:	68b9      	ldr	r1, [r7, #8]
 800bea6:	6978      	ldr	r0, [r7, #20]
 800bea8:	f7ff ff8e 	bl	800bdc8 <NVIC_EncodePriority>
 800beac:	4602      	mov	r2, r0
 800beae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800beb2:	4611      	mov	r1, r2
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7ff ff5d 	bl	800bd74 <__NVIC_SetPriority>
}
 800beba:	bf00      	nop
 800bebc:	3718      	adds	r7, #24
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}

0800bec2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bec2:	b580      	push	{r7, lr}
 800bec4:	b082      	sub	sp, #8
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	4603      	mov	r3, r0
 800beca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800becc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7ff ff31 	bl	800bd38 <__NVIC_EnableIRQ>
}
 800bed6:	bf00      	nop
 800bed8:	3708      	adds	r7, #8
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b082      	sub	sp, #8
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f7ff ffa2 	bl	800be30 <SysTick_Config>
 800beec:	4603      	mov	r3, r0
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3708      	adds	r7, #8
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
	...

0800bef8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b086      	sub	sp, #24
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800bf00:	2300      	movs	r3, #0
 800bf02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800bf04:	f7ff face 	bl	800b4a4 <HAL_GetTick>
 800bf08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d101      	bne.n	800bf14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	e099      	b.n	800c048 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2200      	movs	r2, #0
 800bf18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2202      	movs	r2, #2
 800bf20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	681a      	ldr	r2, [r3, #0]
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f022 0201 	bic.w	r2, r2, #1
 800bf32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bf34:	e00f      	b.n	800bf56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800bf36:	f7ff fab5 	bl	800b4a4 <HAL_GetTick>
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	1ad3      	subs	r3, r2, r3
 800bf40:	2b05      	cmp	r3, #5
 800bf42:	d908      	bls.n	800bf56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2220      	movs	r2, #32
 800bf48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2203      	movs	r2, #3
 800bf4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800bf52:	2303      	movs	r3, #3
 800bf54:	e078      	b.n	800c048 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f003 0301 	and.w	r3, r3, #1
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1e8      	bne.n	800bf36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800bf6c:	697a      	ldr	r2, [r7, #20]
 800bf6e:	4b38      	ldr	r3, [pc, #224]	; (800c050 <HAL_DMA_Init+0x158>)
 800bf70:	4013      	ands	r3, r2
 800bf72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	685a      	ldr	r2, [r3, #4]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bf82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	691b      	ldr	r3, [r3, #16]
 800bf88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800bf8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	699b      	ldr	r3, [r3, #24]
 800bf94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800bf9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6a1b      	ldr	r3, [r3, #32]
 800bfa0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800bfa2:	697a      	ldr	r2, [r7, #20]
 800bfa4:	4313      	orrs	r3, r2
 800bfa6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfac:	2b04      	cmp	r3, #4
 800bfae:	d107      	bne.n	800bfc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	697a      	ldr	r2, [r7, #20]
 800bfbc:	4313      	orrs	r3, r2
 800bfbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	697a      	ldr	r2, [r7, #20]
 800bfc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	695b      	ldr	r3, [r3, #20]
 800bfce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	f023 0307 	bic.w	r3, r3, #7
 800bfd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfdc:	697a      	ldr	r2, [r7, #20]
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfe6:	2b04      	cmp	r3, #4
 800bfe8:	d117      	bne.n	800c01a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfee:	697a      	ldr	r2, [r7, #20]
 800bff0:	4313      	orrs	r3, r2
 800bff2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d00e      	beq.n	800c01a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 fa91 	bl	800c524 <DMA_CheckFifoParam>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d008      	beq.n	800c01a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2240      	movs	r2, #64	; 0x40
 800c00c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	2201      	movs	r2, #1
 800c012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800c016:	2301      	movs	r3, #1
 800c018:	e016      	b.n	800c048 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	697a      	ldr	r2, [r7, #20]
 800c020:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fa48 	bl	800c4b8 <DMA_CalcBaseAndBitshift>
 800c028:	4603      	mov	r3, r0
 800c02a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c030:	223f      	movs	r2, #63	; 0x3f
 800c032:	409a      	lsls	r2, r3
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2201      	movs	r2, #1
 800c042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c046:	2300      	movs	r3, #0
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3718      	adds	r7, #24
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}
 800c050:	f010803f 	.word	0xf010803f

0800c054 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b086      	sub	sp, #24
 800c058:	af00      	add	r7, sp, #0
 800c05a:	60f8      	str	r0, [r7, #12]
 800c05c:	60b9      	str	r1, [r7, #8]
 800c05e:	607a      	str	r2, [r7, #4]
 800c060:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c062:	2300      	movs	r3, #0
 800c064:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c06a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c072:	2b01      	cmp	r3, #1
 800c074:	d101      	bne.n	800c07a <HAL_DMA_Start_IT+0x26>
 800c076:	2302      	movs	r3, #2
 800c078:	e040      	b.n	800c0fc <HAL_DMA_Start_IT+0xa8>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c088:	b2db      	uxtb	r3, r3
 800c08a:	2b01      	cmp	r3, #1
 800c08c:	d12f      	bne.n	800c0ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	2202      	movs	r2, #2
 800c092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2200      	movs	r2, #0
 800c09a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	68b9      	ldr	r1, [r7, #8]
 800c0a2:	68f8      	ldr	r0, [r7, #12]
 800c0a4:	f000 f9da 	bl	800c45c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c0ac:	223f      	movs	r2, #63	; 0x3f
 800c0ae:	409a      	lsls	r2, r3
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f042 0216 	orr.w	r2, r2, #22
 800c0c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d007      	beq.n	800c0dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	681a      	ldr	r2, [r3, #0]
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f042 0208 	orr.w	r2, r2, #8
 800c0da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	681a      	ldr	r2, [r3, #0]
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f042 0201 	orr.w	r2, r2, #1
 800c0ea:	601a      	str	r2, [r3, #0]
 800c0ec:	e005      	b.n	800c0fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800c0f6:	2302      	movs	r3, #2
 800c0f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800c0fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	3718      	adds	r7, #24
 800c100:	46bd      	mov	sp, r7
 800c102:	bd80      	pop	{r7, pc}

0800c104 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800c104:	b480      	push	{r7}
 800c106:	b083      	sub	sp, #12
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b02      	cmp	r3, #2
 800c116:	d004      	beq.n	800c122 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2280      	movs	r2, #128	; 0x80
 800c11c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	e00c      	b.n	800c13c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2205      	movs	r2, #5
 800c126:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	681a      	ldr	r2, [r3, #0]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f022 0201 	bic.w	r2, r2, #1
 800c138:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b086      	sub	sp, #24
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800c150:	2300      	movs	r3, #0
 800c152:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800c154:	4b92      	ldr	r3, [pc, #584]	; (800c3a0 <HAL_DMA_IRQHandler+0x258>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a92      	ldr	r2, [pc, #584]	; (800c3a4 <HAL_DMA_IRQHandler+0x25c>)
 800c15a:	fba2 2303 	umull	r2, r3, r2, r3
 800c15e:	0a9b      	lsrs	r3, r3, #10
 800c160:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c166:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c172:	2208      	movs	r2, #8
 800c174:	409a      	lsls	r2, r3
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	4013      	ands	r3, r2
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d01a      	beq.n	800c1b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	f003 0304 	and.w	r3, r3, #4
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d013      	beq.n	800c1b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f022 0204 	bic.w	r2, r2, #4
 800c19a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1a0:	2208      	movs	r2, #8
 800c1a2:	409a      	lsls	r2, r3
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1ac:	f043 0201 	orr.w	r2, r3, #1
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1b8:	2201      	movs	r2, #1
 800c1ba:	409a      	lsls	r2, r3
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	4013      	ands	r3, r2
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d012      	beq.n	800c1ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	695b      	ldr	r3, [r3, #20]
 800c1ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00b      	beq.n	800c1ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	409a      	lsls	r2, r3
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1e2:	f043 0202 	orr.w	r2, r3, #2
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1ee:	2204      	movs	r2, #4
 800c1f0:	409a      	lsls	r2, r3
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	4013      	ands	r3, r2
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d012      	beq.n	800c220 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f003 0302 	and.w	r3, r3, #2
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00b      	beq.n	800c220 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c20c:	2204      	movs	r2, #4
 800c20e:	409a      	lsls	r2, r3
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c218:	f043 0204 	orr.w	r2, r3, #4
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c224:	2210      	movs	r2, #16
 800c226:	409a      	lsls	r2, r3
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	4013      	ands	r3, r2
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d043      	beq.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f003 0308 	and.w	r3, r3, #8
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d03c      	beq.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c242:	2210      	movs	r2, #16
 800c244:	409a      	lsls	r2, r3
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d018      	beq.n	800c28a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c262:	2b00      	cmp	r3, #0
 800c264:	d108      	bne.n	800c278 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d024      	beq.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	4798      	blx	r3
 800c276:	e01f      	b.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d01b      	beq.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	4798      	blx	r3
 800c288:	e016      	b.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c294:	2b00      	cmp	r3, #0
 800c296:	d107      	bne.n	800c2a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	681a      	ldr	r2, [r3, #0]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f022 0208 	bic.w	r2, r2, #8
 800c2a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d003      	beq.n	800c2b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2bc:	2220      	movs	r2, #32
 800c2be:	409a      	lsls	r2, r3
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	4013      	ands	r3, r2
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f000 808e 	beq.w	800c3e6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	f003 0310 	and.w	r3, r3, #16
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	f000 8086 	beq.w	800c3e6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c2de:	2220      	movs	r2, #32
 800c2e0:	409a      	lsls	r2, r3
 800c2e2:	693b      	ldr	r3, [r7, #16]
 800c2e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c2ec:	b2db      	uxtb	r3, r3
 800c2ee:	2b05      	cmp	r3, #5
 800c2f0:	d136      	bne.n	800c360 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	f022 0216 	bic.w	r2, r2, #22
 800c300:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	695a      	ldr	r2, [r3, #20]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c310:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c316:	2b00      	cmp	r3, #0
 800c318:	d103      	bne.n	800c322 <HAL_DMA_IRQHandler+0x1da>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d007      	beq.n	800c332 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f022 0208 	bic.w	r2, r2, #8
 800c330:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c336:	223f      	movs	r2, #63	; 0x3f
 800c338:	409a      	lsls	r2, r3
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2200      	movs	r2, #0
 800c342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c352:	2b00      	cmp	r3, #0
 800c354:	d07d      	beq.n	800c452 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	4798      	blx	r3
        }
        return;
 800c35e:	e078      	b.n	800c452 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d01c      	beq.n	800c3a8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d108      	bne.n	800c38e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c380:	2b00      	cmp	r3, #0
 800c382:	d030      	beq.n	800c3e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	4798      	blx	r3
 800c38c:	e02b      	b.n	800c3e6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c392:	2b00      	cmp	r3, #0
 800c394:	d027      	beq.n	800c3e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	4798      	blx	r3
 800c39e:	e022      	b.n	800c3e6 <HAL_DMA_IRQHandler+0x29e>
 800c3a0:	2000000c 	.word	0x2000000c
 800c3a4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d10f      	bne.n	800c3d6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f022 0210 	bic.w	r2, r2, #16
 800c3c4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2201      	movs	r2, #1
 800c3d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d003      	beq.n	800c3e6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d032      	beq.n	800c454 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3f2:	f003 0301 	and.w	r3, r3, #1
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d022      	beq.n	800c440 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2205      	movs	r2, #5
 800c3fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	681a      	ldr	r2, [r3, #0]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f022 0201 	bic.w	r2, r2, #1
 800c410:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	3301      	adds	r3, #1
 800c416:	60bb      	str	r3, [r7, #8]
 800c418:	697a      	ldr	r2, [r7, #20]
 800c41a:	429a      	cmp	r2, r3
 800c41c:	d307      	bcc.n	800c42e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f003 0301 	and.w	r3, r3, #1
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d1f2      	bne.n	800c412 <HAL_DMA_IRQHandler+0x2ca>
 800c42c:	e000      	b.n	800c430 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800c42e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2200      	movs	r2, #0
 800c434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2201      	movs	r2, #1
 800c43c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c444:	2b00      	cmp	r3, #0
 800c446:	d005      	beq.n	800c454 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	4798      	blx	r3
 800c450:	e000      	b.n	800c454 <HAL_DMA_IRQHandler+0x30c>
        return;
 800c452:	bf00      	nop
    }
  }
}
 800c454:	3718      	adds	r7, #24
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop

0800c45c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b085      	sub	sp, #20
 800c460:	af00      	add	r7, sp, #0
 800c462:	60f8      	str	r0, [r7, #12]
 800c464:	60b9      	str	r1, [r7, #8]
 800c466:	607a      	str	r2, [r7, #4]
 800c468:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	681a      	ldr	r2, [r3, #0]
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c478:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	683a      	ldr	r2, [r7, #0]
 800c480:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	689b      	ldr	r3, [r3, #8]
 800c486:	2b40      	cmp	r3, #64	; 0x40
 800c488:	d108      	bne.n	800c49c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	68ba      	ldr	r2, [r7, #8]
 800c498:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800c49a:	e007      	b.n	800c4ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	68ba      	ldr	r2, [r7, #8]
 800c4a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	60da      	str	r2, [r3, #12]
}
 800c4ac:	bf00      	nop
 800c4ae:	3714      	adds	r7, #20
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	b2db      	uxtb	r3, r3
 800c4c6:	3b10      	subs	r3, #16
 800c4c8:	4a14      	ldr	r2, [pc, #80]	; (800c51c <DMA_CalcBaseAndBitshift+0x64>)
 800c4ca:	fba2 2303 	umull	r2, r3, r2, r3
 800c4ce:	091b      	lsrs	r3, r3, #4
 800c4d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800c4d2:	4a13      	ldr	r2, [pc, #76]	; (800c520 <DMA_CalcBaseAndBitshift+0x68>)
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	4413      	add	r3, r2
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	461a      	mov	r2, r3
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2b03      	cmp	r3, #3
 800c4e4:	d909      	bls.n	800c4fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c4ee:	f023 0303 	bic.w	r3, r3, #3
 800c4f2:	1d1a      	adds	r2, r3, #4
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	659a      	str	r2, [r3, #88]	; 0x58
 800c4f8:	e007      	b.n	800c50a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800c502:	f023 0303 	bic.w	r3, r3, #3
 800c506:	687a      	ldr	r2, [r7, #4]
 800c508:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800c50e:	4618      	mov	r0, r3
 800c510:	3714      	adds	r7, #20
 800c512:	46bd      	mov	sp, r7
 800c514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c518:	4770      	bx	lr
 800c51a:	bf00      	nop
 800c51c:	aaaaaaab 	.word	0xaaaaaaab
 800c520:	08014640 	.word	0x08014640

0800c524 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800c524:	b480      	push	{r7}
 800c526:	b085      	sub	sp, #20
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c52c:	2300      	movs	r3, #0
 800c52e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c534:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	699b      	ldr	r3, [r3, #24]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d11f      	bne.n	800c57e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800c53e:	68bb      	ldr	r3, [r7, #8]
 800c540:	2b03      	cmp	r3, #3
 800c542:	d855      	bhi.n	800c5f0 <DMA_CheckFifoParam+0xcc>
 800c544:	a201      	add	r2, pc, #4	; (adr r2, 800c54c <DMA_CheckFifoParam+0x28>)
 800c546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c54a:	bf00      	nop
 800c54c:	0800c55d 	.word	0x0800c55d
 800c550:	0800c56f 	.word	0x0800c56f
 800c554:	0800c55d 	.word	0x0800c55d
 800c558:	0800c5f1 	.word	0x0800c5f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c560:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c564:	2b00      	cmp	r3, #0
 800c566:	d045      	beq.n	800c5f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800c568:	2301      	movs	r3, #1
 800c56a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c56c:	e042      	b.n	800c5f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c572:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c576:	d13f      	bne.n	800c5f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800c578:	2301      	movs	r3, #1
 800c57a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c57c:	e03c      	b.n	800c5f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c586:	d121      	bne.n	800c5cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	2b03      	cmp	r3, #3
 800c58c:	d836      	bhi.n	800c5fc <DMA_CheckFifoParam+0xd8>
 800c58e:	a201      	add	r2, pc, #4	; (adr r2, 800c594 <DMA_CheckFifoParam+0x70>)
 800c590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c594:	0800c5a5 	.word	0x0800c5a5
 800c598:	0800c5ab 	.word	0x0800c5ab
 800c59c:	0800c5a5 	.word	0x0800c5a5
 800c5a0:	0800c5bd 	.word	0x0800c5bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	73fb      	strb	r3, [r7, #15]
      break;
 800c5a8:	e02f      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d024      	beq.n	800c600 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c5ba:	e021      	b.n	800c600 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800c5c4:	d11e      	bne.n	800c604 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800c5ca:	e01b      	b.n	800c604 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	2b02      	cmp	r3, #2
 800c5d0:	d902      	bls.n	800c5d8 <DMA_CheckFifoParam+0xb4>
 800c5d2:	2b03      	cmp	r3, #3
 800c5d4:	d003      	beq.n	800c5de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800c5d6:	e018      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	73fb      	strb	r3, [r7, #15]
      break;
 800c5dc:	e015      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d00e      	beq.n	800c608 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ee:	e00b      	b.n	800c608 <DMA_CheckFifoParam+0xe4>
      break;
 800c5f0:	bf00      	nop
 800c5f2:	e00a      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;
 800c5f4:	bf00      	nop
 800c5f6:	e008      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;
 800c5f8:	bf00      	nop
 800c5fa:	e006      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;
 800c5fc:	bf00      	nop
 800c5fe:	e004      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;
 800c600:	bf00      	nop
 800c602:	e002      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;   
 800c604:	bf00      	nop
 800c606:	e000      	b.n	800c60a <DMA_CheckFifoParam+0xe6>
      break;
 800c608:	bf00      	nop
    }
  } 
  
  return status; 
 800c60a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	3714      	adds	r7, #20
 800c610:	46bd      	mov	sp, r7
 800c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c616:	4770      	bx	lr

0800c618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c618:	b480      	push	{r7}
 800c61a:	b089      	sub	sp, #36	; 0x24
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c622:	2300      	movs	r3, #0
 800c624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800c626:	2300      	movs	r3, #0
 800c628:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800c62a:	2300      	movs	r3, #0
 800c62c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c62e:	2300      	movs	r3, #0
 800c630:	61fb      	str	r3, [r7, #28]
 800c632:	e16b      	b.n	800c90c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c634:	2201      	movs	r2, #1
 800c636:	69fb      	ldr	r3, [r7, #28]
 800c638:	fa02 f303 	lsl.w	r3, r2, r3
 800c63c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	697a      	ldr	r2, [r7, #20]
 800c644:	4013      	ands	r3, r2
 800c646:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800c648:	693a      	ldr	r2, [r7, #16]
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	429a      	cmp	r2, r3
 800c64e:	f040 815a 	bne.w	800c906 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	2b01      	cmp	r3, #1
 800c658:	d00b      	beq.n	800c672 <HAL_GPIO_Init+0x5a>
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	685b      	ldr	r3, [r3, #4]
 800c65e:	2b02      	cmp	r3, #2
 800c660:	d007      	beq.n	800c672 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800c666:	2b11      	cmp	r3, #17
 800c668:	d003      	beq.n	800c672 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	2b12      	cmp	r3, #18
 800c670:	d130      	bne.n	800c6d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	689b      	ldr	r3, [r3, #8]
 800c676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	005b      	lsls	r3, r3, #1
 800c67c:	2203      	movs	r2, #3
 800c67e:	fa02 f303 	lsl.w	r3, r2, r3
 800c682:	43db      	mvns	r3, r3
 800c684:	69ba      	ldr	r2, [r7, #24]
 800c686:	4013      	ands	r3, r2
 800c688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	68da      	ldr	r2, [r3, #12]
 800c68e:	69fb      	ldr	r3, [r7, #28]
 800c690:	005b      	lsls	r3, r3, #1
 800c692:	fa02 f303 	lsl.w	r3, r2, r3
 800c696:	69ba      	ldr	r2, [r7, #24]
 800c698:	4313      	orrs	r3, r2
 800c69a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	69ba      	ldr	r2, [r7, #24]
 800c6a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c6a8:	2201      	movs	r2, #1
 800c6aa:	69fb      	ldr	r3, [r7, #28]
 800c6ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c6b0:	43db      	mvns	r3, r3
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	4013      	ands	r3, r2
 800c6b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	091b      	lsrs	r3, r3, #4
 800c6be:	f003 0201 	and.w	r2, r3, #1
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6c8:	69ba      	ldr	r2, [r7, #24]
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	69ba      	ldr	r2, [r7, #24]
 800c6d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	68db      	ldr	r3, [r3, #12]
 800c6d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c6da:	69fb      	ldr	r3, [r7, #28]
 800c6dc:	005b      	lsls	r3, r3, #1
 800c6de:	2203      	movs	r2, #3
 800c6e0:	fa02 f303 	lsl.w	r3, r2, r3
 800c6e4:	43db      	mvns	r3, r3
 800c6e6:	69ba      	ldr	r2, [r7, #24]
 800c6e8:	4013      	ands	r3, r2
 800c6ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	689a      	ldr	r2, [r3, #8]
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	005b      	lsls	r3, r3, #1
 800c6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6f8:	69ba      	ldr	r2, [r7, #24]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	69ba      	ldr	r2, [r7, #24]
 800c702:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	2b02      	cmp	r3, #2
 800c70a:	d003      	beq.n	800c714 <HAL_GPIO_Init+0xfc>
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	685b      	ldr	r3, [r3, #4]
 800c710:	2b12      	cmp	r3, #18
 800c712:	d123      	bne.n	800c75c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c714:	69fb      	ldr	r3, [r7, #28]
 800c716:	08da      	lsrs	r2, r3, #3
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	3208      	adds	r2, #8
 800c71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c720:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c722:	69fb      	ldr	r3, [r7, #28]
 800c724:	f003 0307 	and.w	r3, r3, #7
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	220f      	movs	r2, #15
 800c72c:	fa02 f303 	lsl.w	r3, r2, r3
 800c730:	43db      	mvns	r3, r3
 800c732:	69ba      	ldr	r2, [r7, #24]
 800c734:	4013      	ands	r3, r2
 800c736:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c738:	683b      	ldr	r3, [r7, #0]
 800c73a:	691a      	ldr	r2, [r3, #16]
 800c73c:	69fb      	ldr	r3, [r7, #28]
 800c73e:	f003 0307 	and.w	r3, r3, #7
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	fa02 f303 	lsl.w	r3, r2, r3
 800c748:	69ba      	ldr	r2, [r7, #24]
 800c74a:	4313      	orrs	r3, r2
 800c74c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	08da      	lsrs	r2, r3, #3
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	3208      	adds	r2, #8
 800c756:	69b9      	ldr	r1, [r7, #24]
 800c758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c762:	69fb      	ldr	r3, [r7, #28]
 800c764:	005b      	lsls	r3, r3, #1
 800c766:	2203      	movs	r2, #3
 800c768:	fa02 f303 	lsl.w	r3, r2, r3
 800c76c:	43db      	mvns	r3, r3
 800c76e:	69ba      	ldr	r2, [r7, #24]
 800c770:	4013      	ands	r3, r2
 800c772:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	685b      	ldr	r3, [r3, #4]
 800c778:	f003 0203 	and.w	r2, r3, #3
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	005b      	lsls	r3, r3, #1
 800c780:	fa02 f303 	lsl.w	r3, r2, r3
 800c784:	69ba      	ldr	r2, [r7, #24]
 800c786:	4313      	orrs	r3, r2
 800c788:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	69ba      	ldr	r2, [r7, #24]
 800c78e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	685b      	ldr	r3, [r3, #4]
 800c794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c798:	2b00      	cmp	r3, #0
 800c79a:	f000 80b4 	beq.w	800c906 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c79e:	2300      	movs	r3, #0
 800c7a0:	60fb      	str	r3, [r7, #12]
 800c7a2:	4b5f      	ldr	r3, [pc, #380]	; (800c920 <HAL_GPIO_Init+0x308>)
 800c7a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7a6:	4a5e      	ldr	r2, [pc, #376]	; (800c920 <HAL_GPIO_Init+0x308>)
 800c7a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c7ac:	6453      	str	r3, [r2, #68]	; 0x44
 800c7ae:	4b5c      	ldr	r3, [pc, #368]	; (800c920 <HAL_GPIO_Init+0x308>)
 800c7b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c7b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c7b6:	60fb      	str	r3, [r7, #12]
 800c7b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c7ba:	4a5a      	ldr	r2, [pc, #360]	; (800c924 <HAL_GPIO_Init+0x30c>)
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	089b      	lsrs	r3, r3, #2
 800c7c0:	3302      	adds	r3, #2
 800c7c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c7c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	f003 0303 	and.w	r3, r3, #3
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	220f      	movs	r2, #15
 800c7d2:	fa02 f303 	lsl.w	r3, r2, r3
 800c7d6:	43db      	mvns	r3, r3
 800c7d8:	69ba      	ldr	r2, [r7, #24]
 800c7da:	4013      	ands	r3, r2
 800c7dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	4a51      	ldr	r2, [pc, #324]	; (800c928 <HAL_GPIO_Init+0x310>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d02b      	beq.n	800c83e <HAL_GPIO_Init+0x226>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	4a50      	ldr	r2, [pc, #320]	; (800c92c <HAL_GPIO_Init+0x314>)
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d025      	beq.n	800c83a <HAL_GPIO_Init+0x222>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	4a4f      	ldr	r2, [pc, #316]	; (800c930 <HAL_GPIO_Init+0x318>)
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d01f      	beq.n	800c836 <HAL_GPIO_Init+0x21e>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	4a4e      	ldr	r2, [pc, #312]	; (800c934 <HAL_GPIO_Init+0x31c>)
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d019      	beq.n	800c832 <HAL_GPIO_Init+0x21a>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	4a4d      	ldr	r2, [pc, #308]	; (800c938 <HAL_GPIO_Init+0x320>)
 800c802:	4293      	cmp	r3, r2
 800c804:	d013      	beq.n	800c82e <HAL_GPIO_Init+0x216>
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	4a4c      	ldr	r2, [pc, #304]	; (800c93c <HAL_GPIO_Init+0x324>)
 800c80a:	4293      	cmp	r3, r2
 800c80c:	d00d      	beq.n	800c82a <HAL_GPIO_Init+0x212>
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	4a4b      	ldr	r2, [pc, #300]	; (800c940 <HAL_GPIO_Init+0x328>)
 800c812:	4293      	cmp	r3, r2
 800c814:	d007      	beq.n	800c826 <HAL_GPIO_Init+0x20e>
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	4a4a      	ldr	r2, [pc, #296]	; (800c944 <HAL_GPIO_Init+0x32c>)
 800c81a:	4293      	cmp	r3, r2
 800c81c:	d101      	bne.n	800c822 <HAL_GPIO_Init+0x20a>
 800c81e:	2307      	movs	r3, #7
 800c820:	e00e      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c822:	2308      	movs	r3, #8
 800c824:	e00c      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c826:	2306      	movs	r3, #6
 800c828:	e00a      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c82a:	2305      	movs	r3, #5
 800c82c:	e008      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c82e:	2304      	movs	r3, #4
 800c830:	e006      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c832:	2303      	movs	r3, #3
 800c834:	e004      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c836:	2302      	movs	r3, #2
 800c838:	e002      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c83a:	2301      	movs	r3, #1
 800c83c:	e000      	b.n	800c840 <HAL_GPIO_Init+0x228>
 800c83e:	2300      	movs	r3, #0
 800c840:	69fa      	ldr	r2, [r7, #28]
 800c842:	f002 0203 	and.w	r2, r2, #3
 800c846:	0092      	lsls	r2, r2, #2
 800c848:	4093      	lsls	r3, r2
 800c84a:	69ba      	ldr	r2, [r7, #24]
 800c84c:	4313      	orrs	r3, r2
 800c84e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c850:	4934      	ldr	r1, [pc, #208]	; (800c924 <HAL_GPIO_Init+0x30c>)
 800c852:	69fb      	ldr	r3, [r7, #28]
 800c854:	089b      	lsrs	r3, r3, #2
 800c856:	3302      	adds	r3, #2
 800c858:	69ba      	ldr	r2, [r7, #24]
 800c85a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c85e:	4b3a      	ldr	r3, [pc, #232]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	43db      	mvns	r3, r3
 800c868:	69ba      	ldr	r2, [r7, #24]
 800c86a:	4013      	ands	r3, r2
 800c86c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	685b      	ldr	r3, [r3, #4]
 800c872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c876:	2b00      	cmp	r3, #0
 800c878:	d003      	beq.n	800c882 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800c87a:	69ba      	ldr	r2, [r7, #24]
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	4313      	orrs	r3, r2
 800c880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c882:	4a31      	ldr	r2, [pc, #196]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c884:	69bb      	ldr	r3, [r7, #24]
 800c886:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c888:	4b2f      	ldr	r3, [pc, #188]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c88a:	685b      	ldr	r3, [r3, #4]
 800c88c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	43db      	mvns	r3, r3
 800c892:	69ba      	ldr	r2, [r7, #24]
 800c894:	4013      	ands	r3, r2
 800c896:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	685b      	ldr	r3, [r3, #4]
 800c89c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d003      	beq.n	800c8ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800c8a4:	69ba      	ldr	r2, [r7, #24]
 800c8a6:	693b      	ldr	r3, [r7, #16]
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c8ac:	4a26      	ldr	r2, [pc, #152]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c8ae:	69bb      	ldr	r3, [r7, #24]
 800c8b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c8b2:	4b25      	ldr	r3, [pc, #148]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c8b8:	693b      	ldr	r3, [r7, #16]
 800c8ba:	43db      	mvns	r3, r3
 800c8bc:	69ba      	ldr	r2, [r7, #24]
 800c8be:	4013      	ands	r3, r2
 800c8c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c8c2:	683b      	ldr	r3, [r7, #0]
 800c8c4:	685b      	ldr	r3, [r3, #4]
 800c8c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d003      	beq.n	800c8d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800c8ce:	69ba      	ldr	r2, [r7, #24]
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c8d6:	4a1c      	ldr	r2, [pc, #112]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c8dc:	4b1a      	ldr	r3, [pc, #104]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c8de:	68db      	ldr	r3, [r3, #12]
 800c8e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	43db      	mvns	r3, r3
 800c8e6:	69ba      	ldr	r2, [r7, #24]
 800c8e8:	4013      	ands	r3, r2
 800c8ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c8ec:	683b      	ldr	r3, [r7, #0]
 800c8ee:	685b      	ldr	r3, [r3, #4]
 800c8f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d003      	beq.n	800c900 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800c8f8:	69ba      	ldr	r2, [r7, #24]
 800c8fa:	693b      	ldr	r3, [r7, #16]
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c900:	4a11      	ldr	r2, [pc, #68]	; (800c948 <HAL_GPIO_Init+0x330>)
 800c902:	69bb      	ldr	r3, [r7, #24]
 800c904:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c906:	69fb      	ldr	r3, [r7, #28]
 800c908:	3301      	adds	r3, #1
 800c90a:	61fb      	str	r3, [r7, #28]
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	2b0f      	cmp	r3, #15
 800c910:	f67f ae90 	bls.w	800c634 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c914:	bf00      	nop
 800c916:	3724      	adds	r7, #36	; 0x24
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr
 800c920:	40023800 	.word	0x40023800
 800c924:	40013800 	.word	0x40013800
 800c928:	40020000 	.word	0x40020000
 800c92c:	40020400 	.word	0x40020400
 800c930:	40020800 	.word	0x40020800
 800c934:	40020c00 	.word	0x40020c00
 800c938:	40021000 	.word	0x40021000
 800c93c:	40021400 	.word	0x40021400
 800c940:	40021800 	.word	0x40021800
 800c944:	40021c00 	.word	0x40021c00
 800c948:	40013c00 	.word	0x40013c00

0800c94c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b085      	sub	sp, #20
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
 800c954:	460b      	mov	r3, r1
 800c956:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	691a      	ldr	r2, [r3, #16]
 800c95c:	887b      	ldrh	r3, [r7, #2]
 800c95e:	4013      	ands	r3, r2
 800c960:	2b00      	cmp	r3, #0
 800c962:	d002      	beq.n	800c96a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800c964:	2301      	movs	r3, #1
 800c966:	73fb      	strb	r3, [r7, #15]
 800c968:	e001      	b.n	800c96e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800c96a:	2300      	movs	r3, #0
 800c96c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800c96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3714      	adds	r7, #20
 800c974:	46bd      	mov	sp, r7
 800c976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97a:	4770      	bx	lr

0800c97c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c97c:	b480      	push	{r7}
 800c97e:	b083      	sub	sp, #12
 800c980:	af00      	add	r7, sp, #0
 800c982:	6078      	str	r0, [r7, #4]
 800c984:	460b      	mov	r3, r1
 800c986:	807b      	strh	r3, [r7, #2]
 800c988:	4613      	mov	r3, r2
 800c98a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c98c:	787b      	ldrb	r3, [r7, #1]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d003      	beq.n	800c99a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c992:	887a      	ldrh	r2, [r7, #2]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c998:	e003      	b.n	800c9a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c99a:	887b      	ldrh	r3, [r7, #2]
 800c99c:	041a      	lsls	r2, r3, #16
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	619a      	str	r2, [r3, #24]
}
 800c9a2:	bf00      	nop
 800c9a4:	370c      	adds	r7, #12
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr
	...

0800c9b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d101      	bne.n	800c9c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c9be:	2301      	movs	r3, #1
 800c9c0:	e11f      	b.n	800cc02 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9c8:	b2db      	uxtb	r3, r3
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d106      	bne.n	800c9dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c9d6:	6878      	ldr	r0, [r7, #4]
 800c9d8:	f7fe f9b2 	bl	800ad40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2224      	movs	r2, #36	; 0x24
 800c9e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	681a      	ldr	r2, [r3, #0]
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f022 0201 	bic.w	r2, r2, #1
 800c9f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	681a      	ldr	r2, [r3, #0]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ca02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	681a      	ldr	r2, [r3, #0]
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ca12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800ca14:	f001 f820 	bl	800da58 <HAL_RCC_GetPCLK1Freq>
 800ca18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	4a7b      	ldr	r2, [pc, #492]	; (800cc0c <HAL_I2C_Init+0x25c>)
 800ca20:	4293      	cmp	r3, r2
 800ca22:	d807      	bhi.n	800ca34 <HAL_I2C_Init+0x84>
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	4a7a      	ldr	r2, [pc, #488]	; (800cc10 <HAL_I2C_Init+0x260>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	bf94      	ite	ls
 800ca2c:	2301      	movls	r3, #1
 800ca2e:	2300      	movhi	r3, #0
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	e006      	b.n	800ca42 <HAL_I2C_Init+0x92>
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	4a77      	ldr	r2, [pc, #476]	; (800cc14 <HAL_I2C_Init+0x264>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	bf94      	ite	ls
 800ca3c:	2301      	movls	r3, #1
 800ca3e:	2300      	movhi	r3, #0
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800ca46:	2301      	movs	r3, #1
 800ca48:	e0db      	b.n	800cc02 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	4a72      	ldr	r2, [pc, #456]	; (800cc18 <HAL_I2C_Init+0x268>)
 800ca4e:	fba2 2303 	umull	r2, r3, r2, r3
 800ca52:	0c9b      	lsrs	r3, r3, #18
 800ca54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	685b      	ldr	r3, [r3, #4]
 800ca5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	68ba      	ldr	r2, [r7, #8]
 800ca66:	430a      	orrs	r2, r1
 800ca68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	6a1b      	ldr	r3, [r3, #32]
 800ca70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	685b      	ldr	r3, [r3, #4]
 800ca78:	4a64      	ldr	r2, [pc, #400]	; (800cc0c <HAL_I2C_Init+0x25c>)
 800ca7a:	4293      	cmp	r3, r2
 800ca7c:	d802      	bhi.n	800ca84 <HAL_I2C_Init+0xd4>
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	3301      	adds	r3, #1
 800ca82:	e009      	b.n	800ca98 <HAL_I2C_Init+0xe8>
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800ca8a:	fb02 f303 	mul.w	r3, r2, r3
 800ca8e:	4a63      	ldr	r2, [pc, #396]	; (800cc1c <HAL_I2C_Init+0x26c>)
 800ca90:	fba2 2303 	umull	r2, r3, r2, r3
 800ca94:	099b      	lsrs	r3, r3, #6
 800ca96:	3301      	adds	r3, #1
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	6812      	ldr	r2, [r2, #0]
 800ca9c:	430b      	orrs	r3, r1
 800ca9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	69db      	ldr	r3, [r3, #28]
 800caa6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800caaa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	685b      	ldr	r3, [r3, #4]
 800cab2:	4956      	ldr	r1, [pc, #344]	; (800cc0c <HAL_I2C_Init+0x25c>)
 800cab4:	428b      	cmp	r3, r1
 800cab6:	d80d      	bhi.n	800cad4 <HAL_I2C_Init+0x124>
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	1e59      	subs	r1, r3, #1
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	685b      	ldr	r3, [r3, #4]
 800cac0:	005b      	lsls	r3, r3, #1
 800cac2:	fbb1 f3f3 	udiv	r3, r1, r3
 800cac6:	3301      	adds	r3, #1
 800cac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cacc:	2b04      	cmp	r3, #4
 800cace:	bf38      	it	cc
 800cad0:	2304      	movcc	r3, #4
 800cad2:	e04f      	b.n	800cb74 <HAL_I2C_Init+0x1c4>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	689b      	ldr	r3, [r3, #8]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d111      	bne.n	800cb00 <HAL_I2C_Init+0x150>
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	1e58      	subs	r0, r3, #1
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	6859      	ldr	r1, [r3, #4]
 800cae4:	460b      	mov	r3, r1
 800cae6:	005b      	lsls	r3, r3, #1
 800cae8:	440b      	add	r3, r1
 800caea:	fbb0 f3f3 	udiv	r3, r0, r3
 800caee:	3301      	adds	r3, #1
 800caf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	bf0c      	ite	eq
 800caf8:	2301      	moveq	r3, #1
 800cafa:	2300      	movne	r3, #0
 800cafc:	b2db      	uxtb	r3, r3
 800cafe:	e012      	b.n	800cb26 <HAL_I2C_Init+0x176>
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	1e58      	subs	r0, r3, #1
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	6859      	ldr	r1, [r3, #4]
 800cb08:	460b      	mov	r3, r1
 800cb0a:	009b      	lsls	r3, r3, #2
 800cb0c:	440b      	add	r3, r1
 800cb0e:	0099      	lsls	r1, r3, #2
 800cb10:	440b      	add	r3, r1
 800cb12:	fbb0 f3f3 	udiv	r3, r0, r3
 800cb16:	3301      	adds	r3, #1
 800cb18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	bf0c      	ite	eq
 800cb20:	2301      	moveq	r3, #1
 800cb22:	2300      	movne	r3, #0
 800cb24:	b2db      	uxtb	r3, r3
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d001      	beq.n	800cb2e <HAL_I2C_Init+0x17e>
 800cb2a:	2301      	movs	r3, #1
 800cb2c:	e022      	b.n	800cb74 <HAL_I2C_Init+0x1c4>
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d10e      	bne.n	800cb54 <HAL_I2C_Init+0x1a4>
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	1e58      	subs	r0, r3, #1
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6859      	ldr	r1, [r3, #4]
 800cb3e:	460b      	mov	r3, r1
 800cb40:	005b      	lsls	r3, r3, #1
 800cb42:	440b      	add	r3, r1
 800cb44:	fbb0 f3f3 	udiv	r3, r0, r3
 800cb48:	3301      	adds	r3, #1
 800cb4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cb4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb52:	e00f      	b.n	800cb74 <HAL_I2C_Init+0x1c4>
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	1e58      	subs	r0, r3, #1
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6859      	ldr	r1, [r3, #4]
 800cb5c:	460b      	mov	r3, r1
 800cb5e:	009b      	lsls	r3, r3, #2
 800cb60:	440b      	add	r3, r1
 800cb62:	0099      	lsls	r1, r3, #2
 800cb64:	440b      	add	r3, r1
 800cb66:	fbb0 f3f3 	udiv	r3, r0, r3
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cb70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cb74:	6879      	ldr	r1, [r7, #4]
 800cb76:	6809      	ldr	r1, [r1, #0]
 800cb78:	4313      	orrs	r3, r2
 800cb7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	69da      	ldr	r2, [r3, #28]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	6a1b      	ldr	r3, [r3, #32]
 800cb8e:	431a      	orrs	r2, r3
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	430a      	orrs	r2, r1
 800cb96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	689b      	ldr	r3, [r3, #8]
 800cb9e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800cba2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800cba6:	687a      	ldr	r2, [r7, #4]
 800cba8:	6911      	ldr	r1, [r2, #16]
 800cbaa:	687a      	ldr	r2, [r7, #4]
 800cbac:	68d2      	ldr	r2, [r2, #12]
 800cbae:	4311      	orrs	r1, r2
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	6812      	ldr	r2, [r2, #0]
 800cbb4:	430b      	orrs	r3, r1
 800cbb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	695a      	ldr	r2, [r3, #20]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	699b      	ldr	r3, [r3, #24]
 800cbca:	431a      	orrs	r2, r3
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	430a      	orrs	r2, r1
 800cbd2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	681a      	ldr	r2, [r3, #0]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f042 0201 	orr.w	r2, r2, #1
 800cbe2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2220      	movs	r2, #32
 800cbee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800cc00:	2300      	movs	r3, #0
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	3710      	adds	r7, #16
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
 800cc0a:	bf00      	nop
 800cc0c:	000186a0 	.word	0x000186a0
 800cc10:	001e847f 	.word	0x001e847f
 800cc14:	003d08ff 	.word	0x003d08ff
 800cc18:	431bde83 	.word	0x431bde83
 800cc1c:	10624dd3 	.word	0x10624dd3

0800cc20 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b088      	sub	sp, #32
 800cc24:	af02      	add	r7, sp, #8
 800cc26:	60f8      	str	r0, [r7, #12]
 800cc28:	607a      	str	r2, [r7, #4]
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	817b      	strh	r3, [r7, #10]
 800cc30:	4613      	mov	r3, r2
 800cc32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800cc34:	f7fe fc36 	bl	800b4a4 <HAL_GetTick>
 800cc38:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc40:	b2db      	uxtb	r3, r3
 800cc42:	2b20      	cmp	r3, #32
 800cc44:	f040 80e0 	bne.w	800ce08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	9300      	str	r3, [sp, #0]
 800cc4c:	2319      	movs	r3, #25
 800cc4e:	2201      	movs	r2, #1
 800cc50:	4970      	ldr	r1, [pc, #448]	; (800ce14 <HAL_I2C_Master_Transmit+0x1f4>)
 800cc52:	68f8      	ldr	r0, [r7, #12]
 800cc54:	f000 f964 	bl	800cf20 <I2C_WaitOnFlagUntilTimeout>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d001      	beq.n	800cc62 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800cc5e:	2302      	movs	r3, #2
 800cc60:	e0d3      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d101      	bne.n	800cc70 <HAL_I2C_Master_Transmit+0x50>
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	e0cc      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2201      	movs	r2, #1
 800cc74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	f003 0301 	and.w	r3, r3, #1
 800cc82:	2b01      	cmp	r3, #1
 800cc84:	d007      	beq.n	800cc96 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	681a      	ldr	r2, [r3, #0]
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	f042 0201 	orr.w	r2, r2, #1
 800cc94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	681a      	ldr	r2, [r3, #0]
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800cca4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	2221      	movs	r2, #33	; 0x21
 800ccaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	2210      	movs	r2, #16
 800ccb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	2200      	movs	r2, #0
 800ccba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	687a      	ldr	r2, [r7, #4]
 800ccc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	893a      	ldrh	r2, [r7, #8]
 800ccc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cccc:	b29a      	uxth	r2, r3
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	4a50      	ldr	r2, [pc, #320]	; (800ce18 <HAL_I2C_Master_Transmit+0x1f8>)
 800ccd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800ccd8:	8979      	ldrh	r1, [r7, #10]
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	6a3a      	ldr	r2, [r7, #32]
 800ccde:	68f8      	ldr	r0, [r7, #12]
 800cce0:	f000 f89c 	bl	800ce1c <I2C_MasterRequestWrite>
 800cce4:	4603      	mov	r3, r0
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d001      	beq.n	800ccee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800ccea:	2301      	movs	r3, #1
 800ccec:	e08d      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ccee:	2300      	movs	r3, #0
 800ccf0:	613b      	str	r3, [r7, #16]
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	695b      	ldr	r3, [r3, #20]
 800ccf8:	613b      	str	r3, [r7, #16]
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	699b      	ldr	r3, [r3, #24]
 800cd00:	613b      	str	r3, [r7, #16]
 800cd02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800cd04:	e066      	b.n	800cdd4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cd06:	697a      	ldr	r2, [r7, #20]
 800cd08:	6a39      	ldr	r1, [r7, #32]
 800cd0a:	68f8      	ldr	r0, [r7, #12]
 800cd0c:	f000 f9de 	bl	800d0cc <I2C_WaitOnTXEFlagUntilTimeout>
 800cd10:	4603      	mov	r3, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00d      	beq.n	800cd32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd1a:	2b04      	cmp	r3, #4
 800cd1c:	d107      	bne.n	800cd2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cd2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800cd2e:	2301      	movs	r3, #1
 800cd30:	e06b      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd36:	781a      	ldrb	r2, [r3, #0]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd42:	1c5a      	adds	r2, r3, #1
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	3b01      	subs	r3, #1
 800cd50:	b29a      	uxth	r2, r3
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	b29a      	uxth	r2, r3
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	695b      	ldr	r3, [r3, #20]
 800cd68:	f003 0304 	and.w	r3, r3, #4
 800cd6c:	2b04      	cmp	r3, #4
 800cd6e:	d11b      	bne.n	800cda8 <HAL_I2C_Master_Transmit+0x188>
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d017      	beq.n	800cda8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd7c:	781a      	ldrb	r2, [r3, #0]
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd88:	1c5a      	adds	r2, r3, #1
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd92:	b29b      	uxth	r3, r3
 800cd94:	3b01      	subs	r3, #1
 800cd96:	b29a      	uxth	r2, r3
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cda0:	3b01      	subs	r3, #1
 800cda2:	b29a      	uxth	r2, r3
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cda8:	697a      	ldr	r2, [r7, #20]
 800cdaa:	6a39      	ldr	r1, [r7, #32]
 800cdac:	68f8      	ldr	r0, [r7, #12]
 800cdae:	f000 f9ce 	bl	800d14e <I2C_WaitOnBTFFlagUntilTimeout>
 800cdb2:	4603      	mov	r3, r0
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d00d      	beq.n	800cdd4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d107      	bne.n	800cdd0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e01a      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d194      	bne.n	800cd06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681a      	ldr	r2, [r3, #0]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	2220      	movs	r2, #32
 800cdf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800ce04:	2300      	movs	r3, #0
 800ce06:	e000      	b.n	800ce0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800ce08:	2302      	movs	r3, #2
  }
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3718      	adds	r7, #24
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}
 800ce12:	bf00      	nop
 800ce14:	00100002 	.word	0x00100002
 800ce18:	ffff0000 	.word	0xffff0000

0800ce1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b088      	sub	sp, #32
 800ce20:	af02      	add	r7, sp, #8
 800ce22:	60f8      	str	r0, [r7, #12]
 800ce24:	607a      	str	r2, [r7, #4]
 800ce26:	603b      	str	r3, [r7, #0]
 800ce28:	460b      	mov	r3, r1
 800ce2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	2b08      	cmp	r3, #8
 800ce36:	d006      	beq.n	800ce46 <I2C_MasterRequestWrite+0x2a>
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d003      	beq.n	800ce46 <I2C_MasterRequestWrite+0x2a>
 800ce3e:	697b      	ldr	r3, [r7, #20]
 800ce40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ce44:	d108      	bne.n	800ce58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	681a      	ldr	r2, [r3, #0]
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ce54:	601a      	str	r2, [r3, #0]
 800ce56:	e00b      	b.n	800ce70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce5c:	2b12      	cmp	r3, #18
 800ce5e:	d107      	bne.n	800ce70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ce6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	9300      	str	r3, [sp, #0]
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2200      	movs	r2, #0
 800ce78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ce7c:	68f8      	ldr	r0, [r7, #12]
 800ce7e:	f000 f84f 	bl	800cf20 <I2C_WaitOnFlagUntilTimeout>
 800ce82:	4603      	mov	r3, r0
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d00d      	beq.n	800cea4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce96:	d103      	bne.n	800cea0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ce9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cea0:	2303      	movs	r3, #3
 800cea2:	e035      	b.n	800cf10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	691b      	ldr	r3, [r3, #16]
 800cea8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ceac:	d108      	bne.n	800cec0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ceae:	897b      	ldrh	r3, [r7, #10]
 800ceb0:	b2db      	uxtb	r3, r3
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cebc:	611a      	str	r2, [r3, #16]
 800cebe:	e01b      	b.n	800cef8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800cec0:	897b      	ldrh	r3, [r7, #10]
 800cec2:	11db      	asrs	r3, r3, #7
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	f003 0306 	and.w	r3, r3, #6
 800ceca:	b2db      	uxtb	r3, r3
 800cecc:	f063 030f 	orn	r3, r3, #15
 800ced0:	b2da      	uxtb	r2, r3
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	687a      	ldr	r2, [r7, #4]
 800cedc:	490e      	ldr	r1, [pc, #56]	; (800cf18 <I2C_MasterRequestWrite+0xfc>)
 800cede:	68f8      	ldr	r0, [r7, #12]
 800cee0:	f000 f875 	bl	800cfce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cee4:	4603      	mov	r3, r0
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d001      	beq.n	800ceee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e010      	b.n	800cf10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ceee:	897b      	ldrh	r3, [r7, #10]
 800cef0:	b2da      	uxtb	r2, r3
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	4907      	ldr	r1, [pc, #28]	; (800cf1c <I2C_MasterRequestWrite+0x100>)
 800cefe:	68f8      	ldr	r0, [r7, #12]
 800cf00:	f000 f865 	bl	800cfce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cf04:	4603      	mov	r3, r0
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d001      	beq.n	800cf0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	e000      	b.n	800cf10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800cf0e:	2300      	movs	r3, #0
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	3718      	adds	r7, #24
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}
 800cf18:	00010008 	.word	0x00010008
 800cf1c:	00010002 	.word	0x00010002

0800cf20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	60f8      	str	r0, [r7, #12]
 800cf28:	60b9      	str	r1, [r7, #8]
 800cf2a:	603b      	str	r3, [r7, #0]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cf30:	e025      	b.n	800cf7e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf38:	d021      	beq.n	800cf7e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cf3a:	f7fe fab3 	bl	800b4a4 <HAL_GetTick>
 800cf3e:	4602      	mov	r2, r0
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	1ad3      	subs	r3, r2, r3
 800cf44:	683a      	ldr	r2, [r7, #0]
 800cf46:	429a      	cmp	r2, r3
 800cf48:	d302      	bcc.n	800cf50 <I2C_WaitOnFlagUntilTimeout+0x30>
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d116      	bne.n	800cf7e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2200      	movs	r2, #0
 800cf54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2220      	movs	r2, #32
 800cf5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2200      	movs	r2, #0
 800cf62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf6a:	f043 0220 	orr.w	r2, r3, #32
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	2200      	movs	r2, #0
 800cf76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	e023      	b.n	800cfc6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	0c1b      	lsrs	r3, r3, #16
 800cf82:	b2db      	uxtb	r3, r3
 800cf84:	2b01      	cmp	r3, #1
 800cf86:	d10d      	bne.n	800cfa4 <I2C_WaitOnFlagUntilTimeout+0x84>
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	695b      	ldr	r3, [r3, #20]
 800cf8e:	43da      	mvns	r2, r3
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	4013      	ands	r3, r2
 800cf94:	b29b      	uxth	r3, r3
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	bf0c      	ite	eq
 800cf9a:	2301      	moveq	r3, #1
 800cf9c:	2300      	movne	r3, #0
 800cf9e:	b2db      	uxtb	r3, r3
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	e00c      	b.n	800cfbe <I2C_WaitOnFlagUntilTimeout+0x9e>
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	43da      	mvns	r2, r3
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	4013      	ands	r3, r2
 800cfb0:	b29b      	uxth	r3, r3
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	bf0c      	ite	eq
 800cfb6:	2301      	moveq	r3, #1
 800cfb8:	2300      	movne	r3, #0
 800cfba:	b2db      	uxtb	r3, r3
 800cfbc:	461a      	mov	r2, r3
 800cfbe:	79fb      	ldrb	r3, [r7, #7]
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d0b6      	beq.n	800cf32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800cfc4:	2300      	movs	r3, #0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}

0800cfce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800cfce:	b580      	push	{r7, lr}
 800cfd0:	b084      	sub	sp, #16
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	60f8      	str	r0, [r7, #12]
 800cfd6:	60b9      	str	r1, [r7, #8]
 800cfd8:	607a      	str	r2, [r7, #4]
 800cfda:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800cfdc:	e051      	b.n	800d082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	695b      	ldr	r3, [r3, #20]
 800cfe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cfe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfec:	d123      	bne.n	800d036 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	681a      	ldr	r2, [r3, #0]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cffc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d006:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	2200      	movs	r2, #0
 800d00c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2220      	movs	r2, #32
 800d012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2200      	movs	r2, #0
 800d01a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d022:	f043 0204 	orr.w	r2, r3, #4
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2200      	movs	r2, #0
 800d02e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d032:	2301      	movs	r3, #1
 800d034:	e046      	b.n	800d0c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d03c:	d021      	beq.n	800d082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d03e:	f7fe fa31 	bl	800b4a4 <HAL_GetTick>
 800d042:	4602      	mov	r2, r0
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	1ad3      	subs	r3, r2, r3
 800d048:	687a      	ldr	r2, [r7, #4]
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d302      	bcc.n	800d054 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d116      	bne.n	800d082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	2200      	movs	r2, #0
 800d058:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	2220      	movs	r2, #32
 800d05e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d06e:	f043 0220 	orr.w	r2, r3, #32
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2200      	movs	r2, #0
 800d07a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d07e:	2301      	movs	r3, #1
 800d080:	e020      	b.n	800d0c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	0c1b      	lsrs	r3, r3, #16
 800d086:	b2db      	uxtb	r3, r3
 800d088:	2b01      	cmp	r3, #1
 800d08a:	d10c      	bne.n	800d0a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	695b      	ldr	r3, [r3, #20]
 800d092:	43da      	mvns	r2, r3
 800d094:	68bb      	ldr	r3, [r7, #8]
 800d096:	4013      	ands	r3, r2
 800d098:	b29b      	uxth	r3, r3
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	bf14      	ite	ne
 800d09e:	2301      	movne	r3, #1
 800d0a0:	2300      	moveq	r3, #0
 800d0a2:	b2db      	uxtb	r3, r3
 800d0a4:	e00b      	b.n	800d0be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	43da      	mvns	r2, r3
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	4013      	ands	r3, r2
 800d0b2:	b29b      	uxth	r3, r3
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	bf14      	ite	ne
 800d0b8:	2301      	movne	r3, #1
 800d0ba:	2300      	moveq	r3, #0
 800d0bc:	b2db      	uxtb	r3, r3
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d18d      	bne.n	800cfde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3710      	adds	r7, #16
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b084      	sub	sp, #16
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	60f8      	str	r0, [r7, #12]
 800d0d4:	60b9      	str	r1, [r7, #8]
 800d0d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d0d8:	e02d      	b.n	800d136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d0da:	68f8      	ldr	r0, [r7, #12]
 800d0dc:	f000 f878 	bl	800d1d0 <I2C_IsAcknowledgeFailed>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d001      	beq.n	800d0ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d0e6:	2301      	movs	r3, #1
 800d0e8:	e02d      	b.n	800d146 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0f0:	d021      	beq.n	800d136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0f2:	f7fe f9d7 	bl	800b4a4 <HAL_GetTick>
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	1ad3      	subs	r3, r2, r3
 800d0fc:	68ba      	ldr	r2, [r7, #8]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d302      	bcc.n	800d108 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d116      	bne.n	800d136 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	2200      	movs	r2, #0
 800d10c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	2220      	movs	r2, #32
 800d112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	2200      	movs	r2, #0
 800d11a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d122:	f043 0220 	orr.w	r2, r3, #32
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	2200      	movs	r2, #0
 800d12e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d132:	2301      	movs	r3, #1
 800d134:	e007      	b.n	800d146 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	695b      	ldr	r3, [r3, #20]
 800d13c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d140:	2b80      	cmp	r3, #128	; 0x80
 800d142:	d1ca      	bne.n	800d0da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d144:	2300      	movs	r3, #0
}
 800d146:	4618      	mov	r0, r3
 800d148:	3710      	adds	r7, #16
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}

0800d14e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d14e:	b580      	push	{r7, lr}
 800d150:	b084      	sub	sp, #16
 800d152:	af00      	add	r7, sp, #0
 800d154:	60f8      	str	r0, [r7, #12]
 800d156:	60b9      	str	r1, [r7, #8]
 800d158:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d15a:	e02d      	b.n	800d1b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d15c:	68f8      	ldr	r0, [r7, #12]
 800d15e:	f000 f837 	bl	800d1d0 <I2C_IsAcknowledgeFailed>
 800d162:	4603      	mov	r3, r0
 800d164:	2b00      	cmp	r3, #0
 800d166:	d001      	beq.n	800d16c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d168:	2301      	movs	r3, #1
 800d16a:	e02d      	b.n	800d1c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d172:	d021      	beq.n	800d1b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d174:	f7fe f996 	bl	800b4a4 <HAL_GetTick>
 800d178:	4602      	mov	r2, r0
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	1ad3      	subs	r3, r2, r3
 800d17e:	68ba      	ldr	r2, [r7, #8]
 800d180:	429a      	cmp	r2, r3
 800d182:	d302      	bcc.n	800d18a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d116      	bne.n	800d1b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2200      	movs	r2, #0
 800d18e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	2220      	movs	r2, #32
 800d194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2200      	movs	r2, #0
 800d19c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1a4:	f043 0220 	orr.w	r2, r3, #32
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e007      	b.n	800d1c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	695b      	ldr	r3, [r3, #20]
 800d1be:	f003 0304 	and.w	r3, r3, #4
 800d1c2:	2b04      	cmp	r3, #4
 800d1c4:	d1ca      	bne.n	800d15c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3710      	adds	r7, #16
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}

0800d1d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b083      	sub	sp, #12
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	695b      	ldr	r3, [r3, #20]
 800d1de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d1e6:	d11b      	bne.n	800d220 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d1f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2220      	movs	r2, #32
 800d1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2200      	movs	r2, #0
 800d204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d20c:	f043 0204 	orr.w	r2, r3, #4
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	2200      	movs	r2, #0
 800d218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d21c:	2301      	movs	r3, #1
 800d21e:	e000      	b.n	800d222 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d220:	2300      	movs	r3, #0
}
 800d222:	4618      	mov	r0, r3
 800d224:	370c      	adds	r7, #12
 800d226:	46bd      	mov	sp, r7
 800d228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22c:	4770      	bx	lr
	...

0800d230 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b086      	sub	sp, #24
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d101      	bne.n	800d242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d23e:	2301      	movs	r3, #1
 800d240:	e25b      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f003 0301 	and.w	r3, r3, #1
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d075      	beq.n	800d33a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d24e:	4ba3      	ldr	r3, [pc, #652]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d250:	689b      	ldr	r3, [r3, #8]
 800d252:	f003 030c 	and.w	r3, r3, #12
 800d256:	2b04      	cmp	r3, #4
 800d258:	d00c      	beq.n	800d274 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d25a:	4ba0      	ldr	r3, [pc, #640]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d25c:	689b      	ldr	r3, [r3, #8]
 800d25e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800d262:	2b08      	cmp	r3, #8
 800d264:	d112      	bne.n	800d28c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d266:	4b9d      	ldr	r3, [pc, #628]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d268:	685b      	ldr	r3, [r3, #4]
 800d26a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d26e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d272:	d10b      	bne.n	800d28c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d274:	4b99      	ldr	r3, [pc, #612]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d05b      	beq.n	800d338 <HAL_RCC_OscConfig+0x108>
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d157      	bne.n	800d338 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d288:	2301      	movs	r3, #1
 800d28a:	e236      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d294:	d106      	bne.n	800d2a4 <HAL_RCC_OscConfig+0x74>
 800d296:	4b91      	ldr	r3, [pc, #580]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	4a90      	ldr	r2, [pc, #576]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d29c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d2a0:	6013      	str	r3, [r2, #0]
 800d2a2:	e01d      	b.n	800d2e0 <HAL_RCC_OscConfig+0xb0>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d2ac:	d10c      	bne.n	800d2c8 <HAL_RCC_OscConfig+0x98>
 800d2ae:	4b8b      	ldr	r3, [pc, #556]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	4a8a      	ldr	r2, [pc, #552]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d2b8:	6013      	str	r3, [r2, #0]
 800d2ba:	4b88      	ldr	r3, [pc, #544]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4a87      	ldr	r2, [pc, #540]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d2c4:	6013      	str	r3, [r2, #0]
 800d2c6:	e00b      	b.n	800d2e0 <HAL_RCC_OscConfig+0xb0>
 800d2c8:	4b84      	ldr	r3, [pc, #528]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4a83      	ldr	r2, [pc, #524]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d2d2:	6013      	str	r3, [r2, #0]
 800d2d4:	4b81      	ldr	r3, [pc, #516]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	4a80      	ldr	r2, [pc, #512]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d2da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d2de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d013      	beq.n	800d310 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d2e8:	f7fe f8dc 	bl	800b4a4 <HAL_GetTick>
 800d2ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d2ee:	e008      	b.n	800d302 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d2f0:	f7fe f8d8 	bl	800b4a4 <HAL_GetTick>
 800d2f4:	4602      	mov	r2, r0
 800d2f6:	693b      	ldr	r3, [r7, #16]
 800d2f8:	1ad3      	subs	r3, r2, r3
 800d2fa:	2b64      	cmp	r3, #100	; 0x64
 800d2fc:	d901      	bls.n	800d302 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d2fe:	2303      	movs	r3, #3
 800d300:	e1fb      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d302:	4b76      	ldr	r3, [pc, #472]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d0f0      	beq.n	800d2f0 <HAL_RCC_OscConfig+0xc0>
 800d30e:	e014      	b.n	800d33a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d310:	f7fe f8c8 	bl	800b4a4 <HAL_GetTick>
 800d314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d316:	e008      	b.n	800d32a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800d318:	f7fe f8c4 	bl	800b4a4 <HAL_GetTick>
 800d31c:	4602      	mov	r2, r0
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	1ad3      	subs	r3, r2, r3
 800d322:	2b64      	cmp	r3, #100	; 0x64
 800d324:	d901      	bls.n	800d32a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d326:	2303      	movs	r3, #3
 800d328:	e1e7      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d32a:	4b6c      	ldr	r3, [pc, #432]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d332:	2b00      	cmp	r3, #0
 800d334:	d1f0      	bne.n	800d318 <HAL_RCC_OscConfig+0xe8>
 800d336:	e000      	b.n	800d33a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f003 0302 	and.w	r3, r3, #2
 800d342:	2b00      	cmp	r3, #0
 800d344:	d063      	beq.n	800d40e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d346:	4b65      	ldr	r3, [pc, #404]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d348:	689b      	ldr	r3, [r3, #8]
 800d34a:	f003 030c 	and.w	r3, r3, #12
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d00b      	beq.n	800d36a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d352:	4b62      	ldr	r3, [pc, #392]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d354:	689b      	ldr	r3, [r3, #8]
 800d356:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800d35a:	2b08      	cmp	r3, #8
 800d35c:	d11c      	bne.n	800d398 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d35e:	4b5f      	ldr	r3, [pc, #380]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d366:	2b00      	cmp	r3, #0
 800d368:	d116      	bne.n	800d398 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d36a:	4b5c      	ldr	r3, [pc, #368]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f003 0302 	and.w	r3, r3, #2
 800d372:	2b00      	cmp	r3, #0
 800d374:	d005      	beq.n	800d382 <HAL_RCC_OscConfig+0x152>
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	68db      	ldr	r3, [r3, #12]
 800d37a:	2b01      	cmp	r3, #1
 800d37c:	d001      	beq.n	800d382 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800d37e:	2301      	movs	r3, #1
 800d380:	e1bb      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d382:	4b56      	ldr	r3, [pc, #344]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	691b      	ldr	r3, [r3, #16]
 800d38e:	00db      	lsls	r3, r3, #3
 800d390:	4952      	ldr	r1, [pc, #328]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d392:	4313      	orrs	r3, r2
 800d394:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d396:	e03a      	b.n	800d40e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	68db      	ldr	r3, [r3, #12]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d020      	beq.n	800d3e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d3a0:	4b4f      	ldr	r3, [pc, #316]	; (800d4e0 <HAL_RCC_OscConfig+0x2b0>)
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3a6:	f7fe f87d 	bl	800b4a4 <HAL_GetTick>
 800d3aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d3ac:	e008      	b.n	800d3c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d3ae:	f7fe f879 	bl	800b4a4 <HAL_GetTick>
 800d3b2:	4602      	mov	r2, r0
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	1ad3      	subs	r3, r2, r3
 800d3b8:	2b02      	cmp	r3, #2
 800d3ba:	d901      	bls.n	800d3c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800d3bc:	2303      	movs	r3, #3
 800d3be:	e19c      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d3c0:	4b46      	ldr	r3, [pc, #280]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f003 0302 	and.w	r3, r3, #2
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d0f0      	beq.n	800d3ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d3cc:	4b43      	ldr	r3, [pc, #268]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	00db      	lsls	r3, r3, #3
 800d3da:	4940      	ldr	r1, [pc, #256]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d3dc:	4313      	orrs	r3, r2
 800d3de:	600b      	str	r3, [r1, #0]
 800d3e0:	e015      	b.n	800d40e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d3e2:	4b3f      	ldr	r3, [pc, #252]	; (800d4e0 <HAL_RCC_OscConfig+0x2b0>)
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3e8:	f7fe f85c 	bl	800b4a4 <HAL_GetTick>
 800d3ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d3ee:	e008      	b.n	800d402 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800d3f0:	f7fe f858 	bl	800b4a4 <HAL_GetTick>
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	1ad3      	subs	r3, r2, r3
 800d3fa:	2b02      	cmp	r3, #2
 800d3fc:	d901      	bls.n	800d402 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d3fe:	2303      	movs	r3, #3
 800d400:	e17b      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d402:	4b36      	ldr	r3, [pc, #216]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f003 0302 	and.w	r3, r3, #2
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d1f0      	bne.n	800d3f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f003 0308 	and.w	r3, r3, #8
 800d416:	2b00      	cmp	r3, #0
 800d418:	d030      	beq.n	800d47c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	695b      	ldr	r3, [r3, #20]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d016      	beq.n	800d450 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d422:	4b30      	ldr	r3, [pc, #192]	; (800d4e4 <HAL_RCC_OscConfig+0x2b4>)
 800d424:	2201      	movs	r2, #1
 800d426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d428:	f7fe f83c 	bl	800b4a4 <HAL_GetTick>
 800d42c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d42e:	e008      	b.n	800d442 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d430:	f7fe f838 	bl	800b4a4 <HAL_GetTick>
 800d434:	4602      	mov	r2, r0
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	1ad3      	subs	r3, r2, r3
 800d43a:	2b02      	cmp	r3, #2
 800d43c:	d901      	bls.n	800d442 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d43e:	2303      	movs	r3, #3
 800d440:	e15b      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d442:	4b26      	ldr	r3, [pc, #152]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d446:	f003 0302 	and.w	r3, r3, #2
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d0f0      	beq.n	800d430 <HAL_RCC_OscConfig+0x200>
 800d44e:	e015      	b.n	800d47c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d450:	4b24      	ldr	r3, [pc, #144]	; (800d4e4 <HAL_RCC_OscConfig+0x2b4>)
 800d452:	2200      	movs	r2, #0
 800d454:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d456:	f7fe f825 	bl	800b4a4 <HAL_GetTick>
 800d45a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d45c:	e008      	b.n	800d470 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800d45e:	f7fe f821 	bl	800b4a4 <HAL_GetTick>
 800d462:	4602      	mov	r2, r0
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	1ad3      	subs	r3, r2, r3
 800d468:	2b02      	cmp	r3, #2
 800d46a:	d901      	bls.n	800d470 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d46c:	2303      	movs	r3, #3
 800d46e:	e144      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d470:	4b1a      	ldr	r3, [pc, #104]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d472:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d474:	f003 0302 	and.w	r3, r3, #2
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1f0      	bne.n	800d45e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f003 0304 	and.w	r3, r3, #4
 800d484:	2b00      	cmp	r3, #0
 800d486:	f000 80a0 	beq.w	800d5ca <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d48a:	2300      	movs	r3, #0
 800d48c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d48e:	4b13      	ldr	r3, [pc, #76]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d496:	2b00      	cmp	r3, #0
 800d498:	d10f      	bne.n	800d4ba <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d49a:	2300      	movs	r3, #0
 800d49c:	60bb      	str	r3, [r7, #8]
 800d49e:	4b0f      	ldr	r3, [pc, #60]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a2:	4a0e      	ldr	r2, [pc, #56]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d4a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d4a8:	6413      	str	r3, [r2, #64]	; 0x40
 800d4aa:	4b0c      	ldr	r3, [pc, #48]	; (800d4dc <HAL_RCC_OscConfig+0x2ac>)
 800d4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d4b2:	60bb      	str	r3, [r7, #8]
 800d4b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d4ba:	4b0b      	ldr	r3, [pc, #44]	; (800d4e8 <HAL_RCC_OscConfig+0x2b8>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d121      	bne.n	800d50a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d4c6:	4b08      	ldr	r3, [pc, #32]	; (800d4e8 <HAL_RCC_OscConfig+0x2b8>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a07      	ldr	r2, [pc, #28]	; (800d4e8 <HAL_RCC_OscConfig+0x2b8>)
 800d4cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d4d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d4d2:	f7fd ffe7 	bl	800b4a4 <HAL_GetTick>
 800d4d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d4d8:	e011      	b.n	800d4fe <HAL_RCC_OscConfig+0x2ce>
 800d4da:	bf00      	nop
 800d4dc:	40023800 	.word	0x40023800
 800d4e0:	42470000 	.word	0x42470000
 800d4e4:	42470e80 	.word	0x42470e80
 800d4e8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d4ec:	f7fd ffda 	bl	800b4a4 <HAL_GetTick>
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	1ad3      	subs	r3, r2, r3
 800d4f6:	2b02      	cmp	r3, #2
 800d4f8:	d901      	bls.n	800d4fe <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800d4fa:	2303      	movs	r3, #3
 800d4fc:	e0fd      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d4fe:	4b81      	ldr	r3, [pc, #516]	; (800d704 <HAL_RCC_OscConfig+0x4d4>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d506:	2b00      	cmp	r3, #0
 800d508:	d0f0      	beq.n	800d4ec <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	689b      	ldr	r3, [r3, #8]
 800d50e:	2b01      	cmp	r3, #1
 800d510:	d106      	bne.n	800d520 <HAL_RCC_OscConfig+0x2f0>
 800d512:	4b7d      	ldr	r3, [pc, #500]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d516:	4a7c      	ldr	r2, [pc, #496]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d518:	f043 0301 	orr.w	r3, r3, #1
 800d51c:	6713      	str	r3, [r2, #112]	; 0x70
 800d51e:	e01c      	b.n	800d55a <HAL_RCC_OscConfig+0x32a>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	689b      	ldr	r3, [r3, #8]
 800d524:	2b05      	cmp	r3, #5
 800d526:	d10c      	bne.n	800d542 <HAL_RCC_OscConfig+0x312>
 800d528:	4b77      	ldr	r3, [pc, #476]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d52a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d52c:	4a76      	ldr	r2, [pc, #472]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d52e:	f043 0304 	orr.w	r3, r3, #4
 800d532:	6713      	str	r3, [r2, #112]	; 0x70
 800d534:	4b74      	ldr	r3, [pc, #464]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d538:	4a73      	ldr	r2, [pc, #460]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d53a:	f043 0301 	orr.w	r3, r3, #1
 800d53e:	6713      	str	r3, [r2, #112]	; 0x70
 800d540:	e00b      	b.n	800d55a <HAL_RCC_OscConfig+0x32a>
 800d542:	4b71      	ldr	r3, [pc, #452]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d546:	4a70      	ldr	r2, [pc, #448]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d548:	f023 0301 	bic.w	r3, r3, #1
 800d54c:	6713      	str	r3, [r2, #112]	; 0x70
 800d54e:	4b6e      	ldr	r3, [pc, #440]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d552:	4a6d      	ldr	r2, [pc, #436]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d554:	f023 0304 	bic.w	r3, r3, #4
 800d558:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	689b      	ldr	r3, [r3, #8]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d015      	beq.n	800d58e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d562:	f7fd ff9f 	bl	800b4a4 <HAL_GetTick>
 800d566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d568:	e00a      	b.n	800d580 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d56a:	f7fd ff9b 	bl	800b4a4 <HAL_GetTick>
 800d56e:	4602      	mov	r2, r0
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	1ad3      	subs	r3, r2, r3
 800d574:	f241 3288 	movw	r2, #5000	; 0x1388
 800d578:	4293      	cmp	r3, r2
 800d57a:	d901      	bls.n	800d580 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800d57c:	2303      	movs	r3, #3
 800d57e:	e0bc      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d580:	4b61      	ldr	r3, [pc, #388]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d584:	f003 0302 	and.w	r3, r3, #2
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d0ee      	beq.n	800d56a <HAL_RCC_OscConfig+0x33a>
 800d58c:	e014      	b.n	800d5b8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d58e:	f7fd ff89 	bl	800b4a4 <HAL_GetTick>
 800d592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d594:	e00a      	b.n	800d5ac <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800d596:	f7fd ff85 	bl	800b4a4 <HAL_GetTick>
 800d59a:	4602      	mov	r2, r0
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	1ad3      	subs	r3, r2, r3
 800d5a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d901      	bls.n	800d5ac <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800d5a8:	2303      	movs	r3, #3
 800d5aa:	e0a6      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d5ac:	4b56      	ldr	r3, [pc, #344]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d5ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d5b0:	f003 0302 	and.w	r3, r3, #2
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d1ee      	bne.n	800d596 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d5b8:	7dfb      	ldrb	r3, [r7, #23]
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d105      	bne.n	800d5ca <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d5be:	4b52      	ldr	r3, [pc, #328]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d5c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5c2:	4a51      	ldr	r2, [pc, #324]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d5c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d5c8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	699b      	ldr	r3, [r3, #24]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	f000 8092 	beq.w	800d6f8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d5d4:	4b4c      	ldr	r3, [pc, #304]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d5d6:	689b      	ldr	r3, [r3, #8]
 800d5d8:	f003 030c 	and.w	r3, r3, #12
 800d5dc:	2b08      	cmp	r3, #8
 800d5de:	d05c      	beq.n	800d69a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	699b      	ldr	r3, [r3, #24]
 800d5e4:	2b02      	cmp	r3, #2
 800d5e6:	d141      	bne.n	800d66c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d5e8:	4b48      	ldr	r3, [pc, #288]	; (800d70c <HAL_RCC_OscConfig+0x4dc>)
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d5ee:	f7fd ff59 	bl	800b4a4 <HAL_GetTick>
 800d5f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d5f4:	e008      	b.n	800d608 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d5f6:	f7fd ff55 	bl	800b4a4 <HAL_GetTick>
 800d5fa:	4602      	mov	r2, r0
 800d5fc:	693b      	ldr	r3, [r7, #16]
 800d5fe:	1ad3      	subs	r3, r2, r3
 800d600:	2b02      	cmp	r3, #2
 800d602:	d901      	bls.n	800d608 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800d604:	2303      	movs	r3, #3
 800d606:	e078      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d608:	4b3f      	ldr	r3, [pc, #252]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d610:	2b00      	cmp	r3, #0
 800d612:	d1f0      	bne.n	800d5f6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	69da      	ldr	r2, [r3, #28]
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	6a1b      	ldr	r3, [r3, #32]
 800d61c:	431a      	orrs	r2, r3
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d622:	019b      	lsls	r3, r3, #6
 800d624:	431a      	orrs	r2, r3
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d62a:	085b      	lsrs	r3, r3, #1
 800d62c:	3b01      	subs	r3, #1
 800d62e:	041b      	lsls	r3, r3, #16
 800d630:	431a      	orrs	r2, r3
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d636:	061b      	lsls	r3, r3, #24
 800d638:	4933      	ldr	r1, [pc, #204]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d63a:	4313      	orrs	r3, r2
 800d63c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d63e:	4b33      	ldr	r3, [pc, #204]	; (800d70c <HAL_RCC_OscConfig+0x4dc>)
 800d640:	2201      	movs	r2, #1
 800d642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d644:	f7fd ff2e 	bl	800b4a4 <HAL_GetTick>
 800d648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d64a:	e008      	b.n	800d65e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d64c:	f7fd ff2a 	bl	800b4a4 <HAL_GetTick>
 800d650:	4602      	mov	r2, r0
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	1ad3      	subs	r3, r2, r3
 800d656:	2b02      	cmp	r3, #2
 800d658:	d901      	bls.n	800d65e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800d65a:	2303      	movs	r3, #3
 800d65c:	e04d      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d65e:	4b2a      	ldr	r3, [pc, #168]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d666:	2b00      	cmp	r3, #0
 800d668:	d0f0      	beq.n	800d64c <HAL_RCC_OscConfig+0x41c>
 800d66a:	e045      	b.n	800d6f8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d66c:	4b27      	ldr	r3, [pc, #156]	; (800d70c <HAL_RCC_OscConfig+0x4dc>)
 800d66e:	2200      	movs	r2, #0
 800d670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d672:	f7fd ff17 	bl	800b4a4 <HAL_GetTick>
 800d676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d678:	e008      	b.n	800d68c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800d67a:	f7fd ff13 	bl	800b4a4 <HAL_GetTick>
 800d67e:	4602      	mov	r2, r0
 800d680:	693b      	ldr	r3, [r7, #16]
 800d682:	1ad3      	subs	r3, r2, r3
 800d684:	2b02      	cmp	r3, #2
 800d686:	d901      	bls.n	800d68c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800d688:	2303      	movs	r3, #3
 800d68a:	e036      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d68c:	4b1e      	ldr	r3, [pc, #120]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d694:	2b00      	cmp	r3, #0
 800d696:	d1f0      	bne.n	800d67a <HAL_RCC_OscConfig+0x44a>
 800d698:	e02e      	b.n	800d6f8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	699b      	ldr	r3, [r3, #24]
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d101      	bne.n	800d6a6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	e029      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d6a6:	4b18      	ldr	r3, [pc, #96]	; (800d708 <HAL_RCC_OscConfig+0x4d8>)
 800d6a8:	685b      	ldr	r3, [r3, #4]
 800d6aa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	69db      	ldr	r3, [r3, #28]
 800d6b6:	429a      	cmp	r2, r3
 800d6b8:	d11c      	bne.n	800d6f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d6c4:	429a      	cmp	r2, r3
 800d6c6:	d115      	bne.n	800d6f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d6c8:	68fa      	ldr	r2, [r7, #12]
 800d6ca:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800d6ce:	4013      	ands	r3, r2
 800d6d0:	687a      	ldr	r2, [r7, #4]
 800d6d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d6d4:	4293      	cmp	r3, r2
 800d6d6:	d10d      	bne.n	800d6f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d106      	bne.n	800d6f4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d001      	beq.n	800d6f8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e000      	b.n	800d6fa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3718      	adds	r7, #24
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
 800d702:	bf00      	nop
 800d704:	40007000 	.word	0x40007000
 800d708:	40023800 	.word	0x40023800
 800d70c:	42470060 	.word	0x42470060

0800d710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d101      	bne.n	800d724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d720:	2301      	movs	r3, #1
 800d722:	e0cc      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d724:	4b68      	ldr	r3, [pc, #416]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	f003 030f 	and.w	r3, r3, #15
 800d72c:	683a      	ldr	r2, [r7, #0]
 800d72e:	429a      	cmp	r2, r3
 800d730:	d90c      	bls.n	800d74c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d732:	4b65      	ldr	r3, [pc, #404]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d734:	683a      	ldr	r2, [r7, #0]
 800d736:	b2d2      	uxtb	r2, r2
 800d738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d73a:	4b63      	ldr	r3, [pc, #396]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	f003 030f 	and.w	r3, r3, #15
 800d742:	683a      	ldr	r2, [r7, #0]
 800d744:	429a      	cmp	r2, r3
 800d746:	d001      	beq.n	800d74c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d748:	2301      	movs	r3, #1
 800d74a:	e0b8      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	f003 0302 	and.w	r3, r3, #2
 800d754:	2b00      	cmp	r3, #0
 800d756:	d020      	beq.n	800d79a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	f003 0304 	and.w	r3, r3, #4
 800d760:	2b00      	cmp	r3, #0
 800d762:	d005      	beq.n	800d770 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d764:	4b59      	ldr	r3, [pc, #356]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d766:	689b      	ldr	r3, [r3, #8]
 800d768:	4a58      	ldr	r2, [pc, #352]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d76a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800d76e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f003 0308 	and.w	r3, r3, #8
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d005      	beq.n	800d788 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d77c:	4b53      	ldr	r3, [pc, #332]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d77e:	689b      	ldr	r3, [r3, #8]
 800d780:	4a52      	ldr	r2, [pc, #328]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d782:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800d786:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d788:	4b50      	ldr	r3, [pc, #320]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d78a:	689b      	ldr	r3, [r3, #8]
 800d78c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	689b      	ldr	r3, [r3, #8]
 800d794:	494d      	ldr	r1, [pc, #308]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d796:	4313      	orrs	r3, r2
 800d798:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f003 0301 	and.w	r3, r3, #1
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d044      	beq.n	800d830 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	685b      	ldr	r3, [r3, #4]
 800d7aa:	2b01      	cmp	r3, #1
 800d7ac:	d107      	bne.n	800d7be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d7ae:	4b47      	ldr	r3, [pc, #284]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d119      	bne.n	800d7ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	e07f      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	685b      	ldr	r3, [r3, #4]
 800d7c2:	2b02      	cmp	r3, #2
 800d7c4:	d003      	beq.n	800d7ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d7ca:	2b03      	cmp	r3, #3
 800d7cc:	d107      	bne.n	800d7de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d7ce:	4b3f      	ldr	r3, [pc, #252]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d109      	bne.n	800d7ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d7da:	2301      	movs	r3, #1
 800d7dc:	e06f      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d7de:	4b3b      	ldr	r3, [pc, #236]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f003 0302 	and.w	r3, r3, #2
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d101      	bne.n	800d7ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	e067      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d7ee:	4b37      	ldr	r3, [pc, #220]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d7f0:	689b      	ldr	r3, [r3, #8]
 800d7f2:	f023 0203 	bic.w	r2, r3, #3
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	4934      	ldr	r1, [pc, #208]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d7fc:	4313      	orrs	r3, r2
 800d7fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d800:	f7fd fe50 	bl	800b4a4 <HAL_GetTick>
 800d804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d806:	e00a      	b.n	800d81e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d808:	f7fd fe4c 	bl	800b4a4 <HAL_GetTick>
 800d80c:	4602      	mov	r2, r0
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	1ad3      	subs	r3, r2, r3
 800d812:	f241 3288 	movw	r2, #5000	; 0x1388
 800d816:	4293      	cmp	r3, r2
 800d818:	d901      	bls.n	800d81e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d81a:	2303      	movs	r3, #3
 800d81c:	e04f      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d81e:	4b2b      	ldr	r3, [pc, #172]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d820:	689b      	ldr	r3, [r3, #8]
 800d822:	f003 020c 	and.w	r2, r3, #12
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	685b      	ldr	r3, [r3, #4]
 800d82a:	009b      	lsls	r3, r3, #2
 800d82c:	429a      	cmp	r2, r3
 800d82e:	d1eb      	bne.n	800d808 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d830:	4b25      	ldr	r3, [pc, #148]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f003 030f 	and.w	r3, r3, #15
 800d838:	683a      	ldr	r2, [r7, #0]
 800d83a:	429a      	cmp	r2, r3
 800d83c:	d20c      	bcs.n	800d858 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d83e:	4b22      	ldr	r3, [pc, #136]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d840:	683a      	ldr	r2, [r7, #0]
 800d842:	b2d2      	uxtb	r2, r2
 800d844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d846:	4b20      	ldr	r3, [pc, #128]	; (800d8c8 <HAL_RCC_ClockConfig+0x1b8>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f003 030f 	and.w	r3, r3, #15
 800d84e:	683a      	ldr	r2, [r7, #0]
 800d850:	429a      	cmp	r2, r3
 800d852:	d001      	beq.n	800d858 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d854:	2301      	movs	r3, #1
 800d856:	e032      	b.n	800d8be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	f003 0304 	and.w	r3, r3, #4
 800d860:	2b00      	cmp	r3, #0
 800d862:	d008      	beq.n	800d876 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d864:	4b19      	ldr	r3, [pc, #100]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	68db      	ldr	r3, [r3, #12]
 800d870:	4916      	ldr	r1, [pc, #88]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d872:	4313      	orrs	r3, r2
 800d874:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f003 0308 	and.w	r3, r3, #8
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d009      	beq.n	800d896 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d882:	4b12      	ldr	r3, [pc, #72]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d884:	689b      	ldr	r3, [r3, #8]
 800d886:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	691b      	ldr	r3, [r3, #16]
 800d88e:	00db      	lsls	r3, r3, #3
 800d890:	490e      	ldr	r1, [pc, #56]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d892:	4313      	orrs	r3, r2
 800d894:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800d896:	f000 f821 	bl	800d8dc <HAL_RCC_GetSysClockFreq>
 800d89a:	4601      	mov	r1, r0
 800d89c:	4b0b      	ldr	r3, [pc, #44]	; (800d8cc <HAL_RCC_ClockConfig+0x1bc>)
 800d89e:	689b      	ldr	r3, [r3, #8]
 800d8a0:	091b      	lsrs	r3, r3, #4
 800d8a2:	f003 030f 	and.w	r3, r3, #15
 800d8a6:	4a0a      	ldr	r2, [pc, #40]	; (800d8d0 <HAL_RCC_ClockConfig+0x1c0>)
 800d8a8:	5cd3      	ldrb	r3, [r2, r3]
 800d8aa:	fa21 f303 	lsr.w	r3, r1, r3
 800d8ae:	4a09      	ldr	r2, [pc, #36]	; (800d8d4 <HAL_RCC_ClockConfig+0x1c4>)
 800d8b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800d8b2:	4b09      	ldr	r3, [pc, #36]	; (800d8d8 <HAL_RCC_ClockConfig+0x1c8>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f7fd fdb0 	bl	800b41c <HAL_InitTick>

  return HAL_OK;
 800d8bc:	2300      	movs	r3, #0
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	40023c00 	.word	0x40023c00
 800d8cc:	40023800 	.word	0x40023800
 800d8d0:	08014628 	.word	0x08014628
 800d8d4:	2000000c 	.word	0x2000000c
 800d8d8:	20000010 	.word	0x20000010

0800d8dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d8dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8de:	b085      	sub	sp, #20
 800d8e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	607b      	str	r3, [r7, #4]
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	60fb      	str	r3, [r7, #12]
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d8f2:	4b50      	ldr	r3, [pc, #320]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800d8f4:	689b      	ldr	r3, [r3, #8]
 800d8f6:	f003 030c 	and.w	r3, r3, #12
 800d8fa:	2b04      	cmp	r3, #4
 800d8fc:	d007      	beq.n	800d90e <HAL_RCC_GetSysClockFreq+0x32>
 800d8fe:	2b08      	cmp	r3, #8
 800d900:	d008      	beq.n	800d914 <HAL_RCC_GetSysClockFreq+0x38>
 800d902:	2b00      	cmp	r3, #0
 800d904:	f040 808d 	bne.w	800da22 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d908:	4b4b      	ldr	r3, [pc, #300]	; (800da38 <HAL_RCC_GetSysClockFreq+0x15c>)
 800d90a:	60bb      	str	r3, [r7, #8]
       break;
 800d90c:	e08c      	b.n	800da28 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d90e:	4b4b      	ldr	r3, [pc, #300]	; (800da3c <HAL_RCC_GetSysClockFreq+0x160>)
 800d910:	60bb      	str	r3, [r7, #8]
      break;
 800d912:	e089      	b.n	800da28 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d914:	4b47      	ldr	r3, [pc, #284]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800d916:	685b      	ldr	r3, [r3, #4]
 800d918:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d91c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d91e:	4b45      	ldr	r3, [pc, #276]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800d920:	685b      	ldr	r3, [r3, #4]
 800d922:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d926:	2b00      	cmp	r3, #0
 800d928:	d023      	beq.n	800d972 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d92a:	4b42      	ldr	r3, [pc, #264]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	099b      	lsrs	r3, r3, #6
 800d930:	f04f 0400 	mov.w	r4, #0
 800d934:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d938:	f04f 0200 	mov.w	r2, #0
 800d93c:	ea03 0501 	and.w	r5, r3, r1
 800d940:	ea04 0602 	and.w	r6, r4, r2
 800d944:	4a3d      	ldr	r2, [pc, #244]	; (800da3c <HAL_RCC_GetSysClockFreq+0x160>)
 800d946:	fb02 f106 	mul.w	r1, r2, r6
 800d94a:	2200      	movs	r2, #0
 800d94c:	fb02 f205 	mul.w	r2, r2, r5
 800d950:	440a      	add	r2, r1
 800d952:	493a      	ldr	r1, [pc, #232]	; (800da3c <HAL_RCC_GetSysClockFreq+0x160>)
 800d954:	fba5 0101 	umull	r0, r1, r5, r1
 800d958:	1853      	adds	r3, r2, r1
 800d95a:	4619      	mov	r1, r3
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f04f 0400 	mov.w	r4, #0
 800d962:	461a      	mov	r2, r3
 800d964:	4623      	mov	r3, r4
 800d966:	f7fb f8c7 	bl	8008af8 <__aeabi_uldivmod>
 800d96a:	4603      	mov	r3, r0
 800d96c:	460c      	mov	r4, r1
 800d96e:	60fb      	str	r3, [r7, #12]
 800d970:	e049      	b.n	800da06 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d972:	4b30      	ldr	r3, [pc, #192]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800d974:	685b      	ldr	r3, [r3, #4]
 800d976:	099b      	lsrs	r3, r3, #6
 800d978:	f04f 0400 	mov.w	r4, #0
 800d97c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800d980:	f04f 0200 	mov.w	r2, #0
 800d984:	ea03 0501 	and.w	r5, r3, r1
 800d988:	ea04 0602 	and.w	r6, r4, r2
 800d98c:	4629      	mov	r1, r5
 800d98e:	4632      	mov	r2, r6
 800d990:	f04f 0300 	mov.w	r3, #0
 800d994:	f04f 0400 	mov.w	r4, #0
 800d998:	0154      	lsls	r4, r2, #5
 800d99a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800d99e:	014b      	lsls	r3, r1, #5
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	4622      	mov	r2, r4
 800d9a4:	1b49      	subs	r1, r1, r5
 800d9a6:	eb62 0206 	sbc.w	r2, r2, r6
 800d9aa:	f04f 0300 	mov.w	r3, #0
 800d9ae:	f04f 0400 	mov.w	r4, #0
 800d9b2:	0194      	lsls	r4, r2, #6
 800d9b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800d9b8:	018b      	lsls	r3, r1, #6
 800d9ba:	1a5b      	subs	r3, r3, r1
 800d9bc:	eb64 0402 	sbc.w	r4, r4, r2
 800d9c0:	f04f 0100 	mov.w	r1, #0
 800d9c4:	f04f 0200 	mov.w	r2, #0
 800d9c8:	00e2      	lsls	r2, r4, #3
 800d9ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800d9ce:	00d9      	lsls	r1, r3, #3
 800d9d0:	460b      	mov	r3, r1
 800d9d2:	4614      	mov	r4, r2
 800d9d4:	195b      	adds	r3, r3, r5
 800d9d6:	eb44 0406 	adc.w	r4, r4, r6
 800d9da:	f04f 0100 	mov.w	r1, #0
 800d9de:	f04f 0200 	mov.w	r2, #0
 800d9e2:	02a2      	lsls	r2, r4, #10
 800d9e4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800d9e8:	0299      	lsls	r1, r3, #10
 800d9ea:	460b      	mov	r3, r1
 800d9ec:	4614      	mov	r4, r2
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	4621      	mov	r1, r4
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f04f 0400 	mov.w	r4, #0
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	4623      	mov	r3, r4
 800d9fc:	f7fb f87c 	bl	8008af8 <__aeabi_uldivmod>
 800da00:	4603      	mov	r3, r0
 800da02:	460c      	mov	r4, r1
 800da04:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800da06:	4b0b      	ldr	r3, [pc, #44]	; (800da34 <HAL_RCC_GetSysClockFreq+0x158>)
 800da08:	685b      	ldr	r3, [r3, #4]
 800da0a:	0c1b      	lsrs	r3, r3, #16
 800da0c:	f003 0303 	and.w	r3, r3, #3
 800da10:	3301      	adds	r3, #1
 800da12:	005b      	lsls	r3, r3, #1
 800da14:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800da16:	68fa      	ldr	r2, [r7, #12]
 800da18:	683b      	ldr	r3, [r7, #0]
 800da1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800da1e:	60bb      	str	r3, [r7, #8]
      break;
 800da20:	e002      	b.n	800da28 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800da22:	4b05      	ldr	r3, [pc, #20]	; (800da38 <HAL_RCC_GetSysClockFreq+0x15c>)
 800da24:	60bb      	str	r3, [r7, #8]
      break;
 800da26:	bf00      	nop
    }
  }
  return sysclockfreq;
 800da28:	68bb      	ldr	r3, [r7, #8]
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3714      	adds	r7, #20
 800da2e:	46bd      	mov	sp, r7
 800da30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da32:	bf00      	nop
 800da34:	40023800 	.word	0x40023800
 800da38:	00f42400 	.word	0x00f42400
 800da3c:	00b71b00 	.word	0x00b71b00

0800da40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800da40:	b480      	push	{r7}
 800da42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800da44:	4b03      	ldr	r3, [pc, #12]	; (800da54 <HAL_RCC_GetHCLKFreq+0x14>)
 800da46:	681b      	ldr	r3, [r3, #0]
}
 800da48:	4618      	mov	r0, r3
 800da4a:	46bd      	mov	sp, r7
 800da4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da50:	4770      	bx	lr
 800da52:	bf00      	nop
 800da54:	2000000c 	.word	0x2000000c

0800da58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800da5c:	f7ff fff0 	bl	800da40 <HAL_RCC_GetHCLKFreq>
 800da60:	4601      	mov	r1, r0
 800da62:	4b05      	ldr	r3, [pc, #20]	; (800da78 <HAL_RCC_GetPCLK1Freq+0x20>)
 800da64:	689b      	ldr	r3, [r3, #8]
 800da66:	0a9b      	lsrs	r3, r3, #10
 800da68:	f003 0307 	and.w	r3, r3, #7
 800da6c:	4a03      	ldr	r2, [pc, #12]	; (800da7c <HAL_RCC_GetPCLK1Freq+0x24>)
 800da6e:	5cd3      	ldrb	r3, [r2, r3]
 800da70:	fa21 f303 	lsr.w	r3, r1, r3
}
 800da74:	4618      	mov	r0, r3
 800da76:	bd80      	pop	{r7, pc}
 800da78:	40023800 	.word	0x40023800
 800da7c:	08014638 	.word	0x08014638

0800da80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800da84:	f7ff ffdc 	bl	800da40 <HAL_RCC_GetHCLKFreq>
 800da88:	4601      	mov	r1, r0
 800da8a:	4b05      	ldr	r3, [pc, #20]	; (800daa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800da8c:	689b      	ldr	r3, [r3, #8]
 800da8e:	0b5b      	lsrs	r3, r3, #13
 800da90:	f003 0307 	and.w	r3, r3, #7
 800da94:	4a03      	ldr	r2, [pc, #12]	; (800daa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800da96:	5cd3      	ldrb	r3, [r2, r3]
 800da98:	fa21 f303 	lsr.w	r3, r1, r3
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	bd80      	pop	{r7, pc}
 800daa0:	40023800 	.word	0x40023800
 800daa4:	08014638 	.word	0x08014638

0800daa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b082      	sub	sp, #8
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d101      	bne.n	800daba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dab6:	2301      	movs	r3, #1
 800dab8:	e056      	b.n	800db68 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	2200      	movs	r2, #0
 800dabe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d106      	bne.n	800dada <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2200      	movs	r2, #0
 800dad0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f7fd f97b 	bl	800add0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	2202      	movs	r2, #2
 800dade:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	681a      	ldr	r2, [r3, #0]
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800daf0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	685a      	ldr	r2, [r3, #4]
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	689b      	ldr	r3, [r3, #8]
 800dafa:	431a      	orrs	r2, r3
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	431a      	orrs	r2, r3
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	691b      	ldr	r3, [r3, #16]
 800db06:	431a      	orrs	r2, r3
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	695b      	ldr	r3, [r3, #20]
 800db0c:	431a      	orrs	r2, r3
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	699b      	ldr	r3, [r3, #24]
 800db12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800db16:	431a      	orrs	r2, r3
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	69db      	ldr	r3, [r3, #28]
 800db1c:	431a      	orrs	r2, r3
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	6a1b      	ldr	r3, [r3, #32]
 800db22:	ea42 0103 	orr.w	r1, r2, r3
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	430a      	orrs	r2, r1
 800db30:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	699b      	ldr	r3, [r3, #24]
 800db36:	0c1b      	lsrs	r3, r3, #16
 800db38:	f003 0104 	and.w	r1, r3, #4
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	430a      	orrs	r2, r1
 800db46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	69da      	ldr	r2, [r3, #28]
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800db56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	2200      	movs	r2, #0
 800db5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	2201      	movs	r2, #1
 800db62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800db66:	2300      	movs	r3, #0
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3708      	adds	r7, #8
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b088      	sub	sp, #32
 800db74:	af00      	add	r7, sp, #0
 800db76:	60f8      	str	r0, [r7, #12]
 800db78:	60b9      	str	r1, [r7, #8]
 800db7a:	603b      	str	r3, [r7, #0]
 800db7c:	4613      	mov	r3, r2
 800db7e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800db80:	2300      	movs	r3, #0
 800db82:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800db8a:	2b01      	cmp	r3, #1
 800db8c:	d101      	bne.n	800db92 <HAL_SPI_Transmit+0x22>
 800db8e:	2302      	movs	r3, #2
 800db90:	e11e      	b.n	800ddd0 <HAL_SPI_Transmit+0x260>
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	2201      	movs	r2, #1
 800db96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800db9a:	f7fd fc83 	bl	800b4a4 <HAL_GetTick>
 800db9e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800dba0:	88fb      	ldrh	r3, [r7, #6]
 800dba2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d002      	beq.n	800dbb6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800dbb0:	2302      	movs	r3, #2
 800dbb2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800dbb4:	e103      	b.n	800ddbe <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d002      	beq.n	800dbc2 <HAL_SPI_Transmit+0x52>
 800dbbc:	88fb      	ldrh	r3, [r7, #6]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d102      	bne.n	800dbc8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800dbc6:	e0fa      	b.n	800ddbe <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	2203      	movs	r2, #3
 800dbcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	68ba      	ldr	r2, [r7, #8]
 800dbda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	88fa      	ldrh	r2, [r7, #6]
 800dbe0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	88fa      	ldrh	r2, [r7, #6]
 800dbe6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	2200      	movs	r2, #0
 800dbec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	2200      	movs	r2, #0
 800dc04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	689b      	ldr	r3, [r3, #8]
 800dc0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dc0e:	d107      	bne.n	800dc20 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dc1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc2a:	2b40      	cmp	r3, #64	; 0x40
 800dc2c:	d007      	beq.n	800dc3e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dc3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dc46:	d14b      	bne.n	800dce0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	685b      	ldr	r3, [r3, #4]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d002      	beq.n	800dc56 <HAL_SPI_Transmit+0xe6>
 800dc50:	8afb      	ldrh	r3, [r7, #22]
 800dc52:	2b01      	cmp	r3, #1
 800dc54:	d13e      	bne.n	800dcd4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc5a:	881a      	ldrh	r2, [r3, #0]
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc66:	1c9a      	adds	r2, r3, #2
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc70:	b29b      	uxth	r3, r3
 800dc72:	3b01      	subs	r3, #1
 800dc74:	b29a      	uxth	r2, r3
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800dc7a:	e02b      	b.n	800dcd4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	689b      	ldr	r3, [r3, #8]
 800dc82:	f003 0302 	and.w	r3, r3, #2
 800dc86:	2b02      	cmp	r3, #2
 800dc88:	d112      	bne.n	800dcb0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc8e:	881a      	ldrh	r2, [r3, #0]
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc9a:	1c9a      	adds	r2, r3, #2
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dca4:	b29b      	uxth	r3, r3
 800dca6:	3b01      	subs	r3, #1
 800dca8:	b29a      	uxth	r2, r3
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	86da      	strh	r2, [r3, #54]	; 0x36
 800dcae:	e011      	b.n	800dcd4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dcb0:	f7fd fbf8 	bl	800b4a4 <HAL_GetTick>
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	69bb      	ldr	r3, [r7, #24]
 800dcb8:	1ad3      	subs	r3, r2, r3
 800dcba:	683a      	ldr	r2, [r7, #0]
 800dcbc:	429a      	cmp	r2, r3
 800dcbe:	d803      	bhi.n	800dcc8 <HAL_SPI_Transmit+0x158>
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcc6:	d102      	bne.n	800dcce <HAL_SPI_Transmit+0x15e>
 800dcc8:	683b      	ldr	r3, [r7, #0]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d102      	bne.n	800dcd4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800dcce:	2303      	movs	r3, #3
 800dcd0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800dcd2:	e074      	b.n	800ddbe <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcd8:	b29b      	uxth	r3, r3
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d1ce      	bne.n	800dc7c <HAL_SPI_Transmit+0x10c>
 800dcde:	e04c      	b.n	800dd7a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	685b      	ldr	r3, [r3, #4]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d002      	beq.n	800dcee <HAL_SPI_Transmit+0x17e>
 800dce8:	8afb      	ldrh	r3, [r7, #22]
 800dcea:	2b01      	cmp	r3, #1
 800dcec:	d140      	bne.n	800dd70 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	330c      	adds	r3, #12
 800dcf8:	7812      	ldrb	r2, [r2, #0]
 800dcfa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd00:	1c5a      	adds	r2, r3, #1
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd0a:	b29b      	uxth	r3, r3
 800dd0c:	3b01      	subs	r3, #1
 800dd0e:	b29a      	uxth	r2, r3
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800dd14:	e02c      	b.n	800dd70 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	689b      	ldr	r3, [r3, #8]
 800dd1c:	f003 0302 	and.w	r3, r3, #2
 800dd20:	2b02      	cmp	r3, #2
 800dd22:	d113      	bne.n	800dd4c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	330c      	adds	r3, #12
 800dd2e:	7812      	ldrb	r2, [r2, #0]
 800dd30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd36:	1c5a      	adds	r2, r3, #1
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd40:	b29b      	uxth	r3, r3
 800dd42:	3b01      	subs	r3, #1
 800dd44:	b29a      	uxth	r2, r3
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	86da      	strh	r2, [r3, #54]	; 0x36
 800dd4a:	e011      	b.n	800dd70 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dd4c:	f7fd fbaa 	bl	800b4a4 <HAL_GetTick>
 800dd50:	4602      	mov	r2, r0
 800dd52:	69bb      	ldr	r3, [r7, #24]
 800dd54:	1ad3      	subs	r3, r2, r3
 800dd56:	683a      	ldr	r2, [r7, #0]
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d803      	bhi.n	800dd64 <HAL_SPI_Transmit+0x1f4>
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd62:	d102      	bne.n	800dd6a <HAL_SPI_Transmit+0x1fa>
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d102      	bne.n	800dd70 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800dd6a:	2303      	movs	r3, #3
 800dd6c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800dd6e:	e026      	b.n	800ddbe <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd74:	b29b      	uxth	r3, r3
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1cd      	bne.n	800dd16 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dd7a:	69ba      	ldr	r2, [r7, #24]
 800dd7c:	6839      	ldr	r1, [r7, #0]
 800dd7e:	68f8      	ldr	r0, [r7, #12]
 800dd80:	f000 fba4 	bl	800e4cc <SPI_EndRxTxTransaction>
 800dd84:	4603      	mov	r3, r0
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d002      	beq.n	800dd90 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	2220      	movs	r2, #32
 800dd8e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	689b      	ldr	r3, [r3, #8]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d10a      	bne.n	800ddae <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dd98:	2300      	movs	r3, #0
 800dd9a:	613b      	str	r3, [r7, #16]
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	68db      	ldr	r3, [r3, #12]
 800dda2:	613b      	str	r3, [r7, #16]
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	689b      	ldr	r3, [r3, #8]
 800ddaa:	613b      	str	r3, [r7, #16]
 800ddac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d002      	beq.n	800ddbc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ddb6:	2301      	movs	r3, #1
 800ddb8:	77fb      	strb	r3, [r7, #31]
 800ddba:	e000      	b.n	800ddbe <HAL_SPI_Transmit+0x24e>
  }

error:
 800ddbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2201      	movs	r2, #1
 800ddc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ddce:	7ffb      	ldrb	r3, [r7, #31]
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3720      	adds	r7, #32
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b088      	sub	sp, #32
 800dddc:	af02      	add	r7, sp, #8
 800ddde:	60f8      	str	r0, [r7, #12]
 800dde0:	60b9      	str	r1, [r7, #8]
 800dde2:	603b      	str	r3, [r7, #0]
 800dde4:	4613      	mov	r3, r2
 800dde6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dde8:	2300      	movs	r3, #0
 800ddea:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	685b      	ldr	r3, [r3, #4]
 800ddf0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ddf4:	d112      	bne.n	800de1c <HAL_SPI_Receive+0x44>
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	689b      	ldr	r3, [r3, #8]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d10e      	bne.n	800de1c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	2204      	movs	r2, #4
 800de02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800de06:	88fa      	ldrh	r2, [r7, #6]
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	9300      	str	r3, [sp, #0]
 800de0c:	4613      	mov	r3, r2
 800de0e:	68ba      	ldr	r2, [r7, #8]
 800de10:	68b9      	ldr	r1, [r7, #8]
 800de12:	68f8      	ldr	r0, [r7, #12]
 800de14:	f000 f8e9 	bl	800dfea <HAL_SPI_TransmitReceive>
 800de18:	4603      	mov	r3, r0
 800de1a:	e0e2      	b.n	800dfe2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800de22:	2b01      	cmp	r3, #1
 800de24:	d101      	bne.n	800de2a <HAL_SPI_Receive+0x52>
 800de26:	2302      	movs	r3, #2
 800de28:	e0db      	b.n	800dfe2 <HAL_SPI_Receive+0x20a>
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	2201      	movs	r2, #1
 800de2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800de32:	f7fd fb37 	bl	800b4a4 <HAL_GetTick>
 800de36:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800de3e:	b2db      	uxtb	r3, r3
 800de40:	2b01      	cmp	r3, #1
 800de42:	d002      	beq.n	800de4a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800de44:	2302      	movs	r3, #2
 800de46:	75fb      	strb	r3, [r7, #23]
    goto error;
 800de48:	e0c2      	b.n	800dfd0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800de4a:	68bb      	ldr	r3, [r7, #8]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d002      	beq.n	800de56 <HAL_SPI_Receive+0x7e>
 800de50:	88fb      	ldrh	r3, [r7, #6]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d102      	bne.n	800de5c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800de56:	2301      	movs	r3, #1
 800de58:	75fb      	strb	r3, [r7, #23]
    goto error;
 800de5a:	e0b9      	b.n	800dfd0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2204      	movs	r2, #4
 800de60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	2200      	movs	r2, #0
 800de68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	68ba      	ldr	r2, [r7, #8]
 800de6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	88fa      	ldrh	r2, [r7, #6]
 800de74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	88fa      	ldrh	r2, [r7, #6]
 800de7a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	2200      	movs	r2, #0
 800de80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2200      	movs	r2, #0
 800de86:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2200      	movs	r2, #0
 800de8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2200      	movs	r2, #0
 800de92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	2200      	movs	r2, #0
 800de98:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	689b      	ldr	r3, [r3, #8]
 800de9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dea2:	d107      	bne.n	800deb4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	681a      	ldr	r2, [r3, #0]
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800deb2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800debe:	2b40      	cmp	r3, #64	; 0x40
 800dec0:	d007      	beq.n	800ded2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	681a      	ldr	r2, [r3, #0]
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ded0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	68db      	ldr	r3, [r3, #12]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d162      	bne.n	800dfa0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800deda:	e02e      	b.n	800df3a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	689b      	ldr	r3, [r3, #8]
 800dee2:	f003 0301 	and.w	r3, r3, #1
 800dee6:	2b01      	cmp	r3, #1
 800dee8:	d115      	bne.n	800df16 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	f103 020c 	add.w	r2, r3, #12
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800def6:	7812      	ldrb	r2, [r2, #0]
 800def8:	b2d2      	uxtb	r2, r2
 800defa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df00:	1c5a      	adds	r2, r3, #1
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df0a:	b29b      	uxth	r3, r3
 800df0c:	3b01      	subs	r3, #1
 800df0e:	b29a      	uxth	r2, r3
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	87da      	strh	r2, [r3, #62]	; 0x3e
 800df14:	e011      	b.n	800df3a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800df16:	f7fd fac5 	bl	800b4a4 <HAL_GetTick>
 800df1a:	4602      	mov	r2, r0
 800df1c:	693b      	ldr	r3, [r7, #16]
 800df1e:	1ad3      	subs	r3, r2, r3
 800df20:	683a      	ldr	r2, [r7, #0]
 800df22:	429a      	cmp	r2, r3
 800df24:	d803      	bhi.n	800df2e <HAL_SPI_Receive+0x156>
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df2c:	d102      	bne.n	800df34 <HAL_SPI_Receive+0x15c>
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d102      	bne.n	800df3a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800df34:	2303      	movs	r3, #3
 800df36:	75fb      	strb	r3, [r7, #23]
          goto error;
 800df38:	e04a      	b.n	800dfd0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df3e:	b29b      	uxth	r3, r3
 800df40:	2b00      	cmp	r3, #0
 800df42:	d1cb      	bne.n	800dedc <HAL_SPI_Receive+0x104>
 800df44:	e031      	b.n	800dfaa <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	689b      	ldr	r3, [r3, #8]
 800df4c:	f003 0301 	and.w	r3, r3, #1
 800df50:	2b01      	cmp	r3, #1
 800df52:	d113      	bne.n	800df7c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	68da      	ldr	r2, [r3, #12]
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df5e:	b292      	uxth	r2, r2
 800df60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df66:	1c9a      	adds	r2, r3, #2
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800df70:	b29b      	uxth	r3, r3
 800df72:	3b01      	subs	r3, #1
 800df74:	b29a      	uxth	r2, r3
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	87da      	strh	r2, [r3, #62]	; 0x3e
 800df7a:	e011      	b.n	800dfa0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800df7c:	f7fd fa92 	bl	800b4a4 <HAL_GetTick>
 800df80:	4602      	mov	r2, r0
 800df82:	693b      	ldr	r3, [r7, #16]
 800df84:	1ad3      	subs	r3, r2, r3
 800df86:	683a      	ldr	r2, [r7, #0]
 800df88:	429a      	cmp	r2, r3
 800df8a:	d803      	bhi.n	800df94 <HAL_SPI_Receive+0x1bc>
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df92:	d102      	bne.n	800df9a <HAL_SPI_Receive+0x1c2>
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d102      	bne.n	800dfa0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800df9a:	2303      	movs	r3, #3
 800df9c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800df9e:	e017      	b.n	800dfd0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dfa4:	b29b      	uxth	r3, r3
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d1cd      	bne.n	800df46 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dfaa:	693a      	ldr	r2, [r7, #16]
 800dfac:	6839      	ldr	r1, [r7, #0]
 800dfae:	68f8      	ldr	r0, [r7, #12]
 800dfb0:	f000 fa27 	bl	800e402 <SPI_EndRxTransaction>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d002      	beq.n	800dfc0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	2220      	movs	r2, #32
 800dfbe:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d002      	beq.n	800dfce <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800dfc8:	2301      	movs	r3, #1
 800dfca:	75fb      	strb	r3, [r7, #23]
 800dfcc:	e000      	b.n	800dfd0 <HAL_SPI_Receive+0x1f8>
  }

error :
 800dfce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	2201      	movs	r2, #1
 800dfd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	2200      	movs	r2, #0
 800dfdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800dfe0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	3718      	adds	r7, #24
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}

0800dfea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800dfea:	b580      	push	{r7, lr}
 800dfec:	b08c      	sub	sp, #48	; 0x30
 800dfee:	af00      	add	r7, sp, #0
 800dff0:	60f8      	str	r0, [r7, #12]
 800dff2:	60b9      	str	r1, [r7, #8]
 800dff4:	607a      	str	r2, [r7, #4]
 800dff6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dff8:	2301      	movs	r3, #1
 800dffa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800dffc:	2300      	movs	r3, #0
 800dffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d101      	bne.n	800e010 <HAL_SPI_TransmitReceive+0x26>
 800e00c:	2302      	movs	r3, #2
 800e00e:	e18a      	b.n	800e326 <HAL_SPI_TransmitReceive+0x33c>
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	2201      	movs	r2, #1
 800e014:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e018:	f7fd fa44 	bl	800b4a4 <HAL_GetTick>
 800e01c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e024:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	685b      	ldr	r3, [r3, #4]
 800e02c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e02e:	887b      	ldrh	r3, [r7, #2]
 800e030:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e036:	2b01      	cmp	r3, #1
 800e038:	d00f      	beq.n	800e05a <HAL_SPI_TransmitReceive+0x70>
 800e03a:	69fb      	ldr	r3, [r7, #28]
 800e03c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e040:	d107      	bne.n	800e052 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	689b      	ldr	r3, [r3, #8]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d103      	bne.n	800e052 <HAL_SPI_TransmitReceive+0x68>
 800e04a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e04e:	2b04      	cmp	r3, #4
 800e050:	d003      	beq.n	800e05a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e052:	2302      	movs	r3, #2
 800e054:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e058:	e15b      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e05a:	68bb      	ldr	r3, [r7, #8]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d005      	beq.n	800e06c <HAL_SPI_TransmitReceive+0x82>
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d002      	beq.n	800e06c <HAL_SPI_TransmitReceive+0x82>
 800e066:	887b      	ldrh	r3, [r7, #2]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d103      	bne.n	800e074 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e06c:	2301      	movs	r3, #1
 800e06e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e072:	e14e      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e07a:	b2db      	uxtb	r3, r3
 800e07c:	2b04      	cmp	r3, #4
 800e07e:	d003      	beq.n	800e088 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	2205      	movs	r2, #5
 800e084:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2200      	movs	r2, #0
 800e08c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	687a      	ldr	r2, [r7, #4]
 800e092:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	887a      	ldrh	r2, [r7, #2]
 800e098:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	887a      	ldrh	r2, [r7, #2]
 800e09e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	68ba      	ldr	r2, [r7, #8]
 800e0a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	887a      	ldrh	r2, [r7, #2]
 800e0aa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	887a      	ldrh	r2, [r7, #2]
 800e0b0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0c8:	2b40      	cmp	r3, #64	; 0x40
 800e0ca:	d007      	beq.n	800e0dc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	681a      	ldr	r2, [r3, #0]
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e0da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	68db      	ldr	r3, [r3, #12]
 800e0e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e0e4:	d178      	bne.n	800e1d8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d002      	beq.n	800e0f4 <HAL_SPI_TransmitReceive+0x10a>
 800e0ee:	8b7b      	ldrh	r3, [r7, #26]
 800e0f0:	2b01      	cmp	r3, #1
 800e0f2:	d166      	bne.n	800e1c2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0f8:	881a      	ldrh	r2, [r3, #0]
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e104:	1c9a      	adds	r2, r3, #2
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e10e:	b29b      	uxth	r3, r3
 800e110:	3b01      	subs	r3, #1
 800e112:	b29a      	uxth	r2, r3
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e118:	e053      	b.n	800e1c2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	689b      	ldr	r3, [r3, #8]
 800e120:	f003 0302 	and.w	r3, r3, #2
 800e124:	2b02      	cmp	r3, #2
 800e126:	d11b      	bne.n	800e160 <HAL_SPI_TransmitReceive+0x176>
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d016      	beq.n	800e160 <HAL_SPI_TransmitReceive+0x176>
 800e132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e134:	2b01      	cmp	r3, #1
 800e136:	d113      	bne.n	800e160 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e13c:	881a      	ldrh	r2, [r3, #0]
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e148:	1c9a      	adds	r2, r3, #2
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e152:	b29b      	uxth	r3, r3
 800e154:	3b01      	subs	r3, #1
 800e156:	b29a      	uxth	r2, r3
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e15c:	2300      	movs	r3, #0
 800e15e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	689b      	ldr	r3, [r3, #8]
 800e166:	f003 0301 	and.w	r3, r3, #1
 800e16a:	2b01      	cmp	r3, #1
 800e16c:	d119      	bne.n	800e1a2 <HAL_SPI_TransmitReceive+0x1b8>
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e172:	b29b      	uxth	r3, r3
 800e174:	2b00      	cmp	r3, #0
 800e176:	d014      	beq.n	800e1a2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	68da      	ldr	r2, [r3, #12]
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e182:	b292      	uxth	r2, r2
 800e184:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e18a:	1c9a      	adds	r2, r3, #2
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e194:	b29b      	uxth	r3, r3
 800e196:	3b01      	subs	r3, #1
 800e198:	b29a      	uxth	r2, r3
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e19e:	2301      	movs	r3, #1
 800e1a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e1a2:	f7fd f97f 	bl	800b4a4 <HAL_GetTick>
 800e1a6:	4602      	mov	r2, r0
 800e1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1aa:	1ad3      	subs	r3, r2, r3
 800e1ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d807      	bhi.n	800e1c2 <HAL_SPI_TransmitReceive+0x1d8>
 800e1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1b8:	d003      	beq.n	800e1c2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800e1ba:	2303      	movs	r3, #3
 800e1bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e1c0:	e0a7      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d1a6      	bne.n	800e11a <HAL_SPI_TransmitReceive+0x130>
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e1d0:	b29b      	uxth	r3, r3
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d1a1      	bne.n	800e11a <HAL_SPI_TransmitReceive+0x130>
 800e1d6:	e07c      	b.n	800e2d2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d002      	beq.n	800e1e6 <HAL_SPI_TransmitReceive+0x1fc>
 800e1e0:	8b7b      	ldrh	r3, [r7, #26]
 800e1e2:	2b01      	cmp	r3, #1
 800e1e4:	d16b      	bne.n	800e2be <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	330c      	adds	r3, #12
 800e1f0:	7812      	ldrb	r2, [r2, #0]
 800e1f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1f8:	1c5a      	adds	r2, r3, #1
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e202:	b29b      	uxth	r3, r3
 800e204:	3b01      	subs	r3, #1
 800e206:	b29a      	uxth	r2, r3
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e20c:	e057      	b.n	800e2be <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	689b      	ldr	r3, [r3, #8]
 800e214:	f003 0302 	and.w	r3, r3, #2
 800e218:	2b02      	cmp	r3, #2
 800e21a:	d11c      	bne.n	800e256 <HAL_SPI_TransmitReceive+0x26c>
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e220:	b29b      	uxth	r3, r3
 800e222:	2b00      	cmp	r3, #0
 800e224:	d017      	beq.n	800e256 <HAL_SPI_TransmitReceive+0x26c>
 800e226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d114      	bne.n	800e256 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	330c      	adds	r3, #12
 800e236:	7812      	ldrb	r2, [r2, #0]
 800e238:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e23e:	1c5a      	adds	r2, r3, #1
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e248:	b29b      	uxth	r3, r3
 800e24a:	3b01      	subs	r3, #1
 800e24c:	b29a      	uxth	r2, r3
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e252:	2300      	movs	r3, #0
 800e254:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	689b      	ldr	r3, [r3, #8]
 800e25c:	f003 0301 	and.w	r3, r3, #1
 800e260:	2b01      	cmp	r3, #1
 800e262:	d119      	bne.n	800e298 <HAL_SPI_TransmitReceive+0x2ae>
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e268:	b29b      	uxth	r3, r3
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d014      	beq.n	800e298 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	68da      	ldr	r2, [r3, #12]
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e278:	b2d2      	uxtb	r2, r2
 800e27a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e280:	1c5a      	adds	r2, r3, #1
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	3b01      	subs	r3, #1
 800e28e:	b29a      	uxth	r2, r3
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e294:	2301      	movs	r3, #1
 800e296:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e298:	f7fd f904 	bl	800b4a4 <HAL_GetTick>
 800e29c:	4602      	mov	r2, r0
 800e29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a0:	1ad3      	subs	r3, r2, r3
 800e2a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e2a4:	429a      	cmp	r2, r3
 800e2a6:	d803      	bhi.n	800e2b0 <HAL_SPI_TransmitReceive+0x2c6>
 800e2a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2ae:	d102      	bne.n	800e2b6 <HAL_SPI_TransmitReceive+0x2cc>
 800e2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d103      	bne.n	800e2be <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800e2b6:	2303      	movs	r3, #3
 800e2b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e2bc:	e029      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e2c2:	b29b      	uxth	r3, r3
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d1a2      	bne.n	800e20e <HAL_SPI_TransmitReceive+0x224>
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d19d      	bne.n	800e20e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e2d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e2d6:	68f8      	ldr	r0, [r7, #12]
 800e2d8:	f000 f8f8 	bl	800e4cc <SPI_EndRxTxTransaction>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d006      	beq.n	800e2f0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800e2e2:	2301      	movs	r3, #1
 800e2e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	2220      	movs	r2, #32
 800e2ec:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800e2ee:	e010      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	689b      	ldr	r3, [r3, #8]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d10b      	bne.n	800e310 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	617b      	str	r3, [r7, #20]
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	68db      	ldr	r3, [r3, #12]
 800e302:	617b      	str	r3, [r7, #20]
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	689b      	ldr	r3, [r3, #8]
 800e30a:	617b      	str	r3, [r7, #20]
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	e000      	b.n	800e312 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800e310:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	2201      	movs	r2, #1
 800e316:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	2200      	movs	r2, #0
 800e31e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e322:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800e326:	4618      	mov	r0, r3
 800e328:	3730      	adds	r7, #48	; 0x30
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}

0800e32e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e32e:	b580      	push	{r7, lr}
 800e330:	b084      	sub	sp, #16
 800e332:	af00      	add	r7, sp, #0
 800e334:	60f8      	str	r0, [r7, #12]
 800e336:	60b9      	str	r1, [r7, #8]
 800e338:	603b      	str	r3, [r7, #0]
 800e33a:	4613      	mov	r3, r2
 800e33c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e33e:	e04c      	b.n	800e3da <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e346:	d048      	beq.n	800e3da <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800e348:	f7fd f8ac 	bl	800b4a4 <HAL_GetTick>
 800e34c:	4602      	mov	r2, r0
 800e34e:	69bb      	ldr	r3, [r7, #24]
 800e350:	1ad3      	subs	r3, r2, r3
 800e352:	683a      	ldr	r2, [r7, #0]
 800e354:	429a      	cmp	r2, r3
 800e356:	d902      	bls.n	800e35e <SPI_WaitFlagStateUntilTimeout+0x30>
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d13d      	bne.n	800e3da <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	685a      	ldr	r2, [r3, #4]
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e36c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e376:	d111      	bne.n	800e39c <SPI_WaitFlagStateUntilTimeout+0x6e>
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	689b      	ldr	r3, [r3, #8]
 800e37c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e380:	d004      	beq.n	800e38c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	689b      	ldr	r3, [r3, #8]
 800e386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e38a:	d107      	bne.n	800e39c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	681a      	ldr	r2, [r3, #0]
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e39a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e3a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e3a4:	d10f      	bne.n	800e3c6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	681a      	ldr	r2, [r3, #0]
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e3b4:	601a      	str	r2, [r3, #0]
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	681a      	ldr	r2, [r3, #0]
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e3c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	2201      	movs	r2, #1
 800e3ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800e3d6:	2303      	movs	r3, #3
 800e3d8:	e00f      	b.n	800e3fa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	689a      	ldr	r2, [r3, #8]
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	4013      	ands	r3, r2
 800e3e4:	68ba      	ldr	r2, [r7, #8]
 800e3e6:	429a      	cmp	r2, r3
 800e3e8:	bf0c      	ite	eq
 800e3ea:	2301      	moveq	r3, #1
 800e3ec:	2300      	movne	r3, #0
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	461a      	mov	r2, r3
 800e3f2:	79fb      	ldrb	r3, [r7, #7]
 800e3f4:	429a      	cmp	r2, r3
 800e3f6:	d1a3      	bne.n	800e340 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800e3f8:	2300      	movs	r3, #0
}
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	3710      	adds	r7, #16
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}

0800e402 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e402:	b580      	push	{r7, lr}
 800e404:	b086      	sub	sp, #24
 800e406:	af02      	add	r7, sp, #8
 800e408:	60f8      	str	r0, [r7, #12]
 800e40a:	60b9      	str	r1, [r7, #8]
 800e40c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e416:	d111      	bne.n	800e43c <SPI_EndRxTransaction+0x3a>
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	689b      	ldr	r3, [r3, #8]
 800e41c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e420:	d004      	beq.n	800e42c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	689b      	ldr	r3, [r3, #8]
 800e426:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e42a:	d107      	bne.n	800e43c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e43a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e444:	d12a      	bne.n	800e49c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	689b      	ldr	r3, [r3, #8]
 800e44a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e44e:	d012      	beq.n	800e476 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	9300      	str	r3, [sp, #0]
 800e454:	68bb      	ldr	r3, [r7, #8]
 800e456:	2200      	movs	r2, #0
 800e458:	2180      	movs	r1, #128	; 0x80
 800e45a:	68f8      	ldr	r0, [r7, #12]
 800e45c:	f7ff ff67 	bl	800e32e <SPI_WaitFlagStateUntilTimeout>
 800e460:	4603      	mov	r3, r0
 800e462:	2b00      	cmp	r3, #0
 800e464:	d02d      	beq.n	800e4c2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e46a:	f043 0220 	orr.w	r2, r3, #32
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800e472:	2303      	movs	r3, #3
 800e474:	e026      	b.n	800e4c4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	9300      	str	r3, [sp, #0]
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	2200      	movs	r2, #0
 800e47e:	2101      	movs	r1, #1
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f7ff ff54 	bl	800e32e <SPI_WaitFlagStateUntilTimeout>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d01a      	beq.n	800e4c2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e490:	f043 0220 	orr.w	r2, r3, #32
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800e498:	2303      	movs	r3, #3
 800e49a:	e013      	b.n	800e4c4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	9300      	str	r3, [sp, #0]
 800e4a0:	68bb      	ldr	r3, [r7, #8]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2101      	movs	r1, #1
 800e4a6:	68f8      	ldr	r0, [r7, #12]
 800e4a8:	f7ff ff41 	bl	800e32e <SPI_WaitFlagStateUntilTimeout>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d007      	beq.n	800e4c2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4b6:	f043 0220 	orr.w	r2, r3, #32
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800e4be:	2303      	movs	r3, #3
 800e4c0:	e000      	b.n	800e4c4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800e4c2:	2300      	movs	r3, #0
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3710      	adds	r7, #16
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b088      	sub	sp, #32
 800e4d0:	af02      	add	r7, sp, #8
 800e4d2:	60f8      	str	r0, [r7, #12]
 800e4d4:	60b9      	str	r1, [r7, #8]
 800e4d6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e4d8:	4b1b      	ldr	r3, [pc, #108]	; (800e548 <SPI_EndRxTxTransaction+0x7c>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	4a1b      	ldr	r2, [pc, #108]	; (800e54c <SPI_EndRxTxTransaction+0x80>)
 800e4de:	fba2 2303 	umull	r2, r3, r2, r3
 800e4e2:	0d5b      	lsrs	r3, r3, #21
 800e4e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e4e8:	fb02 f303 	mul.w	r3, r2, r3
 800e4ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	685b      	ldr	r3, [r3, #4]
 800e4f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e4f6:	d112      	bne.n	800e51e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	9300      	str	r3, [sp, #0]
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	2200      	movs	r2, #0
 800e500:	2180      	movs	r1, #128	; 0x80
 800e502:	68f8      	ldr	r0, [r7, #12]
 800e504:	f7ff ff13 	bl	800e32e <SPI_WaitFlagStateUntilTimeout>
 800e508:	4603      	mov	r3, r0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d016      	beq.n	800e53c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e512:	f043 0220 	orr.w	r2, r3, #32
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800e51a:	2303      	movs	r3, #3
 800e51c:	e00f      	b.n	800e53e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d00a      	beq.n	800e53a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800e524:	697b      	ldr	r3, [r7, #20]
 800e526:	3b01      	subs	r3, #1
 800e528:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	689b      	ldr	r3, [r3, #8]
 800e530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e534:	2b80      	cmp	r3, #128	; 0x80
 800e536:	d0f2      	beq.n	800e51e <SPI_EndRxTxTransaction+0x52>
 800e538:	e000      	b.n	800e53c <SPI_EndRxTxTransaction+0x70>
        break;
 800e53a:	bf00      	nop
  }

  return HAL_OK;
 800e53c:	2300      	movs	r3, #0
}
 800e53e:	4618      	mov	r0, r3
 800e540:	3718      	adds	r7, #24
 800e542:	46bd      	mov	sp, r7
 800e544:	bd80      	pop	{r7, pc}
 800e546:	bf00      	nop
 800e548:	2000000c 	.word	0x2000000c
 800e54c:	165e9f81 	.word	0x165e9f81

0800e550 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b082      	sub	sp, #8
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d101      	bne.n	800e562 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e55e:	2301      	movs	r3, #1
 800e560:	e01d      	b.n	800e59e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e568:	b2db      	uxtb	r3, r3
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d106      	bne.n	800e57c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2200      	movs	r2, #0
 800e572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	f7fc fd28 	bl	800afcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2202      	movs	r2, #2
 800e580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	681a      	ldr	r2, [r3, #0]
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	3304      	adds	r3, #4
 800e58c:	4619      	mov	r1, r3
 800e58e:	4610      	mov	r0, r2
 800e590:	f000 fb32 	bl	800ebf8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2201      	movs	r2, #1
 800e598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e59c:	2300      	movs	r3, #0
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3708      	adds	r7, #8
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}

0800e5a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e5a6:	b580      	push	{r7, lr}
 800e5a8:	b082      	sub	sp, #8
 800e5aa:	af00      	add	r7, sp, #0
 800e5ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d101      	bne.n	800e5b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	e01d      	b.n	800e5f4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e5be:	b2db      	uxtb	r3, r3
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d106      	bne.n	800e5d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f7fc fcc5 	bl	800af5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	2202      	movs	r2, #2
 800e5d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681a      	ldr	r2, [r3, #0]
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	3304      	adds	r3, #4
 800e5e2:	4619      	mov	r1, r3
 800e5e4:	4610      	mov	r0, r2
 800e5e6:	f000 fb07 	bl	800ebf8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	2201      	movs	r2, #1
 800e5ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e5f2:	2300      	movs	r3, #0
}
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	3708      	adds	r7, #8
 800e5f8:	46bd      	mov	sp, r7
 800e5fa:	bd80      	pop	{r7, pc}

0800e5fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b084      	sub	sp, #16
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
 800e604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	2201      	movs	r2, #1
 800e60c:	6839      	ldr	r1, [r7, #0]
 800e60e:	4618      	mov	r0, r3
 800e610:	f000 fd42 	bl	800f098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4a15      	ldr	r2, [pc, #84]	; (800e670 <HAL_TIM_PWM_Start+0x74>)
 800e61a:	4293      	cmp	r3, r2
 800e61c:	d004      	beq.n	800e628 <HAL_TIM_PWM_Start+0x2c>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	4a14      	ldr	r2, [pc, #80]	; (800e674 <HAL_TIM_PWM_Start+0x78>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d101      	bne.n	800e62c <HAL_TIM_PWM_Start+0x30>
 800e628:	2301      	movs	r3, #1
 800e62a:	e000      	b.n	800e62e <HAL_TIM_PWM_Start+0x32>
 800e62c:	2300      	movs	r3, #0
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d007      	beq.n	800e642 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e640:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	689b      	ldr	r3, [r3, #8]
 800e648:	f003 0307 	and.w	r3, r3, #7
 800e64c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	2b06      	cmp	r3, #6
 800e652:	d007      	beq.n	800e664 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	681a      	ldr	r2, [r3, #0]
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f042 0201 	orr.w	r2, r2, #1
 800e662:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e664:	2300      	movs	r3, #0
}
 800e666:	4618      	mov	r0, r3
 800e668:	3710      	adds	r7, #16
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
 800e66e:	bf00      	nop
 800e670:	40010000 	.word	0x40010000
 800e674:	40010400 	.word	0x40010400

0800e678 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b086      	sub	sp, #24
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
 800e680:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d101      	bne.n	800e68c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800e688:	2301      	movs	r3, #1
 800e68a:	e083      	b.n	800e794 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e692:	b2db      	uxtb	r3, r3
 800e694:	2b00      	cmp	r3, #0
 800e696:	d106      	bne.n	800e6a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2200      	movs	r2, #0
 800e69c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f7fc fbdd 	bl	800ae60 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	2202      	movs	r2, #2
 800e6aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	687a      	ldr	r2, [r7, #4]
 800e6b6:	6812      	ldr	r2, [r2, #0]
 800e6b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e6bc:	f023 0307 	bic.w	r3, r3, #7
 800e6c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681a      	ldr	r2, [r3, #0]
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	3304      	adds	r3, #4
 800e6ca:	4619      	mov	r1, r3
 800e6cc:	4610      	mov	r0, r2
 800e6ce:	f000 fa93 	bl	800ebf8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	689b      	ldr	r3, [r3, #8]
 800e6d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	699b      	ldr	r3, [r3, #24]
 800e6e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	6a1b      	ldr	r3, [r3, #32]
 800e6e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	697a      	ldr	r2, [r7, #20]
 800e6f0:	4313      	orrs	r3, r2
 800e6f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800e6f4:	693b      	ldr	r3, [r7, #16]
 800e6f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e6fa:	f023 0303 	bic.w	r3, r3, #3
 800e6fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	689a      	ldr	r2, [r3, #8]
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	699b      	ldr	r3, [r3, #24]
 800e708:	021b      	lsls	r3, r3, #8
 800e70a:	4313      	orrs	r3, r2
 800e70c:	693a      	ldr	r2, [r7, #16]
 800e70e:	4313      	orrs	r3, r2
 800e710:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800e712:	693b      	ldr	r3, [r7, #16]
 800e714:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800e718:	f023 030c 	bic.w	r3, r3, #12
 800e71c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800e71e:	693b      	ldr	r3, [r7, #16]
 800e720:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e724:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e728:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	68da      	ldr	r2, [r3, #12]
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	69db      	ldr	r3, [r3, #28]
 800e732:	021b      	lsls	r3, r3, #8
 800e734:	4313      	orrs	r3, r2
 800e736:	693a      	ldr	r2, [r7, #16]
 800e738:	4313      	orrs	r3, r2
 800e73a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	691b      	ldr	r3, [r3, #16]
 800e740:	011a      	lsls	r2, r3, #4
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	6a1b      	ldr	r3, [r3, #32]
 800e746:	031b      	lsls	r3, r3, #12
 800e748:	4313      	orrs	r3, r2
 800e74a:	693a      	ldr	r2, [r7, #16]
 800e74c:	4313      	orrs	r3, r2
 800e74e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800e756:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800e75e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	685a      	ldr	r2, [r3, #4]
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	695b      	ldr	r3, [r3, #20]
 800e768:	011b      	lsls	r3, r3, #4
 800e76a:	4313      	orrs	r3, r2
 800e76c:	68fa      	ldr	r2, [r7, #12]
 800e76e:	4313      	orrs	r3, r2
 800e770:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	697a      	ldr	r2, [r7, #20]
 800e778:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	693a      	ldr	r2, [r7, #16]
 800e780:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	68fa      	ldr	r2, [r7, #12]
 800e788:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	2201      	movs	r2, #1
 800e78e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e792:	2300      	movs	r3, #0
}
 800e794:	4618      	mov	r0, r3
 800e796:	3718      	adds	r7, #24
 800e798:	46bd      	mov	sp, r7
 800e79a:	bd80      	pop	{r7, pc}

0800e79c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b082      	sub	sp, #8
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	6078      	str	r0, [r7, #4]
 800e7a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800e7a6:	683b      	ldr	r3, [r7, #0]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d002      	beq.n	800e7b2 <HAL_TIM_Encoder_Start+0x16>
 800e7ac:	2b04      	cmp	r3, #4
 800e7ae:	d008      	beq.n	800e7c2 <HAL_TIM_Encoder_Start+0x26>
 800e7b0:	e00f      	b.n	800e7d2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	f000 fc6c 	bl	800f098 <TIM_CCxChannelCmd>
      break;
 800e7c0:	e016      	b.n	800e7f0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	2104      	movs	r1, #4
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f000 fc64 	bl	800f098 <TIM_CCxChannelCmd>
      break;
 800e7d0:	e00e      	b.n	800e7f0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	2201      	movs	r2, #1
 800e7d8:	2100      	movs	r1, #0
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f000 fc5c 	bl	800f098 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	2104      	movs	r1, #4
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f000 fc55 	bl	800f098 <TIM_CCxChannelCmd>
      break;
 800e7ee:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	681a      	ldr	r2, [r3, #0]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f042 0201 	orr.w	r2, r2, #1
 800e7fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	3708      	adds	r7, #8
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}

0800e80a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e80a:	b580      	push	{r7, lr}
 800e80c:	b082      	sub	sp, #8
 800e80e:	af00      	add	r7, sp, #0
 800e810:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	691b      	ldr	r3, [r3, #16]
 800e818:	f003 0302 	and.w	r3, r3, #2
 800e81c:	2b02      	cmp	r3, #2
 800e81e:	d122      	bne.n	800e866 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	68db      	ldr	r3, [r3, #12]
 800e826:	f003 0302 	and.w	r3, r3, #2
 800e82a:	2b02      	cmp	r3, #2
 800e82c:	d11b      	bne.n	800e866 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f06f 0202 	mvn.w	r2, #2
 800e836:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	2201      	movs	r2, #1
 800e83c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	699b      	ldr	r3, [r3, #24]
 800e844:	f003 0303 	and.w	r3, r3, #3
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d003      	beq.n	800e854 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e84c:	6878      	ldr	r0, [r7, #4]
 800e84e:	f000 f9b5 	bl	800ebbc <HAL_TIM_IC_CaptureCallback>
 800e852:	e005      	b.n	800e860 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e854:	6878      	ldr	r0, [r7, #4]
 800e856:	f000 f9a7 	bl	800eba8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f000 f9b8 	bl	800ebd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2200      	movs	r2, #0
 800e864:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	691b      	ldr	r3, [r3, #16]
 800e86c:	f003 0304 	and.w	r3, r3, #4
 800e870:	2b04      	cmp	r3, #4
 800e872:	d122      	bne.n	800e8ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	68db      	ldr	r3, [r3, #12]
 800e87a:	f003 0304 	and.w	r3, r3, #4
 800e87e:	2b04      	cmp	r3, #4
 800e880:	d11b      	bne.n	800e8ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f06f 0204 	mvn.w	r2, #4
 800e88a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2202      	movs	r2, #2
 800e890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	699b      	ldr	r3, [r3, #24]
 800e898:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d003      	beq.n	800e8a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e8a0:	6878      	ldr	r0, [r7, #4]
 800e8a2:	f000 f98b 	bl	800ebbc <HAL_TIM_IC_CaptureCallback>
 800e8a6:	e005      	b.n	800e8b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f000 f97d 	bl	800eba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e8ae:	6878      	ldr	r0, [r7, #4]
 800e8b0:	f000 f98e 	bl	800ebd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	691b      	ldr	r3, [r3, #16]
 800e8c0:	f003 0308 	and.w	r3, r3, #8
 800e8c4:	2b08      	cmp	r3, #8
 800e8c6:	d122      	bne.n	800e90e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	68db      	ldr	r3, [r3, #12]
 800e8ce:	f003 0308 	and.w	r3, r3, #8
 800e8d2:	2b08      	cmp	r3, #8
 800e8d4:	d11b      	bne.n	800e90e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f06f 0208 	mvn.w	r2, #8
 800e8de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	2204      	movs	r2, #4
 800e8e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	69db      	ldr	r3, [r3, #28]
 800e8ec:	f003 0303 	and.w	r3, r3, #3
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d003      	beq.n	800e8fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f000 f961 	bl	800ebbc <HAL_TIM_IC_CaptureCallback>
 800e8fa:	e005      	b.n	800e908 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f000 f953 	bl	800eba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f000 f964 	bl	800ebd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	2200      	movs	r2, #0
 800e90c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	691b      	ldr	r3, [r3, #16]
 800e914:	f003 0310 	and.w	r3, r3, #16
 800e918:	2b10      	cmp	r3, #16
 800e91a:	d122      	bne.n	800e962 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	68db      	ldr	r3, [r3, #12]
 800e922:	f003 0310 	and.w	r3, r3, #16
 800e926:	2b10      	cmp	r3, #16
 800e928:	d11b      	bne.n	800e962 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	f06f 0210 	mvn.w	r2, #16
 800e932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2208      	movs	r2, #8
 800e938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	69db      	ldr	r3, [r3, #28]
 800e940:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e944:	2b00      	cmp	r3, #0
 800e946:	d003      	beq.n	800e950 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 f937 	bl	800ebbc <HAL_TIM_IC_CaptureCallback>
 800e94e:	e005      	b.n	800e95c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f000 f929 	bl	800eba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 f93a 	bl	800ebd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2200      	movs	r2, #0
 800e960:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	691b      	ldr	r3, [r3, #16]
 800e968:	f003 0301 	and.w	r3, r3, #1
 800e96c:	2b01      	cmp	r3, #1
 800e96e:	d10e      	bne.n	800e98e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	68db      	ldr	r3, [r3, #12]
 800e976:	f003 0301 	and.w	r3, r3, #1
 800e97a:	2b01      	cmp	r3, #1
 800e97c:	d107      	bne.n	800e98e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f06f 0201 	mvn.w	r2, #1
 800e986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f7fb fbd1 	bl	800a130 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	691b      	ldr	r3, [r3, #16]
 800e994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e998:	2b80      	cmp	r3, #128	; 0x80
 800e99a:	d10e      	bne.n	800e9ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	68db      	ldr	r3, [r3, #12]
 800e9a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9a6:	2b80      	cmp	r3, #128	; 0x80
 800e9a8:	d107      	bne.n	800e9ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e9b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 fc6d 	bl	800f294 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	691b      	ldr	r3, [r3, #16]
 800e9c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9c4:	2b40      	cmp	r3, #64	; 0x40
 800e9c6:	d10e      	bne.n	800e9e6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	68db      	ldr	r3, [r3, #12]
 800e9ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9d2:	2b40      	cmp	r3, #64	; 0x40
 800e9d4:	d107      	bne.n	800e9e6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e9de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e9e0:	6878      	ldr	r0, [r7, #4]
 800e9e2:	f000 f8ff 	bl	800ebe4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	691b      	ldr	r3, [r3, #16]
 800e9ec:	f003 0320 	and.w	r3, r3, #32
 800e9f0:	2b20      	cmp	r3, #32
 800e9f2:	d10e      	bne.n	800ea12 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	68db      	ldr	r3, [r3, #12]
 800e9fa:	f003 0320 	and.w	r3, r3, #32
 800e9fe:	2b20      	cmp	r3, #32
 800ea00:	d107      	bne.n	800ea12 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	f06f 0220 	mvn.w	r2, #32
 800ea0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ea0c:	6878      	ldr	r0, [r7, #4]
 800ea0e:	f000 fc37 	bl	800f280 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ea12:	bf00      	nop
 800ea14:	3708      	adds	r7, #8
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
	...

0800ea1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ea2e:	2b01      	cmp	r3, #1
 800ea30:	d101      	bne.n	800ea36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ea32:	2302      	movs	r3, #2
 800ea34:	e0b4      	b.n	800eba0 <HAL_TIM_PWM_ConfigChannel+0x184>
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	2201      	movs	r2, #1
 800ea3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	2202      	movs	r2, #2
 800ea42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2b0c      	cmp	r3, #12
 800ea4a:	f200 809f 	bhi.w	800eb8c <HAL_TIM_PWM_ConfigChannel+0x170>
 800ea4e:	a201      	add	r2, pc, #4	; (adr r2, 800ea54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800ea50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea54:	0800ea89 	.word	0x0800ea89
 800ea58:	0800eb8d 	.word	0x0800eb8d
 800ea5c:	0800eb8d 	.word	0x0800eb8d
 800ea60:	0800eb8d 	.word	0x0800eb8d
 800ea64:	0800eac9 	.word	0x0800eac9
 800ea68:	0800eb8d 	.word	0x0800eb8d
 800ea6c:	0800eb8d 	.word	0x0800eb8d
 800ea70:	0800eb8d 	.word	0x0800eb8d
 800ea74:	0800eb0b 	.word	0x0800eb0b
 800ea78:	0800eb8d 	.word	0x0800eb8d
 800ea7c:	0800eb8d 	.word	0x0800eb8d
 800ea80:	0800eb8d 	.word	0x0800eb8d
 800ea84:	0800eb4b 	.word	0x0800eb4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	68b9      	ldr	r1, [r7, #8]
 800ea8e:	4618      	mov	r0, r3
 800ea90:	f000 f952 	bl	800ed38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	699a      	ldr	r2, [r3, #24]
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	f042 0208 	orr.w	r2, r2, #8
 800eaa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	699a      	ldr	r2, [r3, #24]
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	f022 0204 	bic.w	r2, r2, #4
 800eab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	6999      	ldr	r1, [r3, #24]
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	691a      	ldr	r2, [r3, #16]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	430a      	orrs	r2, r1
 800eac4:	619a      	str	r2, [r3, #24]
      break;
 800eac6:	e062      	b.n	800eb8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	68b9      	ldr	r1, [r7, #8]
 800eace:	4618      	mov	r0, r3
 800ead0:	f000 f9a2 	bl	800ee18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	699a      	ldr	r2, [r3, #24]
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	699a      	ldr	r2, [r3, #24]
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eaf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	6999      	ldr	r1, [r3, #24]
 800eafa:	68bb      	ldr	r3, [r7, #8]
 800eafc:	691b      	ldr	r3, [r3, #16]
 800eafe:	021a      	lsls	r2, r3, #8
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	430a      	orrs	r2, r1
 800eb06:	619a      	str	r2, [r3, #24]
      break;
 800eb08:	e041      	b.n	800eb8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	68b9      	ldr	r1, [r7, #8]
 800eb10:	4618      	mov	r0, r3
 800eb12:	f000 f9f7 	bl	800ef04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	69da      	ldr	r2, [r3, #28]
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	f042 0208 	orr.w	r2, r2, #8
 800eb24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	69da      	ldr	r2, [r3, #28]
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	f022 0204 	bic.w	r2, r2, #4
 800eb34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	69d9      	ldr	r1, [r3, #28]
 800eb3c:	68bb      	ldr	r3, [r7, #8]
 800eb3e:	691a      	ldr	r2, [r3, #16]
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	430a      	orrs	r2, r1
 800eb46:	61da      	str	r2, [r3, #28]
      break;
 800eb48:	e021      	b.n	800eb8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	68b9      	ldr	r1, [r7, #8]
 800eb50:	4618      	mov	r0, r3
 800eb52:	f000 fa4b 	bl	800efec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	69da      	ldr	r2, [r3, #28]
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eb64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	69da      	ldr	r2, [r3, #28]
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eb74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	69d9      	ldr	r1, [r3, #28]
 800eb7c:	68bb      	ldr	r3, [r7, #8]
 800eb7e:	691b      	ldr	r3, [r3, #16]
 800eb80:	021a      	lsls	r2, r3, #8
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	681b      	ldr	r3, [r3, #0]
 800eb86:	430a      	orrs	r2, r1
 800eb88:	61da      	str	r2, [r3, #28]
      break;
 800eb8a:	e000      	b.n	800eb8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800eb8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2201      	movs	r2, #1
 800eb92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2200      	movs	r2, #0
 800eb9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eb9e:	2300      	movs	r3, #0
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3710      	adds	r7, #16
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}

0800eba8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eba8:	b480      	push	{r7}
 800ebaa:	b083      	sub	sp, #12
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ebb0:	bf00      	nop
 800ebb2:	370c      	adds	r7, #12
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebba:	4770      	bx	lr

0800ebbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ebbc:	b480      	push	{r7}
 800ebbe:	b083      	sub	sp, #12
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ebc4:	bf00      	nop
 800ebc6:	370c      	adds	r7, #12
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr

0800ebd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b083      	sub	sp, #12
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ebd8:	bf00      	nop
 800ebda:	370c      	adds	r7, #12
 800ebdc:	46bd      	mov	sp, r7
 800ebde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe2:	4770      	bx	lr

0800ebe4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ebe4:	b480      	push	{r7}
 800ebe6:	b083      	sub	sp, #12
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ebec:	bf00      	nop
 800ebee:	370c      	adds	r7, #12
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf6:	4770      	bx	lr

0800ebf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b085      	sub	sp, #20
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
 800ec00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	4a40      	ldr	r2, [pc, #256]	; (800ed0c <TIM_Base_SetConfig+0x114>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d013      	beq.n	800ec38 <TIM_Base_SetConfig+0x40>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec16:	d00f      	beq.n	800ec38 <TIM_Base_SetConfig+0x40>
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	4a3d      	ldr	r2, [pc, #244]	; (800ed10 <TIM_Base_SetConfig+0x118>)
 800ec1c:	4293      	cmp	r3, r2
 800ec1e:	d00b      	beq.n	800ec38 <TIM_Base_SetConfig+0x40>
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	4a3c      	ldr	r2, [pc, #240]	; (800ed14 <TIM_Base_SetConfig+0x11c>)
 800ec24:	4293      	cmp	r3, r2
 800ec26:	d007      	beq.n	800ec38 <TIM_Base_SetConfig+0x40>
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	4a3b      	ldr	r2, [pc, #236]	; (800ed18 <TIM_Base_SetConfig+0x120>)
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	d003      	beq.n	800ec38 <TIM_Base_SetConfig+0x40>
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	4a3a      	ldr	r2, [pc, #232]	; (800ed1c <TIM_Base_SetConfig+0x124>)
 800ec34:	4293      	cmp	r3, r2
 800ec36:	d108      	bne.n	800ec4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	68fa      	ldr	r2, [r7, #12]
 800ec46:	4313      	orrs	r3, r2
 800ec48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	4a2f      	ldr	r2, [pc, #188]	; (800ed0c <TIM_Base_SetConfig+0x114>)
 800ec4e:	4293      	cmp	r3, r2
 800ec50:	d02b      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ec58:	d027      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	4a2c      	ldr	r2, [pc, #176]	; (800ed10 <TIM_Base_SetConfig+0x118>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d023      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	4a2b      	ldr	r2, [pc, #172]	; (800ed14 <TIM_Base_SetConfig+0x11c>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d01f      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	4a2a      	ldr	r2, [pc, #168]	; (800ed18 <TIM_Base_SetConfig+0x120>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d01b      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	4a29      	ldr	r2, [pc, #164]	; (800ed1c <TIM_Base_SetConfig+0x124>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	d017      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	4a28      	ldr	r2, [pc, #160]	; (800ed20 <TIM_Base_SetConfig+0x128>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d013      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	4a27      	ldr	r2, [pc, #156]	; (800ed24 <TIM_Base_SetConfig+0x12c>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d00f      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	4a26      	ldr	r2, [pc, #152]	; (800ed28 <TIM_Base_SetConfig+0x130>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d00b      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	4a25      	ldr	r2, [pc, #148]	; (800ed2c <TIM_Base_SetConfig+0x134>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	d007      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	4a24      	ldr	r2, [pc, #144]	; (800ed30 <TIM_Base_SetConfig+0x138>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d003      	beq.n	800ecaa <TIM_Base_SetConfig+0xb2>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	4a23      	ldr	r2, [pc, #140]	; (800ed34 <TIM_Base_SetConfig+0x13c>)
 800eca6:	4293      	cmp	r3, r2
 800eca8:	d108      	bne.n	800ecbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ecb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	68db      	ldr	r3, [r3, #12]
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	4313      	orrs	r3, r2
 800ecba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	695b      	ldr	r3, [r3, #20]
 800ecc6:	4313      	orrs	r3, r2
 800ecc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	68fa      	ldr	r2, [r7, #12]
 800ecce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	689a      	ldr	r2, [r3, #8]
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	681a      	ldr	r2, [r3, #0]
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	4a0a      	ldr	r2, [pc, #40]	; (800ed0c <TIM_Base_SetConfig+0x114>)
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d003      	beq.n	800ecf0 <TIM_Base_SetConfig+0xf8>
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	4a0c      	ldr	r2, [pc, #48]	; (800ed1c <TIM_Base_SetConfig+0x124>)
 800ecec:	4293      	cmp	r3, r2
 800ecee:	d103      	bne.n	800ecf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	691a      	ldr	r2, [r3, #16]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2201      	movs	r2, #1
 800ecfc:	615a      	str	r2, [r3, #20]
}
 800ecfe:	bf00      	nop
 800ed00:	3714      	adds	r7, #20
 800ed02:	46bd      	mov	sp, r7
 800ed04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed08:	4770      	bx	lr
 800ed0a:	bf00      	nop
 800ed0c:	40010000 	.word	0x40010000
 800ed10:	40000400 	.word	0x40000400
 800ed14:	40000800 	.word	0x40000800
 800ed18:	40000c00 	.word	0x40000c00
 800ed1c:	40010400 	.word	0x40010400
 800ed20:	40014000 	.word	0x40014000
 800ed24:	40014400 	.word	0x40014400
 800ed28:	40014800 	.word	0x40014800
 800ed2c:	40001800 	.word	0x40001800
 800ed30:	40001c00 	.word	0x40001c00
 800ed34:	40002000 	.word	0x40002000

0800ed38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b087      	sub	sp, #28
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
 800ed40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a1b      	ldr	r3, [r3, #32]
 800ed46:	f023 0201 	bic.w	r2, r3, #1
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6a1b      	ldr	r3, [r3, #32]
 800ed52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	699b      	ldr	r3, [r3, #24]
 800ed5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	f023 0303 	bic.w	r3, r3, #3
 800ed6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	68fa      	ldr	r2, [r7, #12]
 800ed76:	4313      	orrs	r3, r2
 800ed78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	f023 0302 	bic.w	r3, r3, #2
 800ed80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ed82:	683b      	ldr	r3, [r7, #0]
 800ed84:	689b      	ldr	r3, [r3, #8]
 800ed86:	697a      	ldr	r2, [r7, #20]
 800ed88:	4313      	orrs	r3, r2
 800ed8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	4a20      	ldr	r2, [pc, #128]	; (800ee10 <TIM_OC1_SetConfig+0xd8>)
 800ed90:	4293      	cmp	r3, r2
 800ed92:	d003      	beq.n	800ed9c <TIM_OC1_SetConfig+0x64>
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	4a1f      	ldr	r2, [pc, #124]	; (800ee14 <TIM_OC1_SetConfig+0xdc>)
 800ed98:	4293      	cmp	r3, r2
 800ed9a:	d10c      	bne.n	800edb6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	f023 0308 	bic.w	r3, r3, #8
 800eda2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	68db      	ldr	r3, [r3, #12]
 800eda8:	697a      	ldr	r2, [r7, #20]
 800edaa:	4313      	orrs	r3, r2
 800edac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	f023 0304 	bic.w	r3, r3, #4
 800edb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	4a15      	ldr	r2, [pc, #84]	; (800ee10 <TIM_OC1_SetConfig+0xd8>)
 800edba:	4293      	cmp	r3, r2
 800edbc:	d003      	beq.n	800edc6 <TIM_OC1_SetConfig+0x8e>
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	4a14      	ldr	r2, [pc, #80]	; (800ee14 <TIM_OC1_SetConfig+0xdc>)
 800edc2:	4293      	cmp	r3, r2
 800edc4:	d111      	bne.n	800edea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800edc6:	693b      	ldr	r3, [r7, #16]
 800edc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800edcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800edce:	693b      	ldr	r3, [r7, #16]
 800edd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800edd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	695b      	ldr	r3, [r3, #20]
 800edda:	693a      	ldr	r2, [r7, #16]
 800eddc:	4313      	orrs	r3, r2
 800edde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	699b      	ldr	r3, [r3, #24]
 800ede4:	693a      	ldr	r2, [r7, #16]
 800ede6:	4313      	orrs	r3, r2
 800ede8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	693a      	ldr	r2, [r7, #16]
 800edee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	68fa      	ldr	r2, [r7, #12]
 800edf4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	685a      	ldr	r2, [r3, #4]
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	697a      	ldr	r2, [r7, #20]
 800ee02:	621a      	str	r2, [r3, #32]
}
 800ee04:	bf00      	nop
 800ee06:	371c      	adds	r7, #28
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0e:	4770      	bx	lr
 800ee10:	40010000 	.word	0x40010000
 800ee14:	40010400 	.word	0x40010400

0800ee18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ee18:	b480      	push	{r7}
 800ee1a:	b087      	sub	sp, #28
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6a1b      	ldr	r3, [r3, #32]
 800ee26:	f023 0210 	bic.w	r2, r3, #16
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	6a1b      	ldr	r3, [r3, #32]
 800ee32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	685b      	ldr	r3, [r3, #4]
 800ee38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	699b      	ldr	r3, [r3, #24]
 800ee3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ee46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ee4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	021b      	lsls	r3, r3, #8
 800ee56:	68fa      	ldr	r2, [r7, #12]
 800ee58:	4313      	orrs	r3, r2
 800ee5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ee5c:	697b      	ldr	r3, [r7, #20]
 800ee5e:	f023 0320 	bic.w	r3, r3, #32
 800ee62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	689b      	ldr	r3, [r3, #8]
 800ee68:	011b      	lsls	r3, r3, #4
 800ee6a:	697a      	ldr	r2, [r7, #20]
 800ee6c:	4313      	orrs	r3, r2
 800ee6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	4a22      	ldr	r2, [pc, #136]	; (800eefc <TIM_OC2_SetConfig+0xe4>)
 800ee74:	4293      	cmp	r3, r2
 800ee76:	d003      	beq.n	800ee80 <TIM_OC2_SetConfig+0x68>
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	4a21      	ldr	r2, [pc, #132]	; (800ef00 <TIM_OC2_SetConfig+0xe8>)
 800ee7c:	4293      	cmp	r3, r2
 800ee7e:	d10d      	bne.n	800ee9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ee80:	697b      	ldr	r3, [r7, #20]
 800ee82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ee86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	68db      	ldr	r3, [r3, #12]
 800ee8c:	011b      	lsls	r3, r3, #4
 800ee8e:	697a      	ldr	r2, [r7, #20]
 800ee90:	4313      	orrs	r3, r2
 800ee92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ee9a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	4a17      	ldr	r2, [pc, #92]	; (800eefc <TIM_OC2_SetConfig+0xe4>)
 800eea0:	4293      	cmp	r3, r2
 800eea2:	d003      	beq.n	800eeac <TIM_OC2_SetConfig+0x94>
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	4a16      	ldr	r2, [pc, #88]	; (800ef00 <TIM_OC2_SetConfig+0xe8>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d113      	bne.n	800eed4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800eeb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800eeba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	695b      	ldr	r3, [r3, #20]
 800eec0:	009b      	lsls	r3, r3, #2
 800eec2:	693a      	ldr	r2, [r7, #16]
 800eec4:	4313      	orrs	r3, r2
 800eec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	699b      	ldr	r3, [r3, #24]
 800eecc:	009b      	lsls	r3, r3, #2
 800eece:	693a      	ldr	r2, [r7, #16]
 800eed0:	4313      	orrs	r3, r2
 800eed2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	693a      	ldr	r2, [r7, #16]
 800eed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	68fa      	ldr	r2, [r7, #12]
 800eede:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eee0:	683b      	ldr	r3, [r7, #0]
 800eee2:	685a      	ldr	r2, [r3, #4]
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	697a      	ldr	r2, [r7, #20]
 800eeec:	621a      	str	r2, [r3, #32]
}
 800eeee:	bf00      	nop
 800eef0:	371c      	adds	r7, #28
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr
 800eefa:	bf00      	nop
 800eefc:	40010000 	.word	0x40010000
 800ef00:	40010400 	.word	0x40010400

0800ef04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ef04:	b480      	push	{r7}
 800ef06:	b087      	sub	sp, #28
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	6a1b      	ldr	r3, [r3, #32]
 800ef12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	6a1b      	ldr	r3, [r3, #32]
 800ef1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	685b      	ldr	r3, [r3, #4]
 800ef24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	69db      	ldr	r3, [r3, #28]
 800ef2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	f023 0303 	bic.w	r3, r3, #3
 800ef3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	68fa      	ldr	r2, [r7, #12]
 800ef42:	4313      	orrs	r3, r2
 800ef44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ef46:	697b      	ldr	r3, [r7, #20]
 800ef48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ef4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ef4e:	683b      	ldr	r3, [r7, #0]
 800ef50:	689b      	ldr	r3, [r3, #8]
 800ef52:	021b      	lsls	r3, r3, #8
 800ef54:	697a      	ldr	r2, [r7, #20]
 800ef56:	4313      	orrs	r3, r2
 800ef58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	4a21      	ldr	r2, [pc, #132]	; (800efe4 <TIM_OC3_SetConfig+0xe0>)
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d003      	beq.n	800ef6a <TIM_OC3_SetConfig+0x66>
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	4a20      	ldr	r2, [pc, #128]	; (800efe8 <TIM_OC3_SetConfig+0xe4>)
 800ef66:	4293      	cmp	r3, r2
 800ef68:	d10d      	bne.n	800ef86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ef6a:	697b      	ldr	r3, [r7, #20]
 800ef6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ef70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	68db      	ldr	r3, [r3, #12]
 800ef76:	021b      	lsls	r3, r3, #8
 800ef78:	697a      	ldr	r2, [r7, #20]
 800ef7a:	4313      	orrs	r3, r2
 800ef7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ef7e:	697b      	ldr	r3, [r7, #20]
 800ef80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ef84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	4a16      	ldr	r2, [pc, #88]	; (800efe4 <TIM_OC3_SetConfig+0xe0>)
 800ef8a:	4293      	cmp	r3, r2
 800ef8c:	d003      	beq.n	800ef96 <TIM_OC3_SetConfig+0x92>
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	4a15      	ldr	r2, [pc, #84]	; (800efe8 <TIM_OC3_SetConfig+0xe4>)
 800ef92:	4293      	cmp	r3, r2
 800ef94:	d113      	bne.n	800efbe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ef96:	693b      	ldr	r3, [r7, #16]
 800ef98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ef9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ef9e:	693b      	ldr	r3, [r7, #16]
 800efa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800efa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	695b      	ldr	r3, [r3, #20]
 800efaa:	011b      	lsls	r3, r3, #4
 800efac:	693a      	ldr	r2, [r7, #16]
 800efae:	4313      	orrs	r3, r2
 800efb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	699b      	ldr	r3, [r3, #24]
 800efb6:	011b      	lsls	r3, r3, #4
 800efb8:	693a      	ldr	r2, [r7, #16]
 800efba:	4313      	orrs	r3, r2
 800efbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	693a      	ldr	r2, [r7, #16]
 800efc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	68fa      	ldr	r2, [r7, #12]
 800efc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	685a      	ldr	r2, [r3, #4]
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	697a      	ldr	r2, [r7, #20]
 800efd6:	621a      	str	r2, [r3, #32]
}
 800efd8:	bf00      	nop
 800efda:	371c      	adds	r7, #28
 800efdc:	46bd      	mov	sp, r7
 800efde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe2:	4770      	bx	lr
 800efe4:	40010000 	.word	0x40010000
 800efe8:	40010400 	.word	0x40010400

0800efec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800efec:	b480      	push	{r7}
 800efee:	b087      	sub	sp, #28
 800eff0:	af00      	add	r7, sp, #0
 800eff2:	6078      	str	r0, [r7, #4]
 800eff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6a1b      	ldr	r3, [r3, #32]
 800effa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	6a1b      	ldr	r3, [r3, #32]
 800f006:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	685b      	ldr	r3, [r3, #4]
 800f00c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	69db      	ldr	r3, [r3, #28]
 800f012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f01a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	021b      	lsls	r3, r3, #8
 800f02a:	68fa      	ldr	r2, [r7, #12]
 800f02c:	4313      	orrs	r3, r2
 800f02e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f038:	683b      	ldr	r3, [r7, #0]
 800f03a:	689b      	ldr	r3, [r3, #8]
 800f03c:	031b      	lsls	r3, r3, #12
 800f03e:	693a      	ldr	r2, [r7, #16]
 800f040:	4313      	orrs	r3, r2
 800f042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	4a12      	ldr	r2, [pc, #72]	; (800f090 <TIM_OC4_SetConfig+0xa4>)
 800f048:	4293      	cmp	r3, r2
 800f04a:	d003      	beq.n	800f054 <TIM_OC4_SetConfig+0x68>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	4a11      	ldr	r2, [pc, #68]	; (800f094 <TIM_OC4_SetConfig+0xa8>)
 800f050:	4293      	cmp	r3, r2
 800f052:	d109      	bne.n	800f068 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f054:	697b      	ldr	r3, [r7, #20]
 800f056:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f05a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	695b      	ldr	r3, [r3, #20]
 800f060:	019b      	lsls	r3, r3, #6
 800f062:	697a      	ldr	r2, [r7, #20]
 800f064:	4313      	orrs	r3, r2
 800f066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	697a      	ldr	r2, [r7, #20]
 800f06c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	68fa      	ldr	r2, [r7, #12]
 800f072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	685a      	ldr	r2, [r3, #4]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	693a      	ldr	r2, [r7, #16]
 800f080:	621a      	str	r2, [r3, #32]
}
 800f082:	bf00      	nop
 800f084:	371c      	adds	r7, #28
 800f086:	46bd      	mov	sp, r7
 800f088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08c:	4770      	bx	lr
 800f08e:	bf00      	nop
 800f090:	40010000 	.word	0x40010000
 800f094:	40010400 	.word	0x40010400

0800f098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f098:	b480      	push	{r7}
 800f09a:	b087      	sub	sp, #28
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	60f8      	str	r0, [r7, #12]
 800f0a0:	60b9      	str	r1, [r7, #8]
 800f0a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	f003 031f 	and.w	r3, r3, #31
 800f0aa:	2201      	movs	r2, #1
 800f0ac:	fa02 f303 	lsl.w	r3, r2, r3
 800f0b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	6a1a      	ldr	r2, [r3, #32]
 800f0b6:	697b      	ldr	r3, [r7, #20]
 800f0b8:	43db      	mvns	r3, r3
 800f0ba:	401a      	ands	r2, r3
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	6a1a      	ldr	r2, [r3, #32]
 800f0c4:	68bb      	ldr	r3, [r7, #8]
 800f0c6:	f003 031f 	and.w	r3, r3, #31
 800f0ca:	6879      	ldr	r1, [r7, #4]
 800f0cc:	fa01 f303 	lsl.w	r3, r1, r3
 800f0d0:	431a      	orrs	r2, r3
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	621a      	str	r2, [r3, #32]
}
 800f0d6:	bf00      	nop
 800f0d8:	371c      	adds	r7, #28
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e0:	4770      	bx	lr
	...

0800f0e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b085      	sub	sp, #20
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
 800f0ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f0f4:	2b01      	cmp	r3, #1
 800f0f6:	d101      	bne.n	800f0fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f0f8:	2302      	movs	r3, #2
 800f0fa:	e05a      	b.n	800f1b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2201      	movs	r2, #1
 800f100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2202      	movs	r2, #2
 800f108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	685b      	ldr	r3, [r3, #4]
 800f112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	689b      	ldr	r3, [r3, #8]
 800f11a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	68fa      	ldr	r2, [r7, #12]
 800f12a:	4313      	orrs	r3, r2
 800f12c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	68fa      	ldr	r2, [r7, #12]
 800f134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	4a21      	ldr	r2, [pc, #132]	; (800f1c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d022      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f148:	d01d      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	4a1d      	ldr	r2, [pc, #116]	; (800f1c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d018      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	4a1b      	ldr	r2, [pc, #108]	; (800f1c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d013      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a1a      	ldr	r2, [pc, #104]	; (800f1cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f164:	4293      	cmp	r3, r2
 800f166:	d00e      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	4a18      	ldr	r2, [pc, #96]	; (800f1d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f16e:	4293      	cmp	r3, r2
 800f170:	d009      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	4a17      	ldr	r2, [pc, #92]	; (800f1d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f178:	4293      	cmp	r3, r2
 800f17a:	d004      	beq.n	800f186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	4a15      	ldr	r2, [pc, #84]	; (800f1d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f182:	4293      	cmp	r3, r2
 800f184:	d10c      	bne.n	800f1a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f18c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	685b      	ldr	r3, [r3, #4]
 800f192:	68ba      	ldr	r2, [r7, #8]
 800f194:	4313      	orrs	r3, r2
 800f196:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	68ba      	ldr	r2, [r7, #8]
 800f19e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2201      	movs	r2, #1
 800f1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f1b0:	2300      	movs	r3, #0
}
 800f1b2:	4618      	mov	r0, r3
 800f1b4:	3714      	adds	r7, #20
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1bc:	4770      	bx	lr
 800f1be:	bf00      	nop
 800f1c0:	40010000 	.word	0x40010000
 800f1c4:	40000400 	.word	0x40000400
 800f1c8:	40000800 	.word	0x40000800
 800f1cc:	40000c00 	.word	0x40000c00
 800f1d0:	40010400 	.word	0x40010400
 800f1d4:	40014000 	.word	0x40014000
 800f1d8:	40001800 	.word	0x40001800

0800f1dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f1dc:	b480      	push	{r7}
 800f1de:	b085      	sub	sp, #20
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
 800f1e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f1f0:	2b01      	cmp	r3, #1
 800f1f2:	d101      	bne.n	800f1f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f1f4:	2302      	movs	r3, #2
 800f1f6:	e03d      	b.n	800f274 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	68db      	ldr	r3, [r3, #12]
 800f20a:	4313      	orrs	r3, r2
 800f20c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	689b      	ldr	r3, [r3, #8]
 800f218:	4313      	orrs	r3, r2
 800f21a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	685b      	ldr	r3, [r3, #4]
 800f226:	4313      	orrs	r3, r2
 800f228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	4313      	orrs	r3, r2
 800f236:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	691b      	ldr	r3, [r3, #16]
 800f242:	4313      	orrs	r3, r2
 800f244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	695b      	ldr	r3, [r3, #20]
 800f250:	4313      	orrs	r3, r2
 800f252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	69db      	ldr	r3, [r3, #28]
 800f25e:	4313      	orrs	r3, r2
 800f260:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	68fa      	ldr	r2, [r7, #12]
 800f268:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2200      	movs	r2, #0
 800f26e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f272:	2300      	movs	r3, #0
}
 800f274:	4618      	mov	r0, r3
 800f276:	3714      	adds	r7, #20
 800f278:	46bd      	mov	sp, r7
 800f27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27e:	4770      	bx	lr

0800f280 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f280:	b480      	push	{r7}
 800f282:	b083      	sub	sp, #12
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f288:	bf00      	nop
 800f28a:	370c      	adds	r7, #12
 800f28c:	46bd      	mov	sp, r7
 800f28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f294:	b480      	push	{r7}
 800f296:	b083      	sub	sp, #12
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f29c:	bf00      	nop
 800f29e:	370c      	adds	r7, #12
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a6:	4770      	bx	lr

0800f2a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b082      	sub	sp, #8
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d101      	bne.n	800f2ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f2b6:	2301      	movs	r3, #1
 800f2b8:	e03f      	b.n	800f33a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f2c0:	b2db      	uxtb	r3, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d106      	bne.n	800f2d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	2200      	movs	r2, #0
 800f2ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f2ce:	6878      	ldr	r0, [r7, #4]
 800f2d0:	f7fb ff06 	bl	800b0e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2224      	movs	r2, #36	; 0x24
 800f2d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	68da      	ldr	r2, [r3, #12]
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f2ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 fb4b 	bl	800f988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	691a      	ldr	r2, [r3, #16]
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	695a      	ldr	r2, [r3, #20]
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	68da      	ldr	r2, [r3, #12]
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	2200      	movs	r2, #0
 800f326:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	2220      	movs	r2, #32
 800f32c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	2220      	movs	r2, #32
 800f334:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800f338:	2300      	movs	r3, #0
}
 800f33a:	4618      	mov	r0, r3
 800f33c:	3708      	adds	r7, #8
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}

0800f342 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f342:	b580      	push	{r7, lr}
 800f344:	b088      	sub	sp, #32
 800f346:	af02      	add	r7, sp, #8
 800f348:	60f8      	str	r0, [r7, #12]
 800f34a:	60b9      	str	r1, [r7, #8]
 800f34c:	603b      	str	r3, [r7, #0]
 800f34e:	4613      	mov	r3, r2
 800f350:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800f352:	2300      	movs	r3, #0
 800f354:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f35c:	b2db      	uxtb	r3, r3
 800f35e:	2b20      	cmp	r3, #32
 800f360:	f040 8083 	bne.w	800f46a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d002      	beq.n	800f370 <HAL_UART_Transmit+0x2e>
 800f36a:	88fb      	ldrh	r3, [r7, #6]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d101      	bne.n	800f374 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800f370:	2301      	movs	r3, #1
 800f372:	e07b      	b.n	800f46c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f37a:	2b01      	cmp	r3, #1
 800f37c:	d101      	bne.n	800f382 <HAL_UART_Transmit+0x40>
 800f37e:	2302      	movs	r3, #2
 800f380:	e074      	b.n	800f46c <HAL_UART_Transmit+0x12a>
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	2201      	movs	r2, #1
 800f386:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	2200      	movs	r2, #0
 800f38e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	2221      	movs	r2, #33	; 0x21
 800f394:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800f398:	f7fc f884 	bl	800b4a4 <HAL_GetTick>
 800f39c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	88fa      	ldrh	r2, [r7, #6]
 800f3a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	88fa      	ldrh	r2, [r7, #6]
 800f3a8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	2200      	movs	r2, #0
 800f3ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800f3b2:	e042      	b.n	800f43a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f3b8:	b29b      	uxth	r3, r3
 800f3ba:	3b01      	subs	r3, #1
 800f3bc:	b29a      	uxth	r2, r3
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	689b      	ldr	r3, [r3, #8]
 800f3c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f3ca:	d122      	bne.n	800f412 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	9300      	str	r3, [sp, #0]
 800f3d0:	697b      	ldr	r3, [r7, #20]
 800f3d2:	2200      	movs	r2, #0
 800f3d4:	2180      	movs	r1, #128	; 0x80
 800f3d6:	68f8      	ldr	r0, [r7, #12]
 800f3d8:	f000 f96a 	bl	800f6b0 <UART_WaitOnFlagUntilTimeout>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d001      	beq.n	800f3e6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800f3e2:	2303      	movs	r3, #3
 800f3e4:	e042      	b.n	800f46c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800f3e6:	68bb      	ldr	r3, [r7, #8]
 800f3e8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	881b      	ldrh	r3, [r3, #0]
 800f3ee:	461a      	mov	r2, r3
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f3f8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	691b      	ldr	r3, [r3, #16]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d103      	bne.n	800f40a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	3302      	adds	r3, #2
 800f406:	60bb      	str	r3, [r7, #8]
 800f408:	e017      	b.n	800f43a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	3301      	adds	r3, #1
 800f40e:	60bb      	str	r3, [r7, #8]
 800f410:	e013      	b.n	800f43a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	9300      	str	r3, [sp, #0]
 800f416:	697b      	ldr	r3, [r7, #20]
 800f418:	2200      	movs	r2, #0
 800f41a:	2180      	movs	r1, #128	; 0x80
 800f41c:	68f8      	ldr	r0, [r7, #12]
 800f41e:	f000 f947 	bl	800f6b0 <UART_WaitOnFlagUntilTimeout>
 800f422:	4603      	mov	r3, r0
 800f424:	2b00      	cmp	r3, #0
 800f426:	d001      	beq.n	800f42c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800f428:	2303      	movs	r3, #3
 800f42a:	e01f      	b.n	800f46c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	1c5a      	adds	r2, r3, #1
 800f430:	60ba      	str	r2, [r7, #8]
 800f432:	781a      	ldrb	r2, [r3, #0]
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f43e:	b29b      	uxth	r3, r3
 800f440:	2b00      	cmp	r3, #0
 800f442:	d1b7      	bne.n	800f3b4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	9300      	str	r3, [sp, #0]
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	2200      	movs	r2, #0
 800f44c:	2140      	movs	r1, #64	; 0x40
 800f44e:	68f8      	ldr	r0, [r7, #12]
 800f450:	f000 f92e 	bl	800f6b0 <UART_WaitOnFlagUntilTimeout>
 800f454:	4603      	mov	r3, r0
 800f456:	2b00      	cmp	r3, #0
 800f458:	d001      	beq.n	800f45e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800f45a:	2303      	movs	r3, #3
 800f45c:	e006      	b.n	800f46c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	2220      	movs	r2, #32
 800f462:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800f466:	2300      	movs	r3, #0
 800f468:	e000      	b.n	800f46c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800f46a:	2302      	movs	r3, #2
  }
}
 800f46c:	4618      	mov	r0, r3
 800f46e:	3718      	adds	r7, #24
 800f470:	46bd      	mov	sp, r7
 800f472:	bd80      	pop	{r7, pc}

0800f474 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f474:	b580      	push	{r7, lr}
 800f476:	b088      	sub	sp, #32
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	681b      	ldr	r3, [r3, #0]
 800f488:	68db      	ldr	r3, [r3, #12]
 800f48a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	695b      	ldr	r3, [r3, #20]
 800f492:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800f494:	2300      	movs	r3, #0
 800f496:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800f498:	2300      	movs	r3, #0
 800f49a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f49c:	69fb      	ldr	r3, [r7, #28]
 800f49e:	f003 030f 	and.w	r3, r3, #15
 800f4a2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800f4a4:	693b      	ldr	r3, [r7, #16]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d10d      	bne.n	800f4c6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f4aa:	69fb      	ldr	r3, [r7, #28]
 800f4ac:	f003 0320 	and.w	r3, r3, #32
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d008      	beq.n	800f4c6 <HAL_UART_IRQHandler+0x52>
 800f4b4:	69bb      	ldr	r3, [r7, #24]
 800f4b6:	f003 0320 	and.w	r3, r3, #32
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d003      	beq.n	800f4c6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800f4be:	6878      	ldr	r0, [r7, #4]
 800f4c0:	f000 f9e0 	bl	800f884 <UART_Receive_IT>
      return;
 800f4c4:	e0d1      	b.n	800f66a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f4c6:	693b      	ldr	r3, [r7, #16]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	f000 80b0 	beq.w	800f62e <HAL_UART_IRQHandler+0x1ba>
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	f003 0301 	and.w	r3, r3, #1
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d105      	bne.n	800f4e4 <HAL_UART_IRQHandler+0x70>
 800f4d8:	69bb      	ldr	r3, [r7, #24]
 800f4da:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	f000 80a5 	beq.w	800f62e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f4e4:	69fb      	ldr	r3, [r7, #28]
 800f4e6:	f003 0301 	and.w	r3, r3, #1
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d00a      	beq.n	800f504 <HAL_UART_IRQHandler+0x90>
 800f4ee:	69bb      	ldr	r3, [r7, #24]
 800f4f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d005      	beq.n	800f504 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4fc:	f043 0201 	orr.w	r2, r3, #1
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f504:	69fb      	ldr	r3, [r7, #28]
 800f506:	f003 0304 	and.w	r3, r3, #4
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d00a      	beq.n	800f524 <HAL_UART_IRQHandler+0xb0>
 800f50e:	697b      	ldr	r3, [r7, #20]
 800f510:	f003 0301 	and.w	r3, r3, #1
 800f514:	2b00      	cmp	r3, #0
 800f516:	d005      	beq.n	800f524 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f51c:	f043 0202 	orr.w	r2, r3, #2
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f524:	69fb      	ldr	r3, [r7, #28]
 800f526:	f003 0302 	and.w	r3, r3, #2
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d00a      	beq.n	800f544 <HAL_UART_IRQHandler+0xd0>
 800f52e:	697b      	ldr	r3, [r7, #20]
 800f530:	f003 0301 	and.w	r3, r3, #1
 800f534:	2b00      	cmp	r3, #0
 800f536:	d005      	beq.n	800f544 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f53c:	f043 0204 	orr.w	r2, r3, #4
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800f544:	69fb      	ldr	r3, [r7, #28]
 800f546:	f003 0308 	and.w	r3, r3, #8
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d00f      	beq.n	800f56e <HAL_UART_IRQHandler+0xfa>
 800f54e:	69bb      	ldr	r3, [r7, #24]
 800f550:	f003 0320 	and.w	r3, r3, #32
 800f554:	2b00      	cmp	r3, #0
 800f556:	d104      	bne.n	800f562 <HAL_UART_IRQHandler+0xee>
 800f558:	697b      	ldr	r3, [r7, #20]
 800f55a:	f003 0301 	and.w	r3, r3, #1
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d005      	beq.n	800f56e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f566:	f043 0208 	orr.w	r2, r3, #8
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f572:	2b00      	cmp	r3, #0
 800f574:	d078      	beq.n	800f668 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f576:	69fb      	ldr	r3, [r7, #28]
 800f578:	f003 0320 	and.w	r3, r3, #32
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d007      	beq.n	800f590 <HAL_UART_IRQHandler+0x11c>
 800f580:	69bb      	ldr	r3, [r7, #24]
 800f582:	f003 0320 	and.w	r3, r3, #32
 800f586:	2b00      	cmp	r3, #0
 800f588:	d002      	beq.n	800f590 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800f58a:	6878      	ldr	r0, [r7, #4]
 800f58c:	f000 f97a 	bl	800f884 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	695b      	ldr	r3, [r3, #20]
 800f596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f59a:	2b40      	cmp	r3, #64	; 0x40
 800f59c:	bf0c      	ite	eq
 800f59e:	2301      	moveq	r3, #1
 800f5a0:	2300      	movne	r3, #0
 800f5a2:	b2db      	uxtb	r3, r3
 800f5a4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5aa:	f003 0308 	and.w	r3, r3, #8
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d102      	bne.n	800f5b8 <HAL_UART_IRQHandler+0x144>
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d031      	beq.n	800f61c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f5b8:	6878      	ldr	r0, [r7, #4]
 800f5ba:	f000 f8c3 	bl	800f744 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	695b      	ldr	r3, [r3, #20]
 800f5c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f5c8:	2b40      	cmp	r3, #64	; 0x40
 800f5ca:	d123      	bne.n	800f614 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	695a      	ldr	r2, [r3, #20]
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f5da:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d013      	beq.n	800f60c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5e8:	4a21      	ldr	r2, [pc, #132]	; (800f670 <HAL_UART_IRQHandler+0x1fc>)
 800f5ea:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	f7fc fd87 	bl	800c104 <HAL_DMA_Abort_IT>
 800f5f6:	4603      	mov	r3, r0
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d016      	beq.n	800f62a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f600:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f602:	687a      	ldr	r2, [r7, #4]
 800f604:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800f606:	4610      	mov	r0, r2
 800f608:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f60a:	e00e      	b.n	800f62a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f60c:	6878      	ldr	r0, [r7, #4]
 800f60e:	f000 f845 	bl	800f69c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f612:	e00a      	b.n	800f62a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f000 f841 	bl	800f69c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f61a:	e006      	b.n	800f62a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f000 f83d 	bl	800f69c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800f628:	e01e      	b.n	800f668 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f62a:	bf00      	nop
    return;
 800f62c:	e01c      	b.n	800f668 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f634:	2b00      	cmp	r3, #0
 800f636:	d008      	beq.n	800f64a <HAL_UART_IRQHandler+0x1d6>
 800f638:	69bb      	ldr	r3, [r7, #24]
 800f63a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d003      	beq.n	800f64a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800f642:	6878      	ldr	r0, [r7, #4]
 800f644:	f000 f8b0 	bl	800f7a8 <UART_Transmit_IT>
    return;
 800f648:	e00f      	b.n	800f66a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f64a:	69fb      	ldr	r3, [r7, #28]
 800f64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f650:	2b00      	cmp	r3, #0
 800f652:	d00a      	beq.n	800f66a <HAL_UART_IRQHandler+0x1f6>
 800f654:	69bb      	ldr	r3, [r7, #24]
 800f656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d005      	beq.n	800f66a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800f65e:	6878      	ldr	r0, [r7, #4]
 800f660:	f000 f8f8 	bl	800f854 <UART_EndTransmit_IT>
    return;
 800f664:	bf00      	nop
 800f666:	e000      	b.n	800f66a <HAL_UART_IRQHandler+0x1f6>
    return;
 800f668:	bf00      	nop
  }
}
 800f66a:	3720      	adds	r7, #32
 800f66c:	46bd      	mov	sp, r7
 800f66e:	bd80      	pop	{r7, pc}
 800f670:	0800f781 	.word	0x0800f781

0800f674 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f67c:	bf00      	nop
 800f67e:	370c      	adds	r7, #12
 800f680:	46bd      	mov	sp, r7
 800f682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f686:	4770      	bx	lr

0800f688 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f688:	b480      	push	{r7}
 800f68a:	b083      	sub	sp, #12
 800f68c:	af00      	add	r7, sp, #0
 800f68e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800f690:	bf00      	nop
 800f692:	370c      	adds	r7, #12
 800f694:	46bd      	mov	sp, r7
 800f696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69a:	4770      	bx	lr

0800f69c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f69c:	b480      	push	{r7}
 800f69e:	b083      	sub	sp, #12
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800f6a4:	bf00      	nop
 800f6a6:	370c      	adds	r7, #12
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ae:	4770      	bx	lr

0800f6b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b084      	sub	sp, #16
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	60f8      	str	r0, [r7, #12]
 800f6b8:	60b9      	str	r1, [r7, #8]
 800f6ba:	603b      	str	r3, [r7, #0]
 800f6bc:	4613      	mov	r3, r2
 800f6be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6c0:	e02c      	b.n	800f71c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f6c2:	69bb      	ldr	r3, [r7, #24]
 800f6c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6c8:	d028      	beq.n	800f71c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800f6ca:	69bb      	ldr	r3, [r7, #24]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d007      	beq.n	800f6e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800f6d0:	f7fb fee8 	bl	800b4a4 <HAL_GetTick>
 800f6d4:	4602      	mov	r2, r0
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	1ad3      	subs	r3, r2, r3
 800f6da:	69ba      	ldr	r2, [r7, #24]
 800f6dc:	429a      	cmp	r2, r3
 800f6de:	d21d      	bcs.n	800f71c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	68da      	ldr	r2, [r3, #12]
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f6ee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	695a      	ldr	r2, [r3, #20]
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	f022 0201 	bic.w	r2, r2, #1
 800f6fe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	2220      	movs	r2, #32
 800f704:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	2220      	movs	r2, #32
 800f70c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	2200      	movs	r2, #0
 800f714:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800f718:	2303      	movs	r3, #3
 800f71a:	e00f      	b.n	800f73c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	4013      	ands	r3, r2
 800f726:	68ba      	ldr	r2, [r7, #8]
 800f728:	429a      	cmp	r2, r3
 800f72a:	bf0c      	ite	eq
 800f72c:	2301      	moveq	r3, #1
 800f72e:	2300      	movne	r3, #0
 800f730:	b2db      	uxtb	r3, r3
 800f732:	461a      	mov	r2, r3
 800f734:	79fb      	ldrb	r3, [r7, #7]
 800f736:	429a      	cmp	r2, r3
 800f738:	d0c3      	beq.n	800f6c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f73a:	2300      	movs	r3, #0
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	3710      	adds	r7, #16
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}

0800f744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f744:	b480      	push	{r7}
 800f746:	b083      	sub	sp, #12
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	68da      	ldr	r2, [r3, #12]
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f75a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	695a      	ldr	r2, [r3, #20]
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	f022 0201 	bic.w	r2, r2, #1
 800f76a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2220      	movs	r2, #32
 800f770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800f774:	bf00      	nop
 800f776:	370c      	adds	r7, #12
 800f778:	46bd      	mov	sp, r7
 800f77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f77e:	4770      	bx	lr

0800f780 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f780:	b580      	push	{r7, lr}
 800f782:	b084      	sub	sp, #16
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f78c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	2200      	movs	r2, #0
 800f792:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	2200      	movs	r2, #0
 800f798:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f79a:	68f8      	ldr	r0, [r7, #12]
 800f79c:	f7ff ff7e 	bl	800f69c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f7a0:	bf00      	nop
 800f7a2:	3710      	adds	r7, #16
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}

0800f7a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800f7a8:	b480      	push	{r7}
 800f7aa:	b085      	sub	sp, #20
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800f7b6:	b2db      	uxtb	r3, r3
 800f7b8:	2b21      	cmp	r3, #33	; 0x21
 800f7ba:	d144      	bne.n	800f846 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	689b      	ldr	r3, [r3, #8]
 800f7c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f7c4:	d11a      	bne.n	800f7fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	6a1b      	ldr	r3, [r3, #32]
 800f7ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	881b      	ldrh	r3, [r3, #0]
 800f7d0:	461a      	mov	r2, r3
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f7da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	691b      	ldr	r3, [r3, #16]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d105      	bne.n	800f7f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	6a1b      	ldr	r3, [r3, #32]
 800f7e8:	1c9a      	adds	r2, r3, #2
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	621a      	str	r2, [r3, #32]
 800f7ee:	e00e      	b.n	800f80e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	6a1b      	ldr	r3, [r3, #32]
 800f7f4:	1c5a      	adds	r2, r3, #1
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	621a      	str	r2, [r3, #32]
 800f7fa:	e008      	b.n	800f80e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	6a1b      	ldr	r3, [r3, #32]
 800f800:	1c59      	adds	r1, r3, #1
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	6211      	str	r1, [r2, #32]
 800f806:	781a      	ldrb	r2, [r3, #0]
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f812:	b29b      	uxth	r3, r3
 800f814:	3b01      	subs	r3, #1
 800f816:	b29b      	uxth	r3, r3
 800f818:	687a      	ldr	r2, [r7, #4]
 800f81a:	4619      	mov	r1, r3
 800f81c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d10f      	bne.n	800f842 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	68da      	ldr	r2, [r3, #12]
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f830:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	68da      	ldr	r2, [r3, #12]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f840:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800f842:	2300      	movs	r3, #0
 800f844:	e000      	b.n	800f848 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800f846:	2302      	movs	r3, #2
  }
}
 800f848:	4618      	mov	r0, r3
 800f84a:	3714      	adds	r7, #20
 800f84c:	46bd      	mov	sp, r7
 800f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f852:	4770      	bx	lr

0800f854 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	68da      	ldr	r2, [r3, #12]
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f86a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2220      	movs	r2, #32
 800f870:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f7ff fefd 	bl	800f674 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800f87a:	2300      	movs	r3, #0
}
 800f87c:	4618      	mov	r0, r3
 800f87e:	3708      	adds	r7, #8
 800f880:	46bd      	mov	sp, r7
 800f882:	bd80      	pop	{r7, pc}

0800f884 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b084      	sub	sp, #16
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800f892:	b2db      	uxtb	r3, r3
 800f894:	2b22      	cmp	r3, #34	; 0x22
 800f896:	d171      	bne.n	800f97c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	689b      	ldr	r3, [r3, #8]
 800f89c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f8a0:	d123      	bne.n	800f8ea <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8a6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	691b      	ldr	r3, [r3, #16]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d10e      	bne.n	800f8ce <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	685b      	ldr	r3, [r3, #4]
 800f8b6:	b29b      	uxth	r3, r3
 800f8b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8bc:	b29a      	uxth	r2, r3
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8c6:	1c9a      	adds	r2, r3, #2
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	629a      	str	r2, [r3, #40]	; 0x28
 800f8cc:	e029      	b.n	800f922 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	685b      	ldr	r3, [r3, #4]
 800f8d4:	b29b      	uxth	r3, r3
 800f8d6:	b2db      	uxtb	r3, r3
 800f8d8:	b29a      	uxth	r2, r3
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8e2:	1c5a      	adds	r2, r3, #1
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	629a      	str	r2, [r3, #40]	; 0x28
 800f8e8:	e01b      	b.n	800f922 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	691b      	ldr	r3, [r3, #16]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d10a      	bne.n	800f908 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	6858      	ldr	r0, [r3, #4]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8fc:	1c59      	adds	r1, r3, #1
 800f8fe:	687a      	ldr	r2, [r7, #4]
 800f900:	6291      	str	r1, [r2, #40]	; 0x28
 800f902:	b2c2      	uxtb	r2, r0
 800f904:	701a      	strb	r2, [r3, #0]
 800f906:	e00c      	b.n	800f922 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	685b      	ldr	r3, [r3, #4]
 800f90e:	b2da      	uxtb	r2, r3
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f914:	1c58      	adds	r0, r3, #1
 800f916:	6879      	ldr	r1, [r7, #4]
 800f918:	6288      	str	r0, [r1, #40]	; 0x28
 800f91a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f91e:	b2d2      	uxtb	r2, r2
 800f920:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800f926:	b29b      	uxth	r3, r3
 800f928:	3b01      	subs	r3, #1
 800f92a:	b29b      	uxth	r3, r3
 800f92c:	687a      	ldr	r2, [r7, #4]
 800f92e:	4619      	mov	r1, r3
 800f930:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800f932:	2b00      	cmp	r3, #0
 800f934:	d120      	bne.n	800f978 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	68da      	ldr	r2, [r3, #12]
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	f022 0220 	bic.w	r2, r2, #32
 800f944:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	68da      	ldr	r2, [r3, #12]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f954:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	695a      	ldr	r2, [r3, #20]
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	f022 0201 	bic.w	r2, r2, #1
 800f964:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	2220      	movs	r2, #32
 800f96a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800f96e:	6878      	ldr	r0, [r7, #4]
 800f970:	f7ff fe8a 	bl	800f688 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800f974:	2300      	movs	r3, #0
 800f976:	e002      	b.n	800f97e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800f978:	2300      	movs	r3, #0
 800f97a:	e000      	b.n	800f97e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800f97c:	2302      	movs	r3, #2
  }
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3710      	adds	r7, #16
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
	...

0800f988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98c:	b085      	sub	sp, #20
 800f98e:	af00      	add	r7, sp, #0
 800f990:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	691b      	ldr	r3, [r3, #16]
 800f998:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	68da      	ldr	r2, [r3, #12]
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681b      	ldr	r3, [r3, #0]
 800f9a4:	430a      	orrs	r2, r1
 800f9a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	689a      	ldr	r2, [r3, #8]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	691b      	ldr	r3, [r3, #16]
 800f9b0:	431a      	orrs	r2, r3
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	695b      	ldr	r3, [r3, #20]
 800f9b6:	431a      	orrs	r2, r3
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	69db      	ldr	r3, [r3, #28]
 800f9bc:	4313      	orrs	r3, r2
 800f9be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	68db      	ldr	r3, [r3, #12]
 800f9c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800f9ca:	f023 030c 	bic.w	r3, r3, #12
 800f9ce:	687a      	ldr	r2, [r7, #4]
 800f9d0:	6812      	ldr	r2, [r2, #0]
 800f9d2:	68f9      	ldr	r1, [r7, #12]
 800f9d4:	430b      	orrs	r3, r1
 800f9d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	695b      	ldr	r3, [r3, #20]
 800f9de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	699a      	ldr	r2, [r3, #24]
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	430a      	orrs	r2, r1
 800f9ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	69db      	ldr	r3, [r3, #28]
 800f9f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f9f6:	f040 818b 	bne.w	800fd10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	4ac1      	ldr	r2, [pc, #772]	; (800fd04 <UART_SetConfig+0x37c>)
 800fa00:	4293      	cmp	r3, r2
 800fa02:	d005      	beq.n	800fa10 <UART_SetConfig+0x88>
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	4abf      	ldr	r2, [pc, #764]	; (800fd08 <UART_SetConfig+0x380>)
 800fa0a:	4293      	cmp	r3, r2
 800fa0c:	f040 80bd 	bne.w	800fb8a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fa10:	f7fe f836 	bl	800da80 <HAL_RCC_GetPCLK2Freq>
 800fa14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fa16:	68bb      	ldr	r3, [r7, #8]
 800fa18:	461d      	mov	r5, r3
 800fa1a:	f04f 0600 	mov.w	r6, #0
 800fa1e:	46a8      	mov	r8, r5
 800fa20:	46b1      	mov	r9, r6
 800fa22:	eb18 0308 	adds.w	r3, r8, r8
 800fa26:	eb49 0409 	adc.w	r4, r9, r9
 800fa2a:	4698      	mov	r8, r3
 800fa2c:	46a1      	mov	r9, r4
 800fa2e:	eb18 0805 	adds.w	r8, r8, r5
 800fa32:	eb49 0906 	adc.w	r9, r9, r6
 800fa36:	f04f 0100 	mov.w	r1, #0
 800fa3a:	f04f 0200 	mov.w	r2, #0
 800fa3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fa42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fa46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fa4a:	4688      	mov	r8, r1
 800fa4c:	4691      	mov	r9, r2
 800fa4e:	eb18 0005 	adds.w	r0, r8, r5
 800fa52:	eb49 0106 	adc.w	r1, r9, r6
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	685b      	ldr	r3, [r3, #4]
 800fa5a:	461d      	mov	r5, r3
 800fa5c:	f04f 0600 	mov.w	r6, #0
 800fa60:	196b      	adds	r3, r5, r5
 800fa62:	eb46 0406 	adc.w	r4, r6, r6
 800fa66:	461a      	mov	r2, r3
 800fa68:	4623      	mov	r3, r4
 800fa6a:	f7f9 f845 	bl	8008af8 <__aeabi_uldivmod>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	460c      	mov	r4, r1
 800fa72:	461a      	mov	r2, r3
 800fa74:	4ba5      	ldr	r3, [pc, #660]	; (800fd0c <UART_SetConfig+0x384>)
 800fa76:	fba3 2302 	umull	r2, r3, r3, r2
 800fa7a:	095b      	lsrs	r3, r3, #5
 800fa7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fa80:	68bb      	ldr	r3, [r7, #8]
 800fa82:	461d      	mov	r5, r3
 800fa84:	f04f 0600 	mov.w	r6, #0
 800fa88:	46a9      	mov	r9, r5
 800fa8a:	46b2      	mov	sl, r6
 800fa8c:	eb19 0309 	adds.w	r3, r9, r9
 800fa90:	eb4a 040a 	adc.w	r4, sl, sl
 800fa94:	4699      	mov	r9, r3
 800fa96:	46a2      	mov	sl, r4
 800fa98:	eb19 0905 	adds.w	r9, r9, r5
 800fa9c:	eb4a 0a06 	adc.w	sl, sl, r6
 800faa0:	f04f 0100 	mov.w	r1, #0
 800faa4:	f04f 0200 	mov.w	r2, #0
 800faa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800faac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fab0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fab4:	4689      	mov	r9, r1
 800fab6:	4692      	mov	sl, r2
 800fab8:	eb19 0005 	adds.w	r0, r9, r5
 800fabc:	eb4a 0106 	adc.w	r1, sl, r6
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	685b      	ldr	r3, [r3, #4]
 800fac4:	461d      	mov	r5, r3
 800fac6:	f04f 0600 	mov.w	r6, #0
 800faca:	196b      	adds	r3, r5, r5
 800facc:	eb46 0406 	adc.w	r4, r6, r6
 800fad0:	461a      	mov	r2, r3
 800fad2:	4623      	mov	r3, r4
 800fad4:	f7f9 f810 	bl	8008af8 <__aeabi_uldivmod>
 800fad8:	4603      	mov	r3, r0
 800fada:	460c      	mov	r4, r1
 800fadc:	461a      	mov	r2, r3
 800fade:	4b8b      	ldr	r3, [pc, #556]	; (800fd0c <UART_SetConfig+0x384>)
 800fae0:	fba3 1302 	umull	r1, r3, r3, r2
 800fae4:	095b      	lsrs	r3, r3, #5
 800fae6:	2164      	movs	r1, #100	; 0x64
 800fae8:	fb01 f303 	mul.w	r3, r1, r3
 800faec:	1ad3      	subs	r3, r2, r3
 800faee:	00db      	lsls	r3, r3, #3
 800faf0:	3332      	adds	r3, #50	; 0x32
 800faf2:	4a86      	ldr	r2, [pc, #536]	; (800fd0c <UART_SetConfig+0x384>)
 800faf4:	fba2 2303 	umull	r2, r3, r2, r3
 800faf8:	095b      	lsrs	r3, r3, #5
 800fafa:	005b      	lsls	r3, r3, #1
 800fafc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fb00:	4498      	add	r8, r3
 800fb02:	68bb      	ldr	r3, [r7, #8]
 800fb04:	461d      	mov	r5, r3
 800fb06:	f04f 0600 	mov.w	r6, #0
 800fb0a:	46a9      	mov	r9, r5
 800fb0c:	46b2      	mov	sl, r6
 800fb0e:	eb19 0309 	adds.w	r3, r9, r9
 800fb12:	eb4a 040a 	adc.w	r4, sl, sl
 800fb16:	4699      	mov	r9, r3
 800fb18:	46a2      	mov	sl, r4
 800fb1a:	eb19 0905 	adds.w	r9, r9, r5
 800fb1e:	eb4a 0a06 	adc.w	sl, sl, r6
 800fb22:	f04f 0100 	mov.w	r1, #0
 800fb26:	f04f 0200 	mov.w	r2, #0
 800fb2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fb2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fb32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fb36:	4689      	mov	r9, r1
 800fb38:	4692      	mov	sl, r2
 800fb3a:	eb19 0005 	adds.w	r0, r9, r5
 800fb3e:	eb4a 0106 	adc.w	r1, sl, r6
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	685b      	ldr	r3, [r3, #4]
 800fb46:	461d      	mov	r5, r3
 800fb48:	f04f 0600 	mov.w	r6, #0
 800fb4c:	196b      	adds	r3, r5, r5
 800fb4e:	eb46 0406 	adc.w	r4, r6, r6
 800fb52:	461a      	mov	r2, r3
 800fb54:	4623      	mov	r3, r4
 800fb56:	f7f8 ffcf 	bl	8008af8 <__aeabi_uldivmod>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	460c      	mov	r4, r1
 800fb5e:	461a      	mov	r2, r3
 800fb60:	4b6a      	ldr	r3, [pc, #424]	; (800fd0c <UART_SetConfig+0x384>)
 800fb62:	fba3 1302 	umull	r1, r3, r3, r2
 800fb66:	095b      	lsrs	r3, r3, #5
 800fb68:	2164      	movs	r1, #100	; 0x64
 800fb6a:	fb01 f303 	mul.w	r3, r1, r3
 800fb6e:	1ad3      	subs	r3, r2, r3
 800fb70:	00db      	lsls	r3, r3, #3
 800fb72:	3332      	adds	r3, #50	; 0x32
 800fb74:	4a65      	ldr	r2, [pc, #404]	; (800fd0c <UART_SetConfig+0x384>)
 800fb76:	fba2 2303 	umull	r2, r3, r2, r3
 800fb7a:	095b      	lsrs	r3, r3, #5
 800fb7c:	f003 0207 	and.w	r2, r3, #7
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4442      	add	r2, r8
 800fb86:	609a      	str	r2, [r3, #8]
 800fb88:	e26f      	b.n	801006a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fb8a:	f7fd ff65 	bl	800da58 <HAL_RCC_GetPCLK1Freq>
 800fb8e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fb90:	68bb      	ldr	r3, [r7, #8]
 800fb92:	461d      	mov	r5, r3
 800fb94:	f04f 0600 	mov.w	r6, #0
 800fb98:	46a8      	mov	r8, r5
 800fb9a:	46b1      	mov	r9, r6
 800fb9c:	eb18 0308 	adds.w	r3, r8, r8
 800fba0:	eb49 0409 	adc.w	r4, r9, r9
 800fba4:	4698      	mov	r8, r3
 800fba6:	46a1      	mov	r9, r4
 800fba8:	eb18 0805 	adds.w	r8, r8, r5
 800fbac:	eb49 0906 	adc.w	r9, r9, r6
 800fbb0:	f04f 0100 	mov.w	r1, #0
 800fbb4:	f04f 0200 	mov.w	r2, #0
 800fbb8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fbbc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fbc0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fbc4:	4688      	mov	r8, r1
 800fbc6:	4691      	mov	r9, r2
 800fbc8:	eb18 0005 	adds.w	r0, r8, r5
 800fbcc:	eb49 0106 	adc.w	r1, r9, r6
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	685b      	ldr	r3, [r3, #4]
 800fbd4:	461d      	mov	r5, r3
 800fbd6:	f04f 0600 	mov.w	r6, #0
 800fbda:	196b      	adds	r3, r5, r5
 800fbdc:	eb46 0406 	adc.w	r4, r6, r6
 800fbe0:	461a      	mov	r2, r3
 800fbe2:	4623      	mov	r3, r4
 800fbe4:	f7f8 ff88 	bl	8008af8 <__aeabi_uldivmod>
 800fbe8:	4603      	mov	r3, r0
 800fbea:	460c      	mov	r4, r1
 800fbec:	461a      	mov	r2, r3
 800fbee:	4b47      	ldr	r3, [pc, #284]	; (800fd0c <UART_SetConfig+0x384>)
 800fbf0:	fba3 2302 	umull	r2, r3, r3, r2
 800fbf4:	095b      	lsrs	r3, r3, #5
 800fbf6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	461d      	mov	r5, r3
 800fbfe:	f04f 0600 	mov.w	r6, #0
 800fc02:	46a9      	mov	r9, r5
 800fc04:	46b2      	mov	sl, r6
 800fc06:	eb19 0309 	adds.w	r3, r9, r9
 800fc0a:	eb4a 040a 	adc.w	r4, sl, sl
 800fc0e:	4699      	mov	r9, r3
 800fc10:	46a2      	mov	sl, r4
 800fc12:	eb19 0905 	adds.w	r9, r9, r5
 800fc16:	eb4a 0a06 	adc.w	sl, sl, r6
 800fc1a:	f04f 0100 	mov.w	r1, #0
 800fc1e:	f04f 0200 	mov.w	r2, #0
 800fc22:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fc26:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fc2a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fc2e:	4689      	mov	r9, r1
 800fc30:	4692      	mov	sl, r2
 800fc32:	eb19 0005 	adds.w	r0, r9, r5
 800fc36:	eb4a 0106 	adc.w	r1, sl, r6
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	685b      	ldr	r3, [r3, #4]
 800fc3e:	461d      	mov	r5, r3
 800fc40:	f04f 0600 	mov.w	r6, #0
 800fc44:	196b      	adds	r3, r5, r5
 800fc46:	eb46 0406 	adc.w	r4, r6, r6
 800fc4a:	461a      	mov	r2, r3
 800fc4c:	4623      	mov	r3, r4
 800fc4e:	f7f8 ff53 	bl	8008af8 <__aeabi_uldivmod>
 800fc52:	4603      	mov	r3, r0
 800fc54:	460c      	mov	r4, r1
 800fc56:	461a      	mov	r2, r3
 800fc58:	4b2c      	ldr	r3, [pc, #176]	; (800fd0c <UART_SetConfig+0x384>)
 800fc5a:	fba3 1302 	umull	r1, r3, r3, r2
 800fc5e:	095b      	lsrs	r3, r3, #5
 800fc60:	2164      	movs	r1, #100	; 0x64
 800fc62:	fb01 f303 	mul.w	r3, r1, r3
 800fc66:	1ad3      	subs	r3, r2, r3
 800fc68:	00db      	lsls	r3, r3, #3
 800fc6a:	3332      	adds	r3, #50	; 0x32
 800fc6c:	4a27      	ldr	r2, [pc, #156]	; (800fd0c <UART_SetConfig+0x384>)
 800fc6e:	fba2 2303 	umull	r2, r3, r2, r3
 800fc72:	095b      	lsrs	r3, r3, #5
 800fc74:	005b      	lsls	r3, r3, #1
 800fc76:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fc7a:	4498      	add	r8, r3
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	461d      	mov	r5, r3
 800fc80:	f04f 0600 	mov.w	r6, #0
 800fc84:	46a9      	mov	r9, r5
 800fc86:	46b2      	mov	sl, r6
 800fc88:	eb19 0309 	adds.w	r3, r9, r9
 800fc8c:	eb4a 040a 	adc.w	r4, sl, sl
 800fc90:	4699      	mov	r9, r3
 800fc92:	46a2      	mov	sl, r4
 800fc94:	eb19 0905 	adds.w	r9, r9, r5
 800fc98:	eb4a 0a06 	adc.w	sl, sl, r6
 800fc9c:	f04f 0100 	mov.w	r1, #0
 800fca0:	f04f 0200 	mov.w	r2, #0
 800fca4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fca8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fcac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fcb0:	4689      	mov	r9, r1
 800fcb2:	4692      	mov	sl, r2
 800fcb4:	eb19 0005 	adds.w	r0, r9, r5
 800fcb8:	eb4a 0106 	adc.w	r1, sl, r6
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	685b      	ldr	r3, [r3, #4]
 800fcc0:	461d      	mov	r5, r3
 800fcc2:	f04f 0600 	mov.w	r6, #0
 800fcc6:	196b      	adds	r3, r5, r5
 800fcc8:	eb46 0406 	adc.w	r4, r6, r6
 800fccc:	461a      	mov	r2, r3
 800fcce:	4623      	mov	r3, r4
 800fcd0:	f7f8 ff12 	bl	8008af8 <__aeabi_uldivmod>
 800fcd4:	4603      	mov	r3, r0
 800fcd6:	460c      	mov	r4, r1
 800fcd8:	461a      	mov	r2, r3
 800fcda:	4b0c      	ldr	r3, [pc, #48]	; (800fd0c <UART_SetConfig+0x384>)
 800fcdc:	fba3 1302 	umull	r1, r3, r3, r2
 800fce0:	095b      	lsrs	r3, r3, #5
 800fce2:	2164      	movs	r1, #100	; 0x64
 800fce4:	fb01 f303 	mul.w	r3, r1, r3
 800fce8:	1ad3      	subs	r3, r2, r3
 800fcea:	00db      	lsls	r3, r3, #3
 800fcec:	3332      	adds	r3, #50	; 0x32
 800fcee:	4a07      	ldr	r2, [pc, #28]	; (800fd0c <UART_SetConfig+0x384>)
 800fcf0:	fba2 2303 	umull	r2, r3, r2, r3
 800fcf4:	095b      	lsrs	r3, r3, #5
 800fcf6:	f003 0207 	and.w	r2, r3, #7
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	4442      	add	r2, r8
 800fd00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800fd02:	e1b2      	b.n	801006a <UART_SetConfig+0x6e2>
 800fd04:	40011000 	.word	0x40011000
 800fd08:	40011400 	.word	0x40011400
 800fd0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	4ad7      	ldr	r2, [pc, #860]	; (8010074 <UART_SetConfig+0x6ec>)
 800fd16:	4293      	cmp	r3, r2
 800fd18:	d005      	beq.n	800fd26 <UART_SetConfig+0x39e>
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	4ad6      	ldr	r2, [pc, #856]	; (8010078 <UART_SetConfig+0x6f0>)
 800fd20:	4293      	cmp	r3, r2
 800fd22:	f040 80d1 	bne.w	800fec8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800fd26:	f7fd feab 	bl	800da80 <HAL_RCC_GetPCLK2Freq>
 800fd2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800fd2c:	68bb      	ldr	r3, [r7, #8]
 800fd2e:	469a      	mov	sl, r3
 800fd30:	f04f 0b00 	mov.w	fp, #0
 800fd34:	46d0      	mov	r8, sl
 800fd36:	46d9      	mov	r9, fp
 800fd38:	eb18 0308 	adds.w	r3, r8, r8
 800fd3c:	eb49 0409 	adc.w	r4, r9, r9
 800fd40:	4698      	mov	r8, r3
 800fd42:	46a1      	mov	r9, r4
 800fd44:	eb18 080a 	adds.w	r8, r8, sl
 800fd48:	eb49 090b 	adc.w	r9, r9, fp
 800fd4c:	f04f 0100 	mov.w	r1, #0
 800fd50:	f04f 0200 	mov.w	r2, #0
 800fd54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fd58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fd5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fd60:	4688      	mov	r8, r1
 800fd62:	4691      	mov	r9, r2
 800fd64:	eb1a 0508 	adds.w	r5, sl, r8
 800fd68:	eb4b 0609 	adc.w	r6, fp, r9
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	685b      	ldr	r3, [r3, #4]
 800fd70:	4619      	mov	r1, r3
 800fd72:	f04f 0200 	mov.w	r2, #0
 800fd76:	f04f 0300 	mov.w	r3, #0
 800fd7a:	f04f 0400 	mov.w	r4, #0
 800fd7e:	0094      	lsls	r4, r2, #2
 800fd80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fd84:	008b      	lsls	r3, r1, #2
 800fd86:	461a      	mov	r2, r3
 800fd88:	4623      	mov	r3, r4
 800fd8a:	4628      	mov	r0, r5
 800fd8c:	4631      	mov	r1, r6
 800fd8e:	f7f8 feb3 	bl	8008af8 <__aeabi_uldivmod>
 800fd92:	4603      	mov	r3, r0
 800fd94:	460c      	mov	r4, r1
 800fd96:	461a      	mov	r2, r3
 800fd98:	4bb8      	ldr	r3, [pc, #736]	; (801007c <UART_SetConfig+0x6f4>)
 800fd9a:	fba3 2302 	umull	r2, r3, r3, r2
 800fd9e:	095b      	lsrs	r3, r3, #5
 800fda0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fda4:	68bb      	ldr	r3, [r7, #8]
 800fda6:	469b      	mov	fp, r3
 800fda8:	f04f 0c00 	mov.w	ip, #0
 800fdac:	46d9      	mov	r9, fp
 800fdae:	46e2      	mov	sl, ip
 800fdb0:	eb19 0309 	adds.w	r3, r9, r9
 800fdb4:	eb4a 040a 	adc.w	r4, sl, sl
 800fdb8:	4699      	mov	r9, r3
 800fdba:	46a2      	mov	sl, r4
 800fdbc:	eb19 090b 	adds.w	r9, r9, fp
 800fdc0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fdc4:	f04f 0100 	mov.w	r1, #0
 800fdc8:	f04f 0200 	mov.w	r2, #0
 800fdcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fdd0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fdd4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fdd8:	4689      	mov	r9, r1
 800fdda:	4692      	mov	sl, r2
 800fddc:	eb1b 0509 	adds.w	r5, fp, r9
 800fde0:	eb4c 060a 	adc.w	r6, ip, sl
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	685b      	ldr	r3, [r3, #4]
 800fde8:	4619      	mov	r1, r3
 800fdea:	f04f 0200 	mov.w	r2, #0
 800fdee:	f04f 0300 	mov.w	r3, #0
 800fdf2:	f04f 0400 	mov.w	r4, #0
 800fdf6:	0094      	lsls	r4, r2, #2
 800fdf8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fdfc:	008b      	lsls	r3, r1, #2
 800fdfe:	461a      	mov	r2, r3
 800fe00:	4623      	mov	r3, r4
 800fe02:	4628      	mov	r0, r5
 800fe04:	4631      	mov	r1, r6
 800fe06:	f7f8 fe77 	bl	8008af8 <__aeabi_uldivmod>
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	460c      	mov	r4, r1
 800fe0e:	461a      	mov	r2, r3
 800fe10:	4b9a      	ldr	r3, [pc, #616]	; (801007c <UART_SetConfig+0x6f4>)
 800fe12:	fba3 1302 	umull	r1, r3, r3, r2
 800fe16:	095b      	lsrs	r3, r3, #5
 800fe18:	2164      	movs	r1, #100	; 0x64
 800fe1a:	fb01 f303 	mul.w	r3, r1, r3
 800fe1e:	1ad3      	subs	r3, r2, r3
 800fe20:	011b      	lsls	r3, r3, #4
 800fe22:	3332      	adds	r3, #50	; 0x32
 800fe24:	4a95      	ldr	r2, [pc, #596]	; (801007c <UART_SetConfig+0x6f4>)
 800fe26:	fba2 2303 	umull	r2, r3, r2, r3
 800fe2a:	095b      	lsrs	r3, r3, #5
 800fe2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fe30:	4498      	add	r8, r3
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	469b      	mov	fp, r3
 800fe36:	f04f 0c00 	mov.w	ip, #0
 800fe3a:	46d9      	mov	r9, fp
 800fe3c:	46e2      	mov	sl, ip
 800fe3e:	eb19 0309 	adds.w	r3, r9, r9
 800fe42:	eb4a 040a 	adc.w	r4, sl, sl
 800fe46:	4699      	mov	r9, r3
 800fe48:	46a2      	mov	sl, r4
 800fe4a:	eb19 090b 	adds.w	r9, r9, fp
 800fe4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fe52:	f04f 0100 	mov.w	r1, #0
 800fe56:	f04f 0200 	mov.w	r2, #0
 800fe5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fe5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fe62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fe66:	4689      	mov	r9, r1
 800fe68:	4692      	mov	sl, r2
 800fe6a:	eb1b 0509 	adds.w	r5, fp, r9
 800fe6e:	eb4c 060a 	adc.w	r6, ip, sl
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	685b      	ldr	r3, [r3, #4]
 800fe76:	4619      	mov	r1, r3
 800fe78:	f04f 0200 	mov.w	r2, #0
 800fe7c:	f04f 0300 	mov.w	r3, #0
 800fe80:	f04f 0400 	mov.w	r4, #0
 800fe84:	0094      	lsls	r4, r2, #2
 800fe86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800fe8a:	008b      	lsls	r3, r1, #2
 800fe8c:	461a      	mov	r2, r3
 800fe8e:	4623      	mov	r3, r4
 800fe90:	4628      	mov	r0, r5
 800fe92:	4631      	mov	r1, r6
 800fe94:	f7f8 fe30 	bl	8008af8 <__aeabi_uldivmod>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	460c      	mov	r4, r1
 800fe9c:	461a      	mov	r2, r3
 800fe9e:	4b77      	ldr	r3, [pc, #476]	; (801007c <UART_SetConfig+0x6f4>)
 800fea0:	fba3 1302 	umull	r1, r3, r3, r2
 800fea4:	095b      	lsrs	r3, r3, #5
 800fea6:	2164      	movs	r1, #100	; 0x64
 800fea8:	fb01 f303 	mul.w	r3, r1, r3
 800feac:	1ad3      	subs	r3, r2, r3
 800feae:	011b      	lsls	r3, r3, #4
 800feb0:	3332      	adds	r3, #50	; 0x32
 800feb2:	4a72      	ldr	r2, [pc, #456]	; (801007c <UART_SetConfig+0x6f4>)
 800feb4:	fba2 2303 	umull	r2, r3, r2, r3
 800feb8:	095b      	lsrs	r3, r3, #5
 800feba:	f003 020f 	and.w	r2, r3, #15
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	4442      	add	r2, r8
 800fec4:	609a      	str	r2, [r3, #8]
 800fec6:	e0d0      	b.n	801006a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800fec8:	f7fd fdc6 	bl	800da58 <HAL_RCC_GetPCLK1Freq>
 800fecc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800fece:	68bb      	ldr	r3, [r7, #8]
 800fed0:	469a      	mov	sl, r3
 800fed2:	f04f 0b00 	mov.w	fp, #0
 800fed6:	46d0      	mov	r8, sl
 800fed8:	46d9      	mov	r9, fp
 800feda:	eb18 0308 	adds.w	r3, r8, r8
 800fede:	eb49 0409 	adc.w	r4, r9, r9
 800fee2:	4698      	mov	r8, r3
 800fee4:	46a1      	mov	r9, r4
 800fee6:	eb18 080a 	adds.w	r8, r8, sl
 800feea:	eb49 090b 	adc.w	r9, r9, fp
 800feee:	f04f 0100 	mov.w	r1, #0
 800fef2:	f04f 0200 	mov.w	r2, #0
 800fef6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fefa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fefe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ff02:	4688      	mov	r8, r1
 800ff04:	4691      	mov	r9, r2
 800ff06:	eb1a 0508 	adds.w	r5, sl, r8
 800ff0a:	eb4b 0609 	adc.w	r6, fp, r9
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	685b      	ldr	r3, [r3, #4]
 800ff12:	4619      	mov	r1, r3
 800ff14:	f04f 0200 	mov.w	r2, #0
 800ff18:	f04f 0300 	mov.w	r3, #0
 800ff1c:	f04f 0400 	mov.w	r4, #0
 800ff20:	0094      	lsls	r4, r2, #2
 800ff22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ff26:	008b      	lsls	r3, r1, #2
 800ff28:	461a      	mov	r2, r3
 800ff2a:	4623      	mov	r3, r4
 800ff2c:	4628      	mov	r0, r5
 800ff2e:	4631      	mov	r1, r6
 800ff30:	f7f8 fde2 	bl	8008af8 <__aeabi_uldivmod>
 800ff34:	4603      	mov	r3, r0
 800ff36:	460c      	mov	r4, r1
 800ff38:	461a      	mov	r2, r3
 800ff3a:	4b50      	ldr	r3, [pc, #320]	; (801007c <UART_SetConfig+0x6f4>)
 800ff3c:	fba3 2302 	umull	r2, r3, r3, r2
 800ff40:	095b      	lsrs	r3, r3, #5
 800ff42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ff46:	68bb      	ldr	r3, [r7, #8]
 800ff48:	469b      	mov	fp, r3
 800ff4a:	f04f 0c00 	mov.w	ip, #0
 800ff4e:	46d9      	mov	r9, fp
 800ff50:	46e2      	mov	sl, ip
 800ff52:	eb19 0309 	adds.w	r3, r9, r9
 800ff56:	eb4a 040a 	adc.w	r4, sl, sl
 800ff5a:	4699      	mov	r9, r3
 800ff5c:	46a2      	mov	sl, r4
 800ff5e:	eb19 090b 	adds.w	r9, r9, fp
 800ff62:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ff66:	f04f 0100 	mov.w	r1, #0
 800ff6a:	f04f 0200 	mov.w	r2, #0
 800ff6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff7a:	4689      	mov	r9, r1
 800ff7c:	4692      	mov	sl, r2
 800ff7e:	eb1b 0509 	adds.w	r5, fp, r9
 800ff82:	eb4c 060a 	adc.w	r6, ip, sl
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	685b      	ldr	r3, [r3, #4]
 800ff8a:	4619      	mov	r1, r3
 800ff8c:	f04f 0200 	mov.w	r2, #0
 800ff90:	f04f 0300 	mov.w	r3, #0
 800ff94:	f04f 0400 	mov.w	r4, #0
 800ff98:	0094      	lsls	r4, r2, #2
 800ff9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ff9e:	008b      	lsls	r3, r1, #2
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	4623      	mov	r3, r4
 800ffa4:	4628      	mov	r0, r5
 800ffa6:	4631      	mov	r1, r6
 800ffa8:	f7f8 fda6 	bl	8008af8 <__aeabi_uldivmod>
 800ffac:	4603      	mov	r3, r0
 800ffae:	460c      	mov	r4, r1
 800ffb0:	461a      	mov	r2, r3
 800ffb2:	4b32      	ldr	r3, [pc, #200]	; (801007c <UART_SetConfig+0x6f4>)
 800ffb4:	fba3 1302 	umull	r1, r3, r3, r2
 800ffb8:	095b      	lsrs	r3, r3, #5
 800ffba:	2164      	movs	r1, #100	; 0x64
 800ffbc:	fb01 f303 	mul.w	r3, r1, r3
 800ffc0:	1ad3      	subs	r3, r2, r3
 800ffc2:	011b      	lsls	r3, r3, #4
 800ffc4:	3332      	adds	r3, #50	; 0x32
 800ffc6:	4a2d      	ldr	r2, [pc, #180]	; (801007c <UART_SetConfig+0x6f4>)
 800ffc8:	fba2 2303 	umull	r2, r3, r2, r3
 800ffcc:	095b      	lsrs	r3, r3, #5
 800ffce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ffd2:	4498      	add	r8, r3
 800ffd4:	68bb      	ldr	r3, [r7, #8]
 800ffd6:	469b      	mov	fp, r3
 800ffd8:	f04f 0c00 	mov.w	ip, #0
 800ffdc:	46d9      	mov	r9, fp
 800ffde:	46e2      	mov	sl, ip
 800ffe0:	eb19 0309 	adds.w	r3, r9, r9
 800ffe4:	eb4a 040a 	adc.w	r4, sl, sl
 800ffe8:	4699      	mov	r9, r3
 800ffea:	46a2      	mov	sl, r4
 800ffec:	eb19 090b 	adds.w	r9, r9, fp
 800fff0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fff4:	f04f 0100 	mov.w	r1, #0
 800fff8:	f04f 0200 	mov.w	r2, #0
 800fffc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010000:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8010004:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010008:	4689      	mov	r9, r1
 801000a:	4692      	mov	sl, r2
 801000c:	eb1b 0509 	adds.w	r5, fp, r9
 8010010:	eb4c 060a 	adc.w	r6, ip, sl
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	685b      	ldr	r3, [r3, #4]
 8010018:	4619      	mov	r1, r3
 801001a:	f04f 0200 	mov.w	r2, #0
 801001e:	f04f 0300 	mov.w	r3, #0
 8010022:	f04f 0400 	mov.w	r4, #0
 8010026:	0094      	lsls	r4, r2, #2
 8010028:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801002c:	008b      	lsls	r3, r1, #2
 801002e:	461a      	mov	r2, r3
 8010030:	4623      	mov	r3, r4
 8010032:	4628      	mov	r0, r5
 8010034:	4631      	mov	r1, r6
 8010036:	f7f8 fd5f 	bl	8008af8 <__aeabi_uldivmod>
 801003a:	4603      	mov	r3, r0
 801003c:	460c      	mov	r4, r1
 801003e:	461a      	mov	r2, r3
 8010040:	4b0e      	ldr	r3, [pc, #56]	; (801007c <UART_SetConfig+0x6f4>)
 8010042:	fba3 1302 	umull	r1, r3, r3, r2
 8010046:	095b      	lsrs	r3, r3, #5
 8010048:	2164      	movs	r1, #100	; 0x64
 801004a:	fb01 f303 	mul.w	r3, r1, r3
 801004e:	1ad3      	subs	r3, r2, r3
 8010050:	011b      	lsls	r3, r3, #4
 8010052:	3332      	adds	r3, #50	; 0x32
 8010054:	4a09      	ldr	r2, [pc, #36]	; (801007c <UART_SetConfig+0x6f4>)
 8010056:	fba2 2303 	umull	r2, r3, r2, r3
 801005a:	095b      	lsrs	r3, r3, #5
 801005c:	f003 020f 	and.w	r2, r3, #15
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4442      	add	r2, r8
 8010066:	609a      	str	r2, [r3, #8]
}
 8010068:	e7ff      	b.n	801006a <UART_SetConfig+0x6e2>
 801006a:	bf00      	nop
 801006c:	3714      	adds	r7, #20
 801006e:	46bd      	mov	sp, r7
 8010070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010074:	40011000 	.word	0x40011000
 8010078:	40011400 	.word	0x40011400
 801007c:	51eb851f 	.word	0x51eb851f

08010080 <__errno>:
 8010080:	4b01      	ldr	r3, [pc, #4]	; (8010088 <__errno+0x8>)
 8010082:	6818      	ldr	r0, [r3, #0]
 8010084:	4770      	bx	lr
 8010086:	bf00      	nop
 8010088:	20000018 	.word	0x20000018

0801008c <__libc_init_array>:
 801008c:	b570      	push	{r4, r5, r6, lr}
 801008e:	4e0d      	ldr	r6, [pc, #52]	; (80100c4 <__libc_init_array+0x38>)
 8010090:	4c0d      	ldr	r4, [pc, #52]	; (80100c8 <__libc_init_array+0x3c>)
 8010092:	1ba4      	subs	r4, r4, r6
 8010094:	10a4      	asrs	r4, r4, #2
 8010096:	2500      	movs	r5, #0
 8010098:	42a5      	cmp	r5, r4
 801009a:	d109      	bne.n	80100b0 <__libc_init_array+0x24>
 801009c:	4e0b      	ldr	r6, [pc, #44]	; (80100cc <__libc_init_array+0x40>)
 801009e:	4c0c      	ldr	r4, [pc, #48]	; (80100d0 <__libc_init_array+0x44>)
 80100a0:	f004 fa80 	bl	80145a4 <_init>
 80100a4:	1ba4      	subs	r4, r4, r6
 80100a6:	10a4      	asrs	r4, r4, #2
 80100a8:	2500      	movs	r5, #0
 80100aa:	42a5      	cmp	r5, r4
 80100ac:	d105      	bne.n	80100ba <__libc_init_array+0x2e>
 80100ae:	bd70      	pop	{r4, r5, r6, pc}
 80100b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80100b4:	4798      	blx	r3
 80100b6:	3501      	adds	r5, #1
 80100b8:	e7ee      	b.n	8010098 <__libc_init_array+0xc>
 80100ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80100be:	4798      	blx	r3
 80100c0:	3501      	adds	r5, #1
 80100c2:	e7f2      	b.n	80100aa <__libc_init_array+0x1e>
 80100c4:	08014970 	.word	0x08014970
 80100c8:	08014970 	.word	0x08014970
 80100cc:	08014970 	.word	0x08014970
 80100d0:	08014974 	.word	0x08014974

080100d4 <memcpy>:
 80100d4:	b510      	push	{r4, lr}
 80100d6:	1e43      	subs	r3, r0, #1
 80100d8:	440a      	add	r2, r1
 80100da:	4291      	cmp	r1, r2
 80100dc:	d100      	bne.n	80100e0 <memcpy+0xc>
 80100de:	bd10      	pop	{r4, pc}
 80100e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80100e8:	e7f7      	b.n	80100da <memcpy+0x6>

080100ea <memset>:
 80100ea:	4402      	add	r2, r0
 80100ec:	4603      	mov	r3, r0
 80100ee:	4293      	cmp	r3, r2
 80100f0:	d100      	bne.n	80100f4 <memset+0xa>
 80100f2:	4770      	bx	lr
 80100f4:	f803 1b01 	strb.w	r1, [r3], #1
 80100f8:	e7f9      	b.n	80100ee <memset+0x4>

080100fa <__cvt>:
 80100fa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80100fe:	ec55 4b10 	vmov	r4, r5, d0
 8010102:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8010104:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010108:	2d00      	cmp	r5, #0
 801010a:	460e      	mov	r6, r1
 801010c:	4691      	mov	r9, r2
 801010e:	4619      	mov	r1, r3
 8010110:	bfb8      	it	lt
 8010112:	4622      	movlt	r2, r4
 8010114:	462b      	mov	r3, r5
 8010116:	f027 0720 	bic.w	r7, r7, #32
 801011a:	bfbb      	ittet	lt
 801011c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010120:	461d      	movlt	r5, r3
 8010122:	2300      	movge	r3, #0
 8010124:	232d      	movlt	r3, #45	; 0x2d
 8010126:	bfb8      	it	lt
 8010128:	4614      	movlt	r4, r2
 801012a:	2f46      	cmp	r7, #70	; 0x46
 801012c:	700b      	strb	r3, [r1, #0]
 801012e:	d004      	beq.n	801013a <__cvt+0x40>
 8010130:	2f45      	cmp	r7, #69	; 0x45
 8010132:	d100      	bne.n	8010136 <__cvt+0x3c>
 8010134:	3601      	adds	r6, #1
 8010136:	2102      	movs	r1, #2
 8010138:	e000      	b.n	801013c <__cvt+0x42>
 801013a:	2103      	movs	r1, #3
 801013c:	ab03      	add	r3, sp, #12
 801013e:	9301      	str	r3, [sp, #4]
 8010140:	ab02      	add	r3, sp, #8
 8010142:	9300      	str	r3, [sp, #0]
 8010144:	4632      	mov	r2, r6
 8010146:	4653      	mov	r3, sl
 8010148:	ec45 4b10 	vmov	d0, r4, r5
 801014c:	f001 fed4 	bl	8011ef8 <_dtoa_r>
 8010150:	2f47      	cmp	r7, #71	; 0x47
 8010152:	4680      	mov	r8, r0
 8010154:	d102      	bne.n	801015c <__cvt+0x62>
 8010156:	f019 0f01 	tst.w	r9, #1
 801015a:	d026      	beq.n	80101aa <__cvt+0xb0>
 801015c:	2f46      	cmp	r7, #70	; 0x46
 801015e:	eb08 0906 	add.w	r9, r8, r6
 8010162:	d111      	bne.n	8010188 <__cvt+0x8e>
 8010164:	f898 3000 	ldrb.w	r3, [r8]
 8010168:	2b30      	cmp	r3, #48	; 0x30
 801016a:	d10a      	bne.n	8010182 <__cvt+0x88>
 801016c:	2200      	movs	r2, #0
 801016e:	2300      	movs	r3, #0
 8010170:	4620      	mov	r0, r4
 8010172:	4629      	mov	r1, r5
 8010174:	f7f8 fbe0 	bl	8008938 <__aeabi_dcmpeq>
 8010178:	b918      	cbnz	r0, 8010182 <__cvt+0x88>
 801017a:	f1c6 0601 	rsb	r6, r6, #1
 801017e:	f8ca 6000 	str.w	r6, [sl]
 8010182:	f8da 3000 	ldr.w	r3, [sl]
 8010186:	4499      	add	r9, r3
 8010188:	2200      	movs	r2, #0
 801018a:	2300      	movs	r3, #0
 801018c:	4620      	mov	r0, r4
 801018e:	4629      	mov	r1, r5
 8010190:	f7f8 fbd2 	bl	8008938 <__aeabi_dcmpeq>
 8010194:	b938      	cbnz	r0, 80101a6 <__cvt+0xac>
 8010196:	2230      	movs	r2, #48	; 0x30
 8010198:	9b03      	ldr	r3, [sp, #12]
 801019a:	454b      	cmp	r3, r9
 801019c:	d205      	bcs.n	80101aa <__cvt+0xb0>
 801019e:	1c59      	adds	r1, r3, #1
 80101a0:	9103      	str	r1, [sp, #12]
 80101a2:	701a      	strb	r2, [r3, #0]
 80101a4:	e7f8      	b.n	8010198 <__cvt+0x9e>
 80101a6:	f8cd 900c 	str.w	r9, [sp, #12]
 80101aa:	9b03      	ldr	r3, [sp, #12]
 80101ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80101ae:	eba3 0308 	sub.w	r3, r3, r8
 80101b2:	4640      	mov	r0, r8
 80101b4:	6013      	str	r3, [r2, #0]
 80101b6:	b004      	add	sp, #16
 80101b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080101bc <__exponent>:
 80101bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80101be:	2900      	cmp	r1, #0
 80101c0:	4604      	mov	r4, r0
 80101c2:	bfba      	itte	lt
 80101c4:	4249      	neglt	r1, r1
 80101c6:	232d      	movlt	r3, #45	; 0x2d
 80101c8:	232b      	movge	r3, #43	; 0x2b
 80101ca:	2909      	cmp	r1, #9
 80101cc:	f804 2b02 	strb.w	r2, [r4], #2
 80101d0:	7043      	strb	r3, [r0, #1]
 80101d2:	dd20      	ble.n	8010216 <__exponent+0x5a>
 80101d4:	f10d 0307 	add.w	r3, sp, #7
 80101d8:	461f      	mov	r7, r3
 80101da:	260a      	movs	r6, #10
 80101dc:	fb91 f5f6 	sdiv	r5, r1, r6
 80101e0:	fb06 1115 	mls	r1, r6, r5, r1
 80101e4:	3130      	adds	r1, #48	; 0x30
 80101e6:	2d09      	cmp	r5, #9
 80101e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80101ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80101f0:	4629      	mov	r1, r5
 80101f2:	dc09      	bgt.n	8010208 <__exponent+0x4c>
 80101f4:	3130      	adds	r1, #48	; 0x30
 80101f6:	3b02      	subs	r3, #2
 80101f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80101fc:	42bb      	cmp	r3, r7
 80101fe:	4622      	mov	r2, r4
 8010200:	d304      	bcc.n	801020c <__exponent+0x50>
 8010202:	1a10      	subs	r0, r2, r0
 8010204:	b003      	add	sp, #12
 8010206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010208:	4613      	mov	r3, r2
 801020a:	e7e7      	b.n	80101dc <__exponent+0x20>
 801020c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010210:	f804 2b01 	strb.w	r2, [r4], #1
 8010214:	e7f2      	b.n	80101fc <__exponent+0x40>
 8010216:	2330      	movs	r3, #48	; 0x30
 8010218:	4419      	add	r1, r3
 801021a:	7083      	strb	r3, [r0, #2]
 801021c:	1d02      	adds	r2, r0, #4
 801021e:	70c1      	strb	r1, [r0, #3]
 8010220:	e7ef      	b.n	8010202 <__exponent+0x46>
	...

08010224 <_printf_float>:
 8010224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010228:	b08d      	sub	sp, #52	; 0x34
 801022a:	460c      	mov	r4, r1
 801022c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8010230:	4616      	mov	r6, r2
 8010232:	461f      	mov	r7, r3
 8010234:	4605      	mov	r5, r0
 8010236:	f003 f8bd 	bl	80133b4 <_localeconv_r>
 801023a:	6803      	ldr	r3, [r0, #0]
 801023c:	9304      	str	r3, [sp, #16]
 801023e:	4618      	mov	r0, r3
 8010240:	f7f7 fefe 	bl	8008040 <strlen>
 8010244:	2300      	movs	r3, #0
 8010246:	930a      	str	r3, [sp, #40]	; 0x28
 8010248:	f8d8 3000 	ldr.w	r3, [r8]
 801024c:	9005      	str	r0, [sp, #20]
 801024e:	3307      	adds	r3, #7
 8010250:	f023 0307 	bic.w	r3, r3, #7
 8010254:	f103 0208 	add.w	r2, r3, #8
 8010258:	f894 a018 	ldrb.w	sl, [r4, #24]
 801025c:	f8d4 b000 	ldr.w	fp, [r4]
 8010260:	f8c8 2000 	str.w	r2, [r8]
 8010264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010268:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801026c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8010270:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010274:	9307      	str	r3, [sp, #28]
 8010276:	f8cd 8018 	str.w	r8, [sp, #24]
 801027a:	f04f 32ff 	mov.w	r2, #4294967295
 801027e:	4ba7      	ldr	r3, [pc, #668]	; (801051c <_printf_float+0x2f8>)
 8010280:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010284:	f7f8 fb8a 	bl	800899c <__aeabi_dcmpun>
 8010288:	bb70      	cbnz	r0, 80102e8 <_printf_float+0xc4>
 801028a:	f04f 32ff 	mov.w	r2, #4294967295
 801028e:	4ba3      	ldr	r3, [pc, #652]	; (801051c <_printf_float+0x2f8>)
 8010290:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010294:	f7f8 fb64 	bl	8008960 <__aeabi_dcmple>
 8010298:	bb30      	cbnz	r0, 80102e8 <_printf_float+0xc4>
 801029a:	2200      	movs	r2, #0
 801029c:	2300      	movs	r3, #0
 801029e:	4640      	mov	r0, r8
 80102a0:	4649      	mov	r1, r9
 80102a2:	f7f8 fb53 	bl	800894c <__aeabi_dcmplt>
 80102a6:	b110      	cbz	r0, 80102ae <_printf_float+0x8a>
 80102a8:	232d      	movs	r3, #45	; 0x2d
 80102aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80102ae:	4a9c      	ldr	r2, [pc, #624]	; (8010520 <_printf_float+0x2fc>)
 80102b0:	4b9c      	ldr	r3, [pc, #624]	; (8010524 <_printf_float+0x300>)
 80102b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80102b6:	bf8c      	ite	hi
 80102b8:	4690      	movhi	r8, r2
 80102ba:	4698      	movls	r8, r3
 80102bc:	2303      	movs	r3, #3
 80102be:	f02b 0204 	bic.w	r2, fp, #4
 80102c2:	6123      	str	r3, [r4, #16]
 80102c4:	6022      	str	r2, [r4, #0]
 80102c6:	f04f 0900 	mov.w	r9, #0
 80102ca:	9700      	str	r7, [sp, #0]
 80102cc:	4633      	mov	r3, r6
 80102ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80102d0:	4621      	mov	r1, r4
 80102d2:	4628      	mov	r0, r5
 80102d4:	f000 f9e6 	bl	80106a4 <_printf_common>
 80102d8:	3001      	adds	r0, #1
 80102da:	f040 808d 	bne.w	80103f8 <_printf_float+0x1d4>
 80102de:	f04f 30ff 	mov.w	r0, #4294967295
 80102e2:	b00d      	add	sp, #52	; 0x34
 80102e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102e8:	4642      	mov	r2, r8
 80102ea:	464b      	mov	r3, r9
 80102ec:	4640      	mov	r0, r8
 80102ee:	4649      	mov	r1, r9
 80102f0:	f7f8 fb54 	bl	800899c <__aeabi_dcmpun>
 80102f4:	b110      	cbz	r0, 80102fc <_printf_float+0xd8>
 80102f6:	4a8c      	ldr	r2, [pc, #560]	; (8010528 <_printf_float+0x304>)
 80102f8:	4b8c      	ldr	r3, [pc, #560]	; (801052c <_printf_float+0x308>)
 80102fa:	e7da      	b.n	80102b2 <_printf_float+0x8e>
 80102fc:	6861      	ldr	r1, [r4, #4]
 80102fe:	1c4b      	adds	r3, r1, #1
 8010300:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8010304:	a80a      	add	r0, sp, #40	; 0x28
 8010306:	d13e      	bne.n	8010386 <_printf_float+0x162>
 8010308:	2306      	movs	r3, #6
 801030a:	6063      	str	r3, [r4, #4]
 801030c:	2300      	movs	r3, #0
 801030e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8010312:	ab09      	add	r3, sp, #36	; 0x24
 8010314:	9300      	str	r3, [sp, #0]
 8010316:	ec49 8b10 	vmov	d0, r8, r9
 801031a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801031e:	6022      	str	r2, [r4, #0]
 8010320:	f8cd a004 	str.w	sl, [sp, #4]
 8010324:	6861      	ldr	r1, [r4, #4]
 8010326:	4628      	mov	r0, r5
 8010328:	f7ff fee7 	bl	80100fa <__cvt>
 801032c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8010330:	2b47      	cmp	r3, #71	; 0x47
 8010332:	4680      	mov	r8, r0
 8010334:	d109      	bne.n	801034a <_printf_float+0x126>
 8010336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010338:	1cd8      	adds	r0, r3, #3
 801033a:	db02      	blt.n	8010342 <_printf_float+0x11e>
 801033c:	6862      	ldr	r2, [r4, #4]
 801033e:	4293      	cmp	r3, r2
 8010340:	dd47      	ble.n	80103d2 <_printf_float+0x1ae>
 8010342:	f1aa 0a02 	sub.w	sl, sl, #2
 8010346:	fa5f fa8a 	uxtb.w	sl, sl
 801034a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801034e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010350:	d824      	bhi.n	801039c <_printf_float+0x178>
 8010352:	3901      	subs	r1, #1
 8010354:	4652      	mov	r2, sl
 8010356:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801035a:	9109      	str	r1, [sp, #36]	; 0x24
 801035c:	f7ff ff2e 	bl	80101bc <__exponent>
 8010360:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010362:	1813      	adds	r3, r2, r0
 8010364:	2a01      	cmp	r2, #1
 8010366:	4681      	mov	r9, r0
 8010368:	6123      	str	r3, [r4, #16]
 801036a:	dc02      	bgt.n	8010372 <_printf_float+0x14e>
 801036c:	6822      	ldr	r2, [r4, #0]
 801036e:	07d1      	lsls	r1, r2, #31
 8010370:	d501      	bpl.n	8010376 <_printf_float+0x152>
 8010372:	3301      	adds	r3, #1
 8010374:	6123      	str	r3, [r4, #16]
 8010376:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801037a:	2b00      	cmp	r3, #0
 801037c:	d0a5      	beq.n	80102ca <_printf_float+0xa6>
 801037e:	232d      	movs	r3, #45	; 0x2d
 8010380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010384:	e7a1      	b.n	80102ca <_printf_float+0xa6>
 8010386:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801038a:	f000 8177 	beq.w	801067c <_printf_float+0x458>
 801038e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8010392:	d1bb      	bne.n	801030c <_printf_float+0xe8>
 8010394:	2900      	cmp	r1, #0
 8010396:	d1b9      	bne.n	801030c <_printf_float+0xe8>
 8010398:	2301      	movs	r3, #1
 801039a:	e7b6      	b.n	801030a <_printf_float+0xe6>
 801039c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80103a0:	d119      	bne.n	80103d6 <_printf_float+0x1b2>
 80103a2:	2900      	cmp	r1, #0
 80103a4:	6863      	ldr	r3, [r4, #4]
 80103a6:	dd0c      	ble.n	80103c2 <_printf_float+0x19e>
 80103a8:	6121      	str	r1, [r4, #16]
 80103aa:	b913      	cbnz	r3, 80103b2 <_printf_float+0x18e>
 80103ac:	6822      	ldr	r2, [r4, #0]
 80103ae:	07d2      	lsls	r2, r2, #31
 80103b0:	d502      	bpl.n	80103b8 <_printf_float+0x194>
 80103b2:	3301      	adds	r3, #1
 80103b4:	440b      	add	r3, r1
 80103b6:	6123      	str	r3, [r4, #16]
 80103b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103ba:	65a3      	str	r3, [r4, #88]	; 0x58
 80103bc:	f04f 0900 	mov.w	r9, #0
 80103c0:	e7d9      	b.n	8010376 <_printf_float+0x152>
 80103c2:	b913      	cbnz	r3, 80103ca <_printf_float+0x1a6>
 80103c4:	6822      	ldr	r2, [r4, #0]
 80103c6:	07d0      	lsls	r0, r2, #31
 80103c8:	d501      	bpl.n	80103ce <_printf_float+0x1aa>
 80103ca:	3302      	adds	r3, #2
 80103cc:	e7f3      	b.n	80103b6 <_printf_float+0x192>
 80103ce:	2301      	movs	r3, #1
 80103d0:	e7f1      	b.n	80103b6 <_printf_float+0x192>
 80103d2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80103d6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80103da:	4293      	cmp	r3, r2
 80103dc:	db05      	blt.n	80103ea <_printf_float+0x1c6>
 80103de:	6822      	ldr	r2, [r4, #0]
 80103e0:	6123      	str	r3, [r4, #16]
 80103e2:	07d1      	lsls	r1, r2, #31
 80103e4:	d5e8      	bpl.n	80103b8 <_printf_float+0x194>
 80103e6:	3301      	adds	r3, #1
 80103e8:	e7e5      	b.n	80103b6 <_printf_float+0x192>
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	bfd4      	ite	le
 80103ee:	f1c3 0302 	rsble	r3, r3, #2
 80103f2:	2301      	movgt	r3, #1
 80103f4:	4413      	add	r3, r2
 80103f6:	e7de      	b.n	80103b6 <_printf_float+0x192>
 80103f8:	6823      	ldr	r3, [r4, #0]
 80103fa:	055a      	lsls	r2, r3, #21
 80103fc:	d407      	bmi.n	801040e <_printf_float+0x1ea>
 80103fe:	6923      	ldr	r3, [r4, #16]
 8010400:	4642      	mov	r2, r8
 8010402:	4631      	mov	r1, r6
 8010404:	4628      	mov	r0, r5
 8010406:	47b8      	blx	r7
 8010408:	3001      	adds	r0, #1
 801040a:	d12b      	bne.n	8010464 <_printf_float+0x240>
 801040c:	e767      	b.n	80102de <_printf_float+0xba>
 801040e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8010412:	f240 80dc 	bls.w	80105ce <_printf_float+0x3aa>
 8010416:	2200      	movs	r2, #0
 8010418:	2300      	movs	r3, #0
 801041a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801041e:	f7f8 fa8b 	bl	8008938 <__aeabi_dcmpeq>
 8010422:	2800      	cmp	r0, #0
 8010424:	d033      	beq.n	801048e <_printf_float+0x26a>
 8010426:	2301      	movs	r3, #1
 8010428:	4a41      	ldr	r2, [pc, #260]	; (8010530 <_printf_float+0x30c>)
 801042a:	4631      	mov	r1, r6
 801042c:	4628      	mov	r0, r5
 801042e:	47b8      	blx	r7
 8010430:	3001      	adds	r0, #1
 8010432:	f43f af54 	beq.w	80102de <_printf_float+0xba>
 8010436:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801043a:	429a      	cmp	r2, r3
 801043c:	db02      	blt.n	8010444 <_printf_float+0x220>
 801043e:	6823      	ldr	r3, [r4, #0]
 8010440:	07d8      	lsls	r0, r3, #31
 8010442:	d50f      	bpl.n	8010464 <_printf_float+0x240>
 8010444:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010448:	4631      	mov	r1, r6
 801044a:	4628      	mov	r0, r5
 801044c:	47b8      	blx	r7
 801044e:	3001      	adds	r0, #1
 8010450:	f43f af45 	beq.w	80102de <_printf_float+0xba>
 8010454:	f04f 0800 	mov.w	r8, #0
 8010458:	f104 091a 	add.w	r9, r4, #26
 801045c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801045e:	3b01      	subs	r3, #1
 8010460:	4543      	cmp	r3, r8
 8010462:	dc09      	bgt.n	8010478 <_printf_float+0x254>
 8010464:	6823      	ldr	r3, [r4, #0]
 8010466:	079b      	lsls	r3, r3, #30
 8010468:	f100 8103 	bmi.w	8010672 <_printf_float+0x44e>
 801046c:	68e0      	ldr	r0, [r4, #12]
 801046e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010470:	4298      	cmp	r0, r3
 8010472:	bfb8      	it	lt
 8010474:	4618      	movlt	r0, r3
 8010476:	e734      	b.n	80102e2 <_printf_float+0xbe>
 8010478:	2301      	movs	r3, #1
 801047a:	464a      	mov	r2, r9
 801047c:	4631      	mov	r1, r6
 801047e:	4628      	mov	r0, r5
 8010480:	47b8      	blx	r7
 8010482:	3001      	adds	r0, #1
 8010484:	f43f af2b 	beq.w	80102de <_printf_float+0xba>
 8010488:	f108 0801 	add.w	r8, r8, #1
 801048c:	e7e6      	b.n	801045c <_printf_float+0x238>
 801048e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010490:	2b00      	cmp	r3, #0
 8010492:	dc2b      	bgt.n	80104ec <_printf_float+0x2c8>
 8010494:	2301      	movs	r3, #1
 8010496:	4a26      	ldr	r2, [pc, #152]	; (8010530 <_printf_float+0x30c>)
 8010498:	4631      	mov	r1, r6
 801049a:	4628      	mov	r0, r5
 801049c:	47b8      	blx	r7
 801049e:	3001      	adds	r0, #1
 80104a0:	f43f af1d 	beq.w	80102de <_printf_float+0xba>
 80104a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104a6:	b923      	cbnz	r3, 80104b2 <_printf_float+0x28e>
 80104a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104aa:	b913      	cbnz	r3, 80104b2 <_printf_float+0x28e>
 80104ac:	6823      	ldr	r3, [r4, #0]
 80104ae:	07d9      	lsls	r1, r3, #31
 80104b0:	d5d8      	bpl.n	8010464 <_printf_float+0x240>
 80104b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80104b6:	4631      	mov	r1, r6
 80104b8:	4628      	mov	r0, r5
 80104ba:	47b8      	blx	r7
 80104bc:	3001      	adds	r0, #1
 80104be:	f43f af0e 	beq.w	80102de <_printf_float+0xba>
 80104c2:	f04f 0900 	mov.w	r9, #0
 80104c6:	f104 0a1a 	add.w	sl, r4, #26
 80104ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104cc:	425b      	negs	r3, r3
 80104ce:	454b      	cmp	r3, r9
 80104d0:	dc01      	bgt.n	80104d6 <_printf_float+0x2b2>
 80104d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104d4:	e794      	b.n	8010400 <_printf_float+0x1dc>
 80104d6:	2301      	movs	r3, #1
 80104d8:	4652      	mov	r2, sl
 80104da:	4631      	mov	r1, r6
 80104dc:	4628      	mov	r0, r5
 80104de:	47b8      	blx	r7
 80104e0:	3001      	adds	r0, #1
 80104e2:	f43f aefc 	beq.w	80102de <_printf_float+0xba>
 80104e6:	f109 0901 	add.w	r9, r9, #1
 80104ea:	e7ee      	b.n	80104ca <_printf_float+0x2a6>
 80104ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80104ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80104f0:	429a      	cmp	r2, r3
 80104f2:	bfa8      	it	ge
 80104f4:	461a      	movge	r2, r3
 80104f6:	2a00      	cmp	r2, #0
 80104f8:	4691      	mov	r9, r2
 80104fa:	dd07      	ble.n	801050c <_printf_float+0x2e8>
 80104fc:	4613      	mov	r3, r2
 80104fe:	4631      	mov	r1, r6
 8010500:	4642      	mov	r2, r8
 8010502:	4628      	mov	r0, r5
 8010504:	47b8      	blx	r7
 8010506:	3001      	adds	r0, #1
 8010508:	f43f aee9 	beq.w	80102de <_printf_float+0xba>
 801050c:	f104 031a 	add.w	r3, r4, #26
 8010510:	f04f 0b00 	mov.w	fp, #0
 8010514:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010518:	9306      	str	r3, [sp, #24]
 801051a:	e015      	b.n	8010548 <_printf_float+0x324>
 801051c:	7fefffff 	.word	0x7fefffff
 8010520:	08014650 	.word	0x08014650
 8010524:	0801464c 	.word	0x0801464c
 8010528:	08014658 	.word	0x08014658
 801052c:	08014654 	.word	0x08014654
 8010530:	0801465c 	.word	0x0801465c
 8010534:	2301      	movs	r3, #1
 8010536:	9a06      	ldr	r2, [sp, #24]
 8010538:	4631      	mov	r1, r6
 801053a:	4628      	mov	r0, r5
 801053c:	47b8      	blx	r7
 801053e:	3001      	adds	r0, #1
 8010540:	f43f aecd 	beq.w	80102de <_printf_float+0xba>
 8010544:	f10b 0b01 	add.w	fp, fp, #1
 8010548:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801054c:	ebaa 0309 	sub.w	r3, sl, r9
 8010550:	455b      	cmp	r3, fp
 8010552:	dcef      	bgt.n	8010534 <_printf_float+0x310>
 8010554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010558:	429a      	cmp	r2, r3
 801055a:	44d0      	add	r8, sl
 801055c:	db15      	blt.n	801058a <_printf_float+0x366>
 801055e:	6823      	ldr	r3, [r4, #0]
 8010560:	07da      	lsls	r2, r3, #31
 8010562:	d412      	bmi.n	801058a <_printf_float+0x366>
 8010564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010568:	eba3 020a 	sub.w	r2, r3, sl
 801056c:	eba3 0a01 	sub.w	sl, r3, r1
 8010570:	4592      	cmp	sl, r2
 8010572:	bfa8      	it	ge
 8010574:	4692      	movge	sl, r2
 8010576:	f1ba 0f00 	cmp.w	sl, #0
 801057a:	dc0e      	bgt.n	801059a <_printf_float+0x376>
 801057c:	f04f 0800 	mov.w	r8, #0
 8010580:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010584:	f104 091a 	add.w	r9, r4, #26
 8010588:	e019      	b.n	80105be <_printf_float+0x39a>
 801058a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801058e:	4631      	mov	r1, r6
 8010590:	4628      	mov	r0, r5
 8010592:	47b8      	blx	r7
 8010594:	3001      	adds	r0, #1
 8010596:	d1e5      	bne.n	8010564 <_printf_float+0x340>
 8010598:	e6a1      	b.n	80102de <_printf_float+0xba>
 801059a:	4653      	mov	r3, sl
 801059c:	4642      	mov	r2, r8
 801059e:	4631      	mov	r1, r6
 80105a0:	4628      	mov	r0, r5
 80105a2:	47b8      	blx	r7
 80105a4:	3001      	adds	r0, #1
 80105a6:	d1e9      	bne.n	801057c <_printf_float+0x358>
 80105a8:	e699      	b.n	80102de <_printf_float+0xba>
 80105aa:	2301      	movs	r3, #1
 80105ac:	464a      	mov	r2, r9
 80105ae:	4631      	mov	r1, r6
 80105b0:	4628      	mov	r0, r5
 80105b2:	47b8      	blx	r7
 80105b4:	3001      	adds	r0, #1
 80105b6:	f43f ae92 	beq.w	80102de <_printf_float+0xba>
 80105ba:	f108 0801 	add.w	r8, r8, #1
 80105be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80105c2:	1a9b      	subs	r3, r3, r2
 80105c4:	eba3 030a 	sub.w	r3, r3, sl
 80105c8:	4543      	cmp	r3, r8
 80105ca:	dcee      	bgt.n	80105aa <_printf_float+0x386>
 80105cc:	e74a      	b.n	8010464 <_printf_float+0x240>
 80105ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80105d0:	2a01      	cmp	r2, #1
 80105d2:	dc01      	bgt.n	80105d8 <_printf_float+0x3b4>
 80105d4:	07db      	lsls	r3, r3, #31
 80105d6:	d53a      	bpl.n	801064e <_printf_float+0x42a>
 80105d8:	2301      	movs	r3, #1
 80105da:	4642      	mov	r2, r8
 80105dc:	4631      	mov	r1, r6
 80105de:	4628      	mov	r0, r5
 80105e0:	47b8      	blx	r7
 80105e2:	3001      	adds	r0, #1
 80105e4:	f43f ae7b 	beq.w	80102de <_printf_float+0xba>
 80105e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105ec:	4631      	mov	r1, r6
 80105ee:	4628      	mov	r0, r5
 80105f0:	47b8      	blx	r7
 80105f2:	3001      	adds	r0, #1
 80105f4:	f108 0801 	add.w	r8, r8, #1
 80105f8:	f43f ae71 	beq.w	80102de <_printf_float+0xba>
 80105fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105fe:	2200      	movs	r2, #0
 8010600:	f103 3aff 	add.w	sl, r3, #4294967295
 8010604:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8010608:	2300      	movs	r3, #0
 801060a:	f7f8 f995 	bl	8008938 <__aeabi_dcmpeq>
 801060e:	b9c8      	cbnz	r0, 8010644 <_printf_float+0x420>
 8010610:	4653      	mov	r3, sl
 8010612:	4642      	mov	r2, r8
 8010614:	4631      	mov	r1, r6
 8010616:	4628      	mov	r0, r5
 8010618:	47b8      	blx	r7
 801061a:	3001      	adds	r0, #1
 801061c:	d10e      	bne.n	801063c <_printf_float+0x418>
 801061e:	e65e      	b.n	80102de <_printf_float+0xba>
 8010620:	2301      	movs	r3, #1
 8010622:	4652      	mov	r2, sl
 8010624:	4631      	mov	r1, r6
 8010626:	4628      	mov	r0, r5
 8010628:	47b8      	blx	r7
 801062a:	3001      	adds	r0, #1
 801062c:	f43f ae57 	beq.w	80102de <_printf_float+0xba>
 8010630:	f108 0801 	add.w	r8, r8, #1
 8010634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010636:	3b01      	subs	r3, #1
 8010638:	4543      	cmp	r3, r8
 801063a:	dcf1      	bgt.n	8010620 <_printf_float+0x3fc>
 801063c:	464b      	mov	r3, r9
 801063e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010642:	e6de      	b.n	8010402 <_printf_float+0x1de>
 8010644:	f04f 0800 	mov.w	r8, #0
 8010648:	f104 0a1a 	add.w	sl, r4, #26
 801064c:	e7f2      	b.n	8010634 <_printf_float+0x410>
 801064e:	2301      	movs	r3, #1
 8010650:	e7df      	b.n	8010612 <_printf_float+0x3ee>
 8010652:	2301      	movs	r3, #1
 8010654:	464a      	mov	r2, r9
 8010656:	4631      	mov	r1, r6
 8010658:	4628      	mov	r0, r5
 801065a:	47b8      	blx	r7
 801065c:	3001      	adds	r0, #1
 801065e:	f43f ae3e 	beq.w	80102de <_printf_float+0xba>
 8010662:	f108 0801 	add.w	r8, r8, #1
 8010666:	68e3      	ldr	r3, [r4, #12]
 8010668:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801066a:	1a9b      	subs	r3, r3, r2
 801066c:	4543      	cmp	r3, r8
 801066e:	dcf0      	bgt.n	8010652 <_printf_float+0x42e>
 8010670:	e6fc      	b.n	801046c <_printf_float+0x248>
 8010672:	f04f 0800 	mov.w	r8, #0
 8010676:	f104 0919 	add.w	r9, r4, #25
 801067a:	e7f4      	b.n	8010666 <_printf_float+0x442>
 801067c:	2900      	cmp	r1, #0
 801067e:	f43f ae8b 	beq.w	8010398 <_printf_float+0x174>
 8010682:	2300      	movs	r3, #0
 8010684:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8010688:	ab09      	add	r3, sp, #36	; 0x24
 801068a:	9300      	str	r3, [sp, #0]
 801068c:	ec49 8b10 	vmov	d0, r8, r9
 8010690:	6022      	str	r2, [r4, #0]
 8010692:	f8cd a004 	str.w	sl, [sp, #4]
 8010696:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801069a:	4628      	mov	r0, r5
 801069c:	f7ff fd2d 	bl	80100fa <__cvt>
 80106a0:	4680      	mov	r8, r0
 80106a2:	e648      	b.n	8010336 <_printf_float+0x112>

080106a4 <_printf_common>:
 80106a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106a8:	4691      	mov	r9, r2
 80106aa:	461f      	mov	r7, r3
 80106ac:	688a      	ldr	r2, [r1, #8]
 80106ae:	690b      	ldr	r3, [r1, #16]
 80106b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80106b4:	4293      	cmp	r3, r2
 80106b6:	bfb8      	it	lt
 80106b8:	4613      	movlt	r3, r2
 80106ba:	f8c9 3000 	str.w	r3, [r9]
 80106be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80106c2:	4606      	mov	r6, r0
 80106c4:	460c      	mov	r4, r1
 80106c6:	b112      	cbz	r2, 80106ce <_printf_common+0x2a>
 80106c8:	3301      	adds	r3, #1
 80106ca:	f8c9 3000 	str.w	r3, [r9]
 80106ce:	6823      	ldr	r3, [r4, #0]
 80106d0:	0699      	lsls	r1, r3, #26
 80106d2:	bf42      	ittt	mi
 80106d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80106d8:	3302      	addmi	r3, #2
 80106da:	f8c9 3000 	strmi.w	r3, [r9]
 80106de:	6825      	ldr	r5, [r4, #0]
 80106e0:	f015 0506 	ands.w	r5, r5, #6
 80106e4:	d107      	bne.n	80106f6 <_printf_common+0x52>
 80106e6:	f104 0a19 	add.w	sl, r4, #25
 80106ea:	68e3      	ldr	r3, [r4, #12]
 80106ec:	f8d9 2000 	ldr.w	r2, [r9]
 80106f0:	1a9b      	subs	r3, r3, r2
 80106f2:	42ab      	cmp	r3, r5
 80106f4:	dc28      	bgt.n	8010748 <_printf_common+0xa4>
 80106f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80106fa:	6822      	ldr	r2, [r4, #0]
 80106fc:	3300      	adds	r3, #0
 80106fe:	bf18      	it	ne
 8010700:	2301      	movne	r3, #1
 8010702:	0692      	lsls	r2, r2, #26
 8010704:	d42d      	bmi.n	8010762 <_printf_common+0xbe>
 8010706:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801070a:	4639      	mov	r1, r7
 801070c:	4630      	mov	r0, r6
 801070e:	47c0      	blx	r8
 8010710:	3001      	adds	r0, #1
 8010712:	d020      	beq.n	8010756 <_printf_common+0xb2>
 8010714:	6823      	ldr	r3, [r4, #0]
 8010716:	68e5      	ldr	r5, [r4, #12]
 8010718:	f8d9 2000 	ldr.w	r2, [r9]
 801071c:	f003 0306 	and.w	r3, r3, #6
 8010720:	2b04      	cmp	r3, #4
 8010722:	bf08      	it	eq
 8010724:	1aad      	subeq	r5, r5, r2
 8010726:	68a3      	ldr	r3, [r4, #8]
 8010728:	6922      	ldr	r2, [r4, #16]
 801072a:	bf0c      	ite	eq
 801072c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010730:	2500      	movne	r5, #0
 8010732:	4293      	cmp	r3, r2
 8010734:	bfc4      	itt	gt
 8010736:	1a9b      	subgt	r3, r3, r2
 8010738:	18ed      	addgt	r5, r5, r3
 801073a:	f04f 0900 	mov.w	r9, #0
 801073e:	341a      	adds	r4, #26
 8010740:	454d      	cmp	r5, r9
 8010742:	d11a      	bne.n	801077a <_printf_common+0xd6>
 8010744:	2000      	movs	r0, #0
 8010746:	e008      	b.n	801075a <_printf_common+0xb6>
 8010748:	2301      	movs	r3, #1
 801074a:	4652      	mov	r2, sl
 801074c:	4639      	mov	r1, r7
 801074e:	4630      	mov	r0, r6
 8010750:	47c0      	blx	r8
 8010752:	3001      	adds	r0, #1
 8010754:	d103      	bne.n	801075e <_printf_common+0xba>
 8010756:	f04f 30ff 	mov.w	r0, #4294967295
 801075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801075e:	3501      	adds	r5, #1
 8010760:	e7c3      	b.n	80106ea <_printf_common+0x46>
 8010762:	18e1      	adds	r1, r4, r3
 8010764:	1c5a      	adds	r2, r3, #1
 8010766:	2030      	movs	r0, #48	; 0x30
 8010768:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801076c:	4422      	add	r2, r4
 801076e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010772:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010776:	3302      	adds	r3, #2
 8010778:	e7c5      	b.n	8010706 <_printf_common+0x62>
 801077a:	2301      	movs	r3, #1
 801077c:	4622      	mov	r2, r4
 801077e:	4639      	mov	r1, r7
 8010780:	4630      	mov	r0, r6
 8010782:	47c0      	blx	r8
 8010784:	3001      	adds	r0, #1
 8010786:	d0e6      	beq.n	8010756 <_printf_common+0xb2>
 8010788:	f109 0901 	add.w	r9, r9, #1
 801078c:	e7d8      	b.n	8010740 <_printf_common+0x9c>
	...

08010790 <_printf_i>:
 8010790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010794:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8010798:	460c      	mov	r4, r1
 801079a:	7e09      	ldrb	r1, [r1, #24]
 801079c:	b085      	sub	sp, #20
 801079e:	296e      	cmp	r1, #110	; 0x6e
 80107a0:	4617      	mov	r7, r2
 80107a2:	4606      	mov	r6, r0
 80107a4:	4698      	mov	r8, r3
 80107a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80107a8:	f000 80b3 	beq.w	8010912 <_printf_i+0x182>
 80107ac:	d822      	bhi.n	80107f4 <_printf_i+0x64>
 80107ae:	2963      	cmp	r1, #99	; 0x63
 80107b0:	d036      	beq.n	8010820 <_printf_i+0x90>
 80107b2:	d80a      	bhi.n	80107ca <_printf_i+0x3a>
 80107b4:	2900      	cmp	r1, #0
 80107b6:	f000 80b9 	beq.w	801092c <_printf_i+0x19c>
 80107ba:	2958      	cmp	r1, #88	; 0x58
 80107bc:	f000 8083 	beq.w	80108c6 <_printf_i+0x136>
 80107c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80107c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80107c8:	e032      	b.n	8010830 <_printf_i+0xa0>
 80107ca:	2964      	cmp	r1, #100	; 0x64
 80107cc:	d001      	beq.n	80107d2 <_printf_i+0x42>
 80107ce:	2969      	cmp	r1, #105	; 0x69
 80107d0:	d1f6      	bne.n	80107c0 <_printf_i+0x30>
 80107d2:	6820      	ldr	r0, [r4, #0]
 80107d4:	6813      	ldr	r3, [r2, #0]
 80107d6:	0605      	lsls	r5, r0, #24
 80107d8:	f103 0104 	add.w	r1, r3, #4
 80107dc:	d52a      	bpl.n	8010834 <_printf_i+0xa4>
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	6011      	str	r1, [r2, #0]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	da03      	bge.n	80107ee <_printf_i+0x5e>
 80107e6:	222d      	movs	r2, #45	; 0x2d
 80107e8:	425b      	negs	r3, r3
 80107ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80107ee:	486f      	ldr	r0, [pc, #444]	; (80109ac <_printf_i+0x21c>)
 80107f0:	220a      	movs	r2, #10
 80107f2:	e039      	b.n	8010868 <_printf_i+0xd8>
 80107f4:	2973      	cmp	r1, #115	; 0x73
 80107f6:	f000 809d 	beq.w	8010934 <_printf_i+0x1a4>
 80107fa:	d808      	bhi.n	801080e <_printf_i+0x7e>
 80107fc:	296f      	cmp	r1, #111	; 0x6f
 80107fe:	d020      	beq.n	8010842 <_printf_i+0xb2>
 8010800:	2970      	cmp	r1, #112	; 0x70
 8010802:	d1dd      	bne.n	80107c0 <_printf_i+0x30>
 8010804:	6823      	ldr	r3, [r4, #0]
 8010806:	f043 0320 	orr.w	r3, r3, #32
 801080a:	6023      	str	r3, [r4, #0]
 801080c:	e003      	b.n	8010816 <_printf_i+0x86>
 801080e:	2975      	cmp	r1, #117	; 0x75
 8010810:	d017      	beq.n	8010842 <_printf_i+0xb2>
 8010812:	2978      	cmp	r1, #120	; 0x78
 8010814:	d1d4      	bne.n	80107c0 <_printf_i+0x30>
 8010816:	2378      	movs	r3, #120	; 0x78
 8010818:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801081c:	4864      	ldr	r0, [pc, #400]	; (80109b0 <_printf_i+0x220>)
 801081e:	e055      	b.n	80108cc <_printf_i+0x13c>
 8010820:	6813      	ldr	r3, [r2, #0]
 8010822:	1d19      	adds	r1, r3, #4
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	6011      	str	r1, [r2, #0]
 8010828:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801082c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010830:	2301      	movs	r3, #1
 8010832:	e08c      	b.n	801094e <_printf_i+0x1be>
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	6011      	str	r1, [r2, #0]
 8010838:	f010 0f40 	tst.w	r0, #64	; 0x40
 801083c:	bf18      	it	ne
 801083e:	b21b      	sxthne	r3, r3
 8010840:	e7cf      	b.n	80107e2 <_printf_i+0x52>
 8010842:	6813      	ldr	r3, [r2, #0]
 8010844:	6825      	ldr	r5, [r4, #0]
 8010846:	1d18      	adds	r0, r3, #4
 8010848:	6010      	str	r0, [r2, #0]
 801084a:	0628      	lsls	r0, r5, #24
 801084c:	d501      	bpl.n	8010852 <_printf_i+0xc2>
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	e002      	b.n	8010858 <_printf_i+0xc8>
 8010852:	0668      	lsls	r0, r5, #25
 8010854:	d5fb      	bpl.n	801084e <_printf_i+0xbe>
 8010856:	881b      	ldrh	r3, [r3, #0]
 8010858:	4854      	ldr	r0, [pc, #336]	; (80109ac <_printf_i+0x21c>)
 801085a:	296f      	cmp	r1, #111	; 0x6f
 801085c:	bf14      	ite	ne
 801085e:	220a      	movne	r2, #10
 8010860:	2208      	moveq	r2, #8
 8010862:	2100      	movs	r1, #0
 8010864:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010868:	6865      	ldr	r5, [r4, #4]
 801086a:	60a5      	str	r5, [r4, #8]
 801086c:	2d00      	cmp	r5, #0
 801086e:	f2c0 8095 	blt.w	801099c <_printf_i+0x20c>
 8010872:	6821      	ldr	r1, [r4, #0]
 8010874:	f021 0104 	bic.w	r1, r1, #4
 8010878:	6021      	str	r1, [r4, #0]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d13d      	bne.n	80108fa <_printf_i+0x16a>
 801087e:	2d00      	cmp	r5, #0
 8010880:	f040 808e 	bne.w	80109a0 <_printf_i+0x210>
 8010884:	4665      	mov	r5, ip
 8010886:	2a08      	cmp	r2, #8
 8010888:	d10b      	bne.n	80108a2 <_printf_i+0x112>
 801088a:	6823      	ldr	r3, [r4, #0]
 801088c:	07db      	lsls	r3, r3, #31
 801088e:	d508      	bpl.n	80108a2 <_printf_i+0x112>
 8010890:	6923      	ldr	r3, [r4, #16]
 8010892:	6862      	ldr	r2, [r4, #4]
 8010894:	429a      	cmp	r2, r3
 8010896:	bfde      	ittt	le
 8010898:	2330      	movle	r3, #48	; 0x30
 801089a:	f805 3c01 	strble.w	r3, [r5, #-1]
 801089e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80108a2:	ebac 0305 	sub.w	r3, ip, r5
 80108a6:	6123      	str	r3, [r4, #16]
 80108a8:	f8cd 8000 	str.w	r8, [sp]
 80108ac:	463b      	mov	r3, r7
 80108ae:	aa03      	add	r2, sp, #12
 80108b0:	4621      	mov	r1, r4
 80108b2:	4630      	mov	r0, r6
 80108b4:	f7ff fef6 	bl	80106a4 <_printf_common>
 80108b8:	3001      	adds	r0, #1
 80108ba:	d14d      	bne.n	8010958 <_printf_i+0x1c8>
 80108bc:	f04f 30ff 	mov.w	r0, #4294967295
 80108c0:	b005      	add	sp, #20
 80108c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108c6:	4839      	ldr	r0, [pc, #228]	; (80109ac <_printf_i+0x21c>)
 80108c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80108cc:	6813      	ldr	r3, [r2, #0]
 80108ce:	6821      	ldr	r1, [r4, #0]
 80108d0:	1d1d      	adds	r5, r3, #4
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	6015      	str	r5, [r2, #0]
 80108d6:	060a      	lsls	r2, r1, #24
 80108d8:	d50b      	bpl.n	80108f2 <_printf_i+0x162>
 80108da:	07ca      	lsls	r2, r1, #31
 80108dc:	bf44      	itt	mi
 80108de:	f041 0120 	orrmi.w	r1, r1, #32
 80108e2:	6021      	strmi	r1, [r4, #0]
 80108e4:	b91b      	cbnz	r3, 80108ee <_printf_i+0x15e>
 80108e6:	6822      	ldr	r2, [r4, #0]
 80108e8:	f022 0220 	bic.w	r2, r2, #32
 80108ec:	6022      	str	r2, [r4, #0]
 80108ee:	2210      	movs	r2, #16
 80108f0:	e7b7      	b.n	8010862 <_printf_i+0xd2>
 80108f2:	064d      	lsls	r5, r1, #25
 80108f4:	bf48      	it	mi
 80108f6:	b29b      	uxthmi	r3, r3
 80108f8:	e7ef      	b.n	80108da <_printf_i+0x14a>
 80108fa:	4665      	mov	r5, ip
 80108fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8010900:	fb02 3311 	mls	r3, r2, r1, r3
 8010904:	5cc3      	ldrb	r3, [r0, r3]
 8010906:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801090a:	460b      	mov	r3, r1
 801090c:	2900      	cmp	r1, #0
 801090e:	d1f5      	bne.n	80108fc <_printf_i+0x16c>
 8010910:	e7b9      	b.n	8010886 <_printf_i+0xf6>
 8010912:	6813      	ldr	r3, [r2, #0]
 8010914:	6825      	ldr	r5, [r4, #0]
 8010916:	6961      	ldr	r1, [r4, #20]
 8010918:	1d18      	adds	r0, r3, #4
 801091a:	6010      	str	r0, [r2, #0]
 801091c:	0628      	lsls	r0, r5, #24
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	d501      	bpl.n	8010926 <_printf_i+0x196>
 8010922:	6019      	str	r1, [r3, #0]
 8010924:	e002      	b.n	801092c <_printf_i+0x19c>
 8010926:	066a      	lsls	r2, r5, #25
 8010928:	d5fb      	bpl.n	8010922 <_printf_i+0x192>
 801092a:	8019      	strh	r1, [r3, #0]
 801092c:	2300      	movs	r3, #0
 801092e:	6123      	str	r3, [r4, #16]
 8010930:	4665      	mov	r5, ip
 8010932:	e7b9      	b.n	80108a8 <_printf_i+0x118>
 8010934:	6813      	ldr	r3, [r2, #0]
 8010936:	1d19      	adds	r1, r3, #4
 8010938:	6011      	str	r1, [r2, #0]
 801093a:	681d      	ldr	r5, [r3, #0]
 801093c:	6862      	ldr	r2, [r4, #4]
 801093e:	2100      	movs	r1, #0
 8010940:	4628      	mov	r0, r5
 8010942:	f7f7 fb85 	bl	8008050 <memchr>
 8010946:	b108      	cbz	r0, 801094c <_printf_i+0x1bc>
 8010948:	1b40      	subs	r0, r0, r5
 801094a:	6060      	str	r0, [r4, #4]
 801094c:	6863      	ldr	r3, [r4, #4]
 801094e:	6123      	str	r3, [r4, #16]
 8010950:	2300      	movs	r3, #0
 8010952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010956:	e7a7      	b.n	80108a8 <_printf_i+0x118>
 8010958:	6923      	ldr	r3, [r4, #16]
 801095a:	462a      	mov	r2, r5
 801095c:	4639      	mov	r1, r7
 801095e:	4630      	mov	r0, r6
 8010960:	47c0      	blx	r8
 8010962:	3001      	adds	r0, #1
 8010964:	d0aa      	beq.n	80108bc <_printf_i+0x12c>
 8010966:	6823      	ldr	r3, [r4, #0]
 8010968:	079b      	lsls	r3, r3, #30
 801096a:	d413      	bmi.n	8010994 <_printf_i+0x204>
 801096c:	68e0      	ldr	r0, [r4, #12]
 801096e:	9b03      	ldr	r3, [sp, #12]
 8010970:	4298      	cmp	r0, r3
 8010972:	bfb8      	it	lt
 8010974:	4618      	movlt	r0, r3
 8010976:	e7a3      	b.n	80108c0 <_printf_i+0x130>
 8010978:	2301      	movs	r3, #1
 801097a:	464a      	mov	r2, r9
 801097c:	4639      	mov	r1, r7
 801097e:	4630      	mov	r0, r6
 8010980:	47c0      	blx	r8
 8010982:	3001      	adds	r0, #1
 8010984:	d09a      	beq.n	80108bc <_printf_i+0x12c>
 8010986:	3501      	adds	r5, #1
 8010988:	68e3      	ldr	r3, [r4, #12]
 801098a:	9a03      	ldr	r2, [sp, #12]
 801098c:	1a9b      	subs	r3, r3, r2
 801098e:	42ab      	cmp	r3, r5
 8010990:	dcf2      	bgt.n	8010978 <_printf_i+0x1e8>
 8010992:	e7eb      	b.n	801096c <_printf_i+0x1dc>
 8010994:	2500      	movs	r5, #0
 8010996:	f104 0919 	add.w	r9, r4, #25
 801099a:	e7f5      	b.n	8010988 <_printf_i+0x1f8>
 801099c:	2b00      	cmp	r3, #0
 801099e:	d1ac      	bne.n	80108fa <_printf_i+0x16a>
 80109a0:	7803      	ldrb	r3, [r0, #0]
 80109a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80109a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80109aa:	e76c      	b.n	8010886 <_printf_i+0xf6>
 80109ac:	0801465e 	.word	0x0801465e
 80109b0:	0801466f 	.word	0x0801466f

080109b4 <_scanf_float>:
 80109b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109b8:	469a      	mov	sl, r3
 80109ba:	688b      	ldr	r3, [r1, #8]
 80109bc:	4616      	mov	r6, r2
 80109be:	1e5a      	subs	r2, r3, #1
 80109c0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80109c4:	b087      	sub	sp, #28
 80109c6:	bf83      	ittte	hi
 80109c8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80109cc:	189b      	addhi	r3, r3, r2
 80109ce:	9301      	strhi	r3, [sp, #4]
 80109d0:	2300      	movls	r3, #0
 80109d2:	bf86      	itte	hi
 80109d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80109d8:	608b      	strhi	r3, [r1, #8]
 80109da:	9301      	strls	r3, [sp, #4]
 80109dc:	680b      	ldr	r3, [r1, #0]
 80109de:	4688      	mov	r8, r1
 80109e0:	f04f 0b00 	mov.w	fp, #0
 80109e4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80109e8:	f848 3b1c 	str.w	r3, [r8], #28
 80109ec:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80109f0:	4607      	mov	r7, r0
 80109f2:	460c      	mov	r4, r1
 80109f4:	4645      	mov	r5, r8
 80109f6:	465a      	mov	r2, fp
 80109f8:	46d9      	mov	r9, fp
 80109fa:	f8cd b008 	str.w	fp, [sp, #8]
 80109fe:	68a1      	ldr	r1, [r4, #8]
 8010a00:	b181      	cbz	r1, 8010a24 <_scanf_float+0x70>
 8010a02:	6833      	ldr	r3, [r6, #0]
 8010a04:	781b      	ldrb	r3, [r3, #0]
 8010a06:	2b49      	cmp	r3, #73	; 0x49
 8010a08:	d071      	beq.n	8010aee <_scanf_float+0x13a>
 8010a0a:	d84d      	bhi.n	8010aa8 <_scanf_float+0xf4>
 8010a0c:	2b39      	cmp	r3, #57	; 0x39
 8010a0e:	d840      	bhi.n	8010a92 <_scanf_float+0xde>
 8010a10:	2b31      	cmp	r3, #49	; 0x31
 8010a12:	f080 8088 	bcs.w	8010b26 <_scanf_float+0x172>
 8010a16:	2b2d      	cmp	r3, #45	; 0x2d
 8010a18:	f000 8090 	beq.w	8010b3c <_scanf_float+0x188>
 8010a1c:	d815      	bhi.n	8010a4a <_scanf_float+0x96>
 8010a1e:	2b2b      	cmp	r3, #43	; 0x2b
 8010a20:	f000 808c 	beq.w	8010b3c <_scanf_float+0x188>
 8010a24:	f1b9 0f00 	cmp.w	r9, #0
 8010a28:	d003      	beq.n	8010a32 <_scanf_float+0x7e>
 8010a2a:	6823      	ldr	r3, [r4, #0]
 8010a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010a30:	6023      	str	r3, [r4, #0]
 8010a32:	3a01      	subs	r2, #1
 8010a34:	2a01      	cmp	r2, #1
 8010a36:	f200 80ea 	bhi.w	8010c0e <_scanf_float+0x25a>
 8010a3a:	4545      	cmp	r5, r8
 8010a3c:	f200 80dc 	bhi.w	8010bf8 <_scanf_float+0x244>
 8010a40:	2601      	movs	r6, #1
 8010a42:	4630      	mov	r0, r6
 8010a44:	b007      	add	sp, #28
 8010a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a4a:	2b2e      	cmp	r3, #46	; 0x2e
 8010a4c:	f000 809f 	beq.w	8010b8e <_scanf_float+0x1da>
 8010a50:	2b30      	cmp	r3, #48	; 0x30
 8010a52:	d1e7      	bne.n	8010a24 <_scanf_float+0x70>
 8010a54:	6820      	ldr	r0, [r4, #0]
 8010a56:	f410 7f80 	tst.w	r0, #256	; 0x100
 8010a5a:	d064      	beq.n	8010b26 <_scanf_float+0x172>
 8010a5c:	9b01      	ldr	r3, [sp, #4]
 8010a5e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8010a62:	6020      	str	r0, [r4, #0]
 8010a64:	f109 0901 	add.w	r9, r9, #1
 8010a68:	b11b      	cbz	r3, 8010a72 <_scanf_float+0xbe>
 8010a6a:	3b01      	subs	r3, #1
 8010a6c:	3101      	adds	r1, #1
 8010a6e:	9301      	str	r3, [sp, #4]
 8010a70:	60a1      	str	r1, [r4, #8]
 8010a72:	68a3      	ldr	r3, [r4, #8]
 8010a74:	3b01      	subs	r3, #1
 8010a76:	60a3      	str	r3, [r4, #8]
 8010a78:	6923      	ldr	r3, [r4, #16]
 8010a7a:	3301      	adds	r3, #1
 8010a7c:	6123      	str	r3, [r4, #16]
 8010a7e:	6873      	ldr	r3, [r6, #4]
 8010a80:	3b01      	subs	r3, #1
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	6073      	str	r3, [r6, #4]
 8010a86:	f340 80ac 	ble.w	8010be2 <_scanf_float+0x22e>
 8010a8a:	6833      	ldr	r3, [r6, #0]
 8010a8c:	3301      	adds	r3, #1
 8010a8e:	6033      	str	r3, [r6, #0]
 8010a90:	e7b5      	b.n	80109fe <_scanf_float+0x4a>
 8010a92:	2b45      	cmp	r3, #69	; 0x45
 8010a94:	f000 8085 	beq.w	8010ba2 <_scanf_float+0x1ee>
 8010a98:	2b46      	cmp	r3, #70	; 0x46
 8010a9a:	d06a      	beq.n	8010b72 <_scanf_float+0x1be>
 8010a9c:	2b41      	cmp	r3, #65	; 0x41
 8010a9e:	d1c1      	bne.n	8010a24 <_scanf_float+0x70>
 8010aa0:	2a01      	cmp	r2, #1
 8010aa2:	d1bf      	bne.n	8010a24 <_scanf_float+0x70>
 8010aa4:	2202      	movs	r2, #2
 8010aa6:	e046      	b.n	8010b36 <_scanf_float+0x182>
 8010aa8:	2b65      	cmp	r3, #101	; 0x65
 8010aaa:	d07a      	beq.n	8010ba2 <_scanf_float+0x1ee>
 8010aac:	d818      	bhi.n	8010ae0 <_scanf_float+0x12c>
 8010aae:	2b54      	cmp	r3, #84	; 0x54
 8010ab0:	d066      	beq.n	8010b80 <_scanf_float+0x1cc>
 8010ab2:	d811      	bhi.n	8010ad8 <_scanf_float+0x124>
 8010ab4:	2b4e      	cmp	r3, #78	; 0x4e
 8010ab6:	d1b5      	bne.n	8010a24 <_scanf_float+0x70>
 8010ab8:	2a00      	cmp	r2, #0
 8010aba:	d146      	bne.n	8010b4a <_scanf_float+0x196>
 8010abc:	f1b9 0f00 	cmp.w	r9, #0
 8010ac0:	d145      	bne.n	8010b4e <_scanf_float+0x19a>
 8010ac2:	6821      	ldr	r1, [r4, #0]
 8010ac4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8010ac8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010acc:	d13f      	bne.n	8010b4e <_scanf_float+0x19a>
 8010ace:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010ad2:	6021      	str	r1, [r4, #0]
 8010ad4:	2201      	movs	r2, #1
 8010ad6:	e02e      	b.n	8010b36 <_scanf_float+0x182>
 8010ad8:	2b59      	cmp	r3, #89	; 0x59
 8010ada:	d01e      	beq.n	8010b1a <_scanf_float+0x166>
 8010adc:	2b61      	cmp	r3, #97	; 0x61
 8010ade:	e7de      	b.n	8010a9e <_scanf_float+0xea>
 8010ae0:	2b6e      	cmp	r3, #110	; 0x6e
 8010ae2:	d0e9      	beq.n	8010ab8 <_scanf_float+0x104>
 8010ae4:	d815      	bhi.n	8010b12 <_scanf_float+0x15e>
 8010ae6:	2b66      	cmp	r3, #102	; 0x66
 8010ae8:	d043      	beq.n	8010b72 <_scanf_float+0x1be>
 8010aea:	2b69      	cmp	r3, #105	; 0x69
 8010aec:	d19a      	bne.n	8010a24 <_scanf_float+0x70>
 8010aee:	f1bb 0f00 	cmp.w	fp, #0
 8010af2:	d138      	bne.n	8010b66 <_scanf_float+0x1b2>
 8010af4:	f1b9 0f00 	cmp.w	r9, #0
 8010af8:	d197      	bne.n	8010a2a <_scanf_float+0x76>
 8010afa:	6821      	ldr	r1, [r4, #0]
 8010afc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8010b00:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8010b04:	d195      	bne.n	8010a32 <_scanf_float+0x7e>
 8010b06:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010b0a:	6021      	str	r1, [r4, #0]
 8010b0c:	f04f 0b01 	mov.w	fp, #1
 8010b10:	e011      	b.n	8010b36 <_scanf_float+0x182>
 8010b12:	2b74      	cmp	r3, #116	; 0x74
 8010b14:	d034      	beq.n	8010b80 <_scanf_float+0x1cc>
 8010b16:	2b79      	cmp	r3, #121	; 0x79
 8010b18:	d184      	bne.n	8010a24 <_scanf_float+0x70>
 8010b1a:	f1bb 0f07 	cmp.w	fp, #7
 8010b1e:	d181      	bne.n	8010a24 <_scanf_float+0x70>
 8010b20:	f04f 0b08 	mov.w	fp, #8
 8010b24:	e007      	b.n	8010b36 <_scanf_float+0x182>
 8010b26:	eb12 0f0b 	cmn.w	r2, fp
 8010b2a:	f47f af7b 	bne.w	8010a24 <_scanf_float+0x70>
 8010b2e:	6821      	ldr	r1, [r4, #0]
 8010b30:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8010b34:	6021      	str	r1, [r4, #0]
 8010b36:	702b      	strb	r3, [r5, #0]
 8010b38:	3501      	adds	r5, #1
 8010b3a:	e79a      	b.n	8010a72 <_scanf_float+0xbe>
 8010b3c:	6821      	ldr	r1, [r4, #0]
 8010b3e:	0608      	lsls	r0, r1, #24
 8010b40:	f57f af70 	bpl.w	8010a24 <_scanf_float+0x70>
 8010b44:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8010b48:	e7f4      	b.n	8010b34 <_scanf_float+0x180>
 8010b4a:	2a02      	cmp	r2, #2
 8010b4c:	d047      	beq.n	8010bde <_scanf_float+0x22a>
 8010b4e:	f1bb 0f01 	cmp.w	fp, #1
 8010b52:	d003      	beq.n	8010b5c <_scanf_float+0x1a8>
 8010b54:	f1bb 0f04 	cmp.w	fp, #4
 8010b58:	f47f af64 	bne.w	8010a24 <_scanf_float+0x70>
 8010b5c:	f10b 0b01 	add.w	fp, fp, #1
 8010b60:	fa5f fb8b 	uxtb.w	fp, fp
 8010b64:	e7e7      	b.n	8010b36 <_scanf_float+0x182>
 8010b66:	f1bb 0f03 	cmp.w	fp, #3
 8010b6a:	d0f7      	beq.n	8010b5c <_scanf_float+0x1a8>
 8010b6c:	f1bb 0f05 	cmp.w	fp, #5
 8010b70:	e7f2      	b.n	8010b58 <_scanf_float+0x1a4>
 8010b72:	f1bb 0f02 	cmp.w	fp, #2
 8010b76:	f47f af55 	bne.w	8010a24 <_scanf_float+0x70>
 8010b7a:	f04f 0b03 	mov.w	fp, #3
 8010b7e:	e7da      	b.n	8010b36 <_scanf_float+0x182>
 8010b80:	f1bb 0f06 	cmp.w	fp, #6
 8010b84:	f47f af4e 	bne.w	8010a24 <_scanf_float+0x70>
 8010b88:	f04f 0b07 	mov.w	fp, #7
 8010b8c:	e7d3      	b.n	8010b36 <_scanf_float+0x182>
 8010b8e:	6821      	ldr	r1, [r4, #0]
 8010b90:	0588      	lsls	r0, r1, #22
 8010b92:	f57f af47 	bpl.w	8010a24 <_scanf_float+0x70>
 8010b96:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8010b9a:	6021      	str	r1, [r4, #0]
 8010b9c:	f8cd 9008 	str.w	r9, [sp, #8]
 8010ba0:	e7c9      	b.n	8010b36 <_scanf_float+0x182>
 8010ba2:	6821      	ldr	r1, [r4, #0]
 8010ba4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8010ba8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8010bac:	d006      	beq.n	8010bbc <_scanf_float+0x208>
 8010bae:	0548      	lsls	r0, r1, #21
 8010bb0:	f57f af38 	bpl.w	8010a24 <_scanf_float+0x70>
 8010bb4:	f1b9 0f00 	cmp.w	r9, #0
 8010bb8:	f43f af3b 	beq.w	8010a32 <_scanf_float+0x7e>
 8010bbc:	0588      	lsls	r0, r1, #22
 8010bbe:	bf58      	it	pl
 8010bc0:	9802      	ldrpl	r0, [sp, #8]
 8010bc2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8010bc6:	bf58      	it	pl
 8010bc8:	eba9 0000 	subpl.w	r0, r9, r0
 8010bcc:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8010bd0:	bf58      	it	pl
 8010bd2:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8010bd6:	6021      	str	r1, [r4, #0]
 8010bd8:	f04f 0900 	mov.w	r9, #0
 8010bdc:	e7ab      	b.n	8010b36 <_scanf_float+0x182>
 8010bde:	2203      	movs	r2, #3
 8010be0:	e7a9      	b.n	8010b36 <_scanf_float+0x182>
 8010be2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010be6:	9205      	str	r2, [sp, #20]
 8010be8:	4631      	mov	r1, r6
 8010bea:	4638      	mov	r0, r7
 8010bec:	4798      	blx	r3
 8010bee:	9a05      	ldr	r2, [sp, #20]
 8010bf0:	2800      	cmp	r0, #0
 8010bf2:	f43f af04 	beq.w	80109fe <_scanf_float+0x4a>
 8010bf6:	e715      	b.n	8010a24 <_scanf_float+0x70>
 8010bf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010bfc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010c00:	4632      	mov	r2, r6
 8010c02:	4638      	mov	r0, r7
 8010c04:	4798      	blx	r3
 8010c06:	6923      	ldr	r3, [r4, #16]
 8010c08:	3b01      	subs	r3, #1
 8010c0a:	6123      	str	r3, [r4, #16]
 8010c0c:	e715      	b.n	8010a3a <_scanf_float+0x86>
 8010c0e:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010c12:	2b06      	cmp	r3, #6
 8010c14:	d80a      	bhi.n	8010c2c <_scanf_float+0x278>
 8010c16:	f1bb 0f02 	cmp.w	fp, #2
 8010c1a:	d968      	bls.n	8010cee <_scanf_float+0x33a>
 8010c1c:	f1ab 0b03 	sub.w	fp, fp, #3
 8010c20:	fa5f fb8b 	uxtb.w	fp, fp
 8010c24:	eba5 0b0b 	sub.w	fp, r5, fp
 8010c28:	455d      	cmp	r5, fp
 8010c2a:	d14b      	bne.n	8010cc4 <_scanf_float+0x310>
 8010c2c:	6823      	ldr	r3, [r4, #0]
 8010c2e:	05da      	lsls	r2, r3, #23
 8010c30:	d51f      	bpl.n	8010c72 <_scanf_float+0x2be>
 8010c32:	055b      	lsls	r3, r3, #21
 8010c34:	d468      	bmi.n	8010d08 <_scanf_float+0x354>
 8010c36:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010c3a:	6923      	ldr	r3, [r4, #16]
 8010c3c:	2965      	cmp	r1, #101	; 0x65
 8010c3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8010c42:	f105 3bff 	add.w	fp, r5, #4294967295
 8010c46:	6123      	str	r3, [r4, #16]
 8010c48:	d00d      	beq.n	8010c66 <_scanf_float+0x2b2>
 8010c4a:	2945      	cmp	r1, #69	; 0x45
 8010c4c:	d00b      	beq.n	8010c66 <_scanf_float+0x2b2>
 8010c4e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010c52:	4632      	mov	r2, r6
 8010c54:	4638      	mov	r0, r7
 8010c56:	4798      	blx	r3
 8010c58:	6923      	ldr	r3, [r4, #16]
 8010c5a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8010c5e:	3b01      	subs	r3, #1
 8010c60:	f1a5 0b02 	sub.w	fp, r5, #2
 8010c64:	6123      	str	r3, [r4, #16]
 8010c66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010c6a:	4632      	mov	r2, r6
 8010c6c:	4638      	mov	r0, r7
 8010c6e:	4798      	blx	r3
 8010c70:	465d      	mov	r5, fp
 8010c72:	6826      	ldr	r6, [r4, #0]
 8010c74:	f016 0610 	ands.w	r6, r6, #16
 8010c78:	d17a      	bne.n	8010d70 <_scanf_float+0x3bc>
 8010c7a:	702e      	strb	r6, [r5, #0]
 8010c7c:	6823      	ldr	r3, [r4, #0]
 8010c7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8010c82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010c86:	d142      	bne.n	8010d0e <_scanf_float+0x35a>
 8010c88:	9b02      	ldr	r3, [sp, #8]
 8010c8a:	eba9 0303 	sub.w	r3, r9, r3
 8010c8e:	425a      	negs	r2, r3
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d149      	bne.n	8010d28 <_scanf_float+0x374>
 8010c94:	2200      	movs	r2, #0
 8010c96:	4641      	mov	r1, r8
 8010c98:	4638      	mov	r0, r7
 8010c9a:	f000 ff21 	bl	8011ae0 <_strtod_r>
 8010c9e:	6825      	ldr	r5, [r4, #0]
 8010ca0:	f8da 3000 	ldr.w	r3, [sl]
 8010ca4:	f015 0f02 	tst.w	r5, #2
 8010ca8:	f103 0204 	add.w	r2, r3, #4
 8010cac:	ec59 8b10 	vmov	r8, r9, d0
 8010cb0:	f8ca 2000 	str.w	r2, [sl]
 8010cb4:	d043      	beq.n	8010d3e <_scanf_float+0x38a>
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	e9c3 8900 	strd	r8, r9, [r3]
 8010cbc:	68e3      	ldr	r3, [r4, #12]
 8010cbe:	3301      	adds	r3, #1
 8010cc0:	60e3      	str	r3, [r4, #12]
 8010cc2:	e6be      	b.n	8010a42 <_scanf_float+0x8e>
 8010cc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010cc8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010ccc:	4632      	mov	r2, r6
 8010cce:	4638      	mov	r0, r7
 8010cd0:	4798      	blx	r3
 8010cd2:	6923      	ldr	r3, [r4, #16]
 8010cd4:	3b01      	subs	r3, #1
 8010cd6:	6123      	str	r3, [r4, #16]
 8010cd8:	e7a6      	b.n	8010c28 <_scanf_float+0x274>
 8010cda:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010cde:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010ce2:	4632      	mov	r2, r6
 8010ce4:	4638      	mov	r0, r7
 8010ce6:	4798      	blx	r3
 8010ce8:	6923      	ldr	r3, [r4, #16]
 8010cea:	3b01      	subs	r3, #1
 8010cec:	6123      	str	r3, [r4, #16]
 8010cee:	4545      	cmp	r5, r8
 8010cf0:	d8f3      	bhi.n	8010cda <_scanf_float+0x326>
 8010cf2:	e6a5      	b.n	8010a40 <_scanf_float+0x8c>
 8010cf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010cf8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8010cfc:	4632      	mov	r2, r6
 8010cfe:	4638      	mov	r0, r7
 8010d00:	4798      	blx	r3
 8010d02:	6923      	ldr	r3, [r4, #16]
 8010d04:	3b01      	subs	r3, #1
 8010d06:	6123      	str	r3, [r4, #16]
 8010d08:	4545      	cmp	r5, r8
 8010d0a:	d8f3      	bhi.n	8010cf4 <_scanf_float+0x340>
 8010d0c:	e698      	b.n	8010a40 <_scanf_float+0x8c>
 8010d0e:	9b03      	ldr	r3, [sp, #12]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d0bf      	beq.n	8010c94 <_scanf_float+0x2e0>
 8010d14:	9904      	ldr	r1, [sp, #16]
 8010d16:	230a      	movs	r3, #10
 8010d18:	4632      	mov	r2, r6
 8010d1a:	3101      	adds	r1, #1
 8010d1c:	4638      	mov	r0, r7
 8010d1e:	f000 ff6b 	bl	8011bf8 <_strtol_r>
 8010d22:	9b03      	ldr	r3, [sp, #12]
 8010d24:	9d04      	ldr	r5, [sp, #16]
 8010d26:	1ac2      	subs	r2, r0, r3
 8010d28:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8010d2c:	429d      	cmp	r5, r3
 8010d2e:	bf28      	it	cs
 8010d30:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8010d34:	490f      	ldr	r1, [pc, #60]	; (8010d74 <_scanf_float+0x3c0>)
 8010d36:	4628      	mov	r0, r5
 8010d38:	f000 f8a0 	bl	8010e7c <siprintf>
 8010d3c:	e7aa      	b.n	8010c94 <_scanf_float+0x2e0>
 8010d3e:	f015 0504 	ands.w	r5, r5, #4
 8010d42:	d1b8      	bne.n	8010cb6 <_scanf_float+0x302>
 8010d44:	681f      	ldr	r7, [r3, #0]
 8010d46:	ee10 2a10 	vmov	r2, s0
 8010d4a:	464b      	mov	r3, r9
 8010d4c:	ee10 0a10 	vmov	r0, s0
 8010d50:	4649      	mov	r1, r9
 8010d52:	f7f7 fe23 	bl	800899c <__aeabi_dcmpun>
 8010d56:	b128      	cbz	r0, 8010d64 <_scanf_float+0x3b0>
 8010d58:	4628      	mov	r0, r5
 8010d5a:	f000 f889 	bl	8010e70 <nanf>
 8010d5e:	ed87 0a00 	vstr	s0, [r7]
 8010d62:	e7ab      	b.n	8010cbc <_scanf_float+0x308>
 8010d64:	4640      	mov	r0, r8
 8010d66:	4649      	mov	r1, r9
 8010d68:	f7f7 fe76 	bl	8008a58 <__aeabi_d2f>
 8010d6c:	6038      	str	r0, [r7, #0]
 8010d6e:	e7a5      	b.n	8010cbc <_scanf_float+0x308>
 8010d70:	2600      	movs	r6, #0
 8010d72:	e666      	b.n	8010a42 <_scanf_float+0x8e>
 8010d74:	08014680 	.word	0x08014680

08010d78 <iprintf>:
 8010d78:	b40f      	push	{r0, r1, r2, r3}
 8010d7a:	4b0a      	ldr	r3, [pc, #40]	; (8010da4 <iprintf+0x2c>)
 8010d7c:	b513      	push	{r0, r1, r4, lr}
 8010d7e:	681c      	ldr	r4, [r3, #0]
 8010d80:	b124      	cbz	r4, 8010d8c <iprintf+0x14>
 8010d82:	69a3      	ldr	r3, [r4, #24]
 8010d84:	b913      	cbnz	r3, 8010d8c <iprintf+0x14>
 8010d86:	4620      	mov	r0, r4
 8010d88:	f001 ff5e 	bl	8012c48 <__sinit>
 8010d8c:	ab05      	add	r3, sp, #20
 8010d8e:	9a04      	ldr	r2, [sp, #16]
 8010d90:	68a1      	ldr	r1, [r4, #8]
 8010d92:	9301      	str	r3, [sp, #4]
 8010d94:	4620      	mov	r0, r4
 8010d96:	f003 f9cb 	bl	8014130 <_vfiprintf_r>
 8010d9a:	b002      	add	sp, #8
 8010d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010da0:	b004      	add	sp, #16
 8010da2:	4770      	bx	lr
 8010da4:	20000018 	.word	0x20000018

08010da8 <_puts_r>:
 8010da8:	b570      	push	{r4, r5, r6, lr}
 8010daa:	460e      	mov	r6, r1
 8010dac:	4605      	mov	r5, r0
 8010dae:	b118      	cbz	r0, 8010db8 <_puts_r+0x10>
 8010db0:	6983      	ldr	r3, [r0, #24]
 8010db2:	b90b      	cbnz	r3, 8010db8 <_puts_r+0x10>
 8010db4:	f001 ff48 	bl	8012c48 <__sinit>
 8010db8:	69ab      	ldr	r3, [r5, #24]
 8010dba:	68ac      	ldr	r4, [r5, #8]
 8010dbc:	b913      	cbnz	r3, 8010dc4 <_puts_r+0x1c>
 8010dbe:	4628      	mov	r0, r5
 8010dc0:	f001 ff42 	bl	8012c48 <__sinit>
 8010dc4:	4b23      	ldr	r3, [pc, #140]	; (8010e54 <_puts_r+0xac>)
 8010dc6:	429c      	cmp	r4, r3
 8010dc8:	d117      	bne.n	8010dfa <_puts_r+0x52>
 8010dca:	686c      	ldr	r4, [r5, #4]
 8010dcc:	89a3      	ldrh	r3, [r4, #12]
 8010dce:	071b      	lsls	r3, r3, #28
 8010dd0:	d51d      	bpl.n	8010e0e <_puts_r+0x66>
 8010dd2:	6923      	ldr	r3, [r4, #16]
 8010dd4:	b1db      	cbz	r3, 8010e0e <_puts_r+0x66>
 8010dd6:	3e01      	subs	r6, #1
 8010dd8:	68a3      	ldr	r3, [r4, #8]
 8010dda:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010dde:	3b01      	subs	r3, #1
 8010de0:	60a3      	str	r3, [r4, #8]
 8010de2:	b9e9      	cbnz	r1, 8010e20 <_puts_r+0x78>
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	da2e      	bge.n	8010e46 <_puts_r+0x9e>
 8010de8:	4622      	mov	r2, r4
 8010dea:	210a      	movs	r1, #10
 8010dec:	4628      	mov	r0, r5
 8010dee:	f000 ff35 	bl	8011c5c <__swbuf_r>
 8010df2:	3001      	adds	r0, #1
 8010df4:	d011      	beq.n	8010e1a <_puts_r+0x72>
 8010df6:	200a      	movs	r0, #10
 8010df8:	e011      	b.n	8010e1e <_puts_r+0x76>
 8010dfa:	4b17      	ldr	r3, [pc, #92]	; (8010e58 <_puts_r+0xb0>)
 8010dfc:	429c      	cmp	r4, r3
 8010dfe:	d101      	bne.n	8010e04 <_puts_r+0x5c>
 8010e00:	68ac      	ldr	r4, [r5, #8]
 8010e02:	e7e3      	b.n	8010dcc <_puts_r+0x24>
 8010e04:	4b15      	ldr	r3, [pc, #84]	; (8010e5c <_puts_r+0xb4>)
 8010e06:	429c      	cmp	r4, r3
 8010e08:	bf08      	it	eq
 8010e0a:	68ec      	ldreq	r4, [r5, #12]
 8010e0c:	e7de      	b.n	8010dcc <_puts_r+0x24>
 8010e0e:	4621      	mov	r1, r4
 8010e10:	4628      	mov	r0, r5
 8010e12:	f000 ff75 	bl	8011d00 <__swsetup_r>
 8010e16:	2800      	cmp	r0, #0
 8010e18:	d0dd      	beq.n	8010dd6 <_puts_r+0x2e>
 8010e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8010e1e:	bd70      	pop	{r4, r5, r6, pc}
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	da04      	bge.n	8010e2e <_puts_r+0x86>
 8010e24:	69a2      	ldr	r2, [r4, #24]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	dc06      	bgt.n	8010e38 <_puts_r+0x90>
 8010e2a:	290a      	cmp	r1, #10
 8010e2c:	d004      	beq.n	8010e38 <_puts_r+0x90>
 8010e2e:	6823      	ldr	r3, [r4, #0]
 8010e30:	1c5a      	adds	r2, r3, #1
 8010e32:	6022      	str	r2, [r4, #0]
 8010e34:	7019      	strb	r1, [r3, #0]
 8010e36:	e7cf      	b.n	8010dd8 <_puts_r+0x30>
 8010e38:	4622      	mov	r2, r4
 8010e3a:	4628      	mov	r0, r5
 8010e3c:	f000 ff0e 	bl	8011c5c <__swbuf_r>
 8010e40:	3001      	adds	r0, #1
 8010e42:	d1c9      	bne.n	8010dd8 <_puts_r+0x30>
 8010e44:	e7e9      	b.n	8010e1a <_puts_r+0x72>
 8010e46:	6823      	ldr	r3, [r4, #0]
 8010e48:	200a      	movs	r0, #10
 8010e4a:	1c5a      	adds	r2, r3, #1
 8010e4c:	6022      	str	r2, [r4, #0]
 8010e4e:	7018      	strb	r0, [r3, #0]
 8010e50:	e7e5      	b.n	8010e1e <_puts_r+0x76>
 8010e52:	bf00      	nop
 8010e54:	08014708 	.word	0x08014708
 8010e58:	08014728 	.word	0x08014728
 8010e5c:	080146e8 	.word	0x080146e8

08010e60 <puts>:
 8010e60:	4b02      	ldr	r3, [pc, #8]	; (8010e6c <puts+0xc>)
 8010e62:	4601      	mov	r1, r0
 8010e64:	6818      	ldr	r0, [r3, #0]
 8010e66:	f7ff bf9f 	b.w	8010da8 <_puts_r>
 8010e6a:	bf00      	nop
 8010e6c:	20000018 	.word	0x20000018

08010e70 <nanf>:
 8010e70:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010e78 <nanf+0x8>
 8010e74:	4770      	bx	lr
 8010e76:	bf00      	nop
 8010e78:	7fc00000 	.word	0x7fc00000

08010e7c <siprintf>:
 8010e7c:	b40e      	push	{r1, r2, r3}
 8010e7e:	b500      	push	{lr}
 8010e80:	b09c      	sub	sp, #112	; 0x70
 8010e82:	ab1d      	add	r3, sp, #116	; 0x74
 8010e84:	9002      	str	r0, [sp, #8]
 8010e86:	9006      	str	r0, [sp, #24]
 8010e88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010e8c:	4809      	ldr	r0, [pc, #36]	; (8010eb4 <siprintf+0x38>)
 8010e8e:	9107      	str	r1, [sp, #28]
 8010e90:	9104      	str	r1, [sp, #16]
 8010e92:	4909      	ldr	r1, [pc, #36]	; (8010eb8 <siprintf+0x3c>)
 8010e94:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e98:	9105      	str	r1, [sp, #20]
 8010e9a:	6800      	ldr	r0, [r0, #0]
 8010e9c:	9301      	str	r3, [sp, #4]
 8010e9e:	a902      	add	r1, sp, #8
 8010ea0:	f003 f824 	bl	8013eec <_svfiprintf_r>
 8010ea4:	9b02      	ldr	r3, [sp, #8]
 8010ea6:	2200      	movs	r2, #0
 8010ea8:	701a      	strb	r2, [r3, #0]
 8010eaa:	b01c      	add	sp, #112	; 0x70
 8010eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8010eb0:	b003      	add	sp, #12
 8010eb2:	4770      	bx	lr
 8010eb4:	20000018 	.word	0x20000018
 8010eb8:	ffff0208 	.word	0xffff0208

08010ebc <sulp>:
 8010ebc:	b570      	push	{r4, r5, r6, lr}
 8010ebe:	4604      	mov	r4, r0
 8010ec0:	460d      	mov	r5, r1
 8010ec2:	ec45 4b10 	vmov	d0, r4, r5
 8010ec6:	4616      	mov	r6, r2
 8010ec8:	f002 fdcc 	bl	8013a64 <__ulp>
 8010ecc:	ec51 0b10 	vmov	r0, r1, d0
 8010ed0:	b17e      	cbz	r6, 8010ef2 <sulp+0x36>
 8010ed2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010ed6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	dd09      	ble.n	8010ef2 <sulp+0x36>
 8010ede:	051b      	lsls	r3, r3, #20
 8010ee0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010ee4:	2400      	movs	r4, #0
 8010ee6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010eea:	4622      	mov	r2, r4
 8010eec:	462b      	mov	r3, r5
 8010eee:	f7f7 fabb 	bl	8008468 <__aeabi_dmul>
 8010ef2:	bd70      	pop	{r4, r5, r6, pc}
 8010ef4:	0000      	movs	r0, r0
	...

08010ef8 <_strtod_l>:
 8010ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010efc:	461f      	mov	r7, r3
 8010efe:	b0a1      	sub	sp, #132	; 0x84
 8010f00:	2300      	movs	r3, #0
 8010f02:	4681      	mov	r9, r0
 8010f04:	4638      	mov	r0, r7
 8010f06:	460e      	mov	r6, r1
 8010f08:	9217      	str	r2, [sp, #92]	; 0x5c
 8010f0a:	931c      	str	r3, [sp, #112]	; 0x70
 8010f0c:	f002 fa4f 	bl	80133ae <__localeconv_l>
 8010f10:	4680      	mov	r8, r0
 8010f12:	6800      	ldr	r0, [r0, #0]
 8010f14:	f7f7 f894 	bl	8008040 <strlen>
 8010f18:	f04f 0a00 	mov.w	sl, #0
 8010f1c:	4604      	mov	r4, r0
 8010f1e:	f04f 0b00 	mov.w	fp, #0
 8010f22:	961b      	str	r6, [sp, #108]	; 0x6c
 8010f24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010f26:	781a      	ldrb	r2, [r3, #0]
 8010f28:	2a0d      	cmp	r2, #13
 8010f2a:	d832      	bhi.n	8010f92 <_strtod_l+0x9a>
 8010f2c:	2a09      	cmp	r2, #9
 8010f2e:	d236      	bcs.n	8010f9e <_strtod_l+0xa6>
 8010f30:	2a00      	cmp	r2, #0
 8010f32:	d03e      	beq.n	8010fb2 <_strtod_l+0xba>
 8010f34:	2300      	movs	r3, #0
 8010f36:	930d      	str	r3, [sp, #52]	; 0x34
 8010f38:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8010f3a:	782b      	ldrb	r3, [r5, #0]
 8010f3c:	2b30      	cmp	r3, #48	; 0x30
 8010f3e:	f040 80ac 	bne.w	801109a <_strtod_l+0x1a2>
 8010f42:	786b      	ldrb	r3, [r5, #1]
 8010f44:	2b58      	cmp	r3, #88	; 0x58
 8010f46:	d001      	beq.n	8010f4c <_strtod_l+0x54>
 8010f48:	2b78      	cmp	r3, #120	; 0x78
 8010f4a:	d167      	bne.n	801101c <_strtod_l+0x124>
 8010f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f4e:	9301      	str	r3, [sp, #4]
 8010f50:	ab1c      	add	r3, sp, #112	; 0x70
 8010f52:	9300      	str	r3, [sp, #0]
 8010f54:	9702      	str	r7, [sp, #8]
 8010f56:	ab1d      	add	r3, sp, #116	; 0x74
 8010f58:	4a88      	ldr	r2, [pc, #544]	; (801117c <_strtod_l+0x284>)
 8010f5a:	a91b      	add	r1, sp, #108	; 0x6c
 8010f5c:	4648      	mov	r0, r9
 8010f5e:	f001 ff4c 	bl	8012dfa <__gethex>
 8010f62:	f010 0407 	ands.w	r4, r0, #7
 8010f66:	4606      	mov	r6, r0
 8010f68:	d005      	beq.n	8010f76 <_strtod_l+0x7e>
 8010f6a:	2c06      	cmp	r4, #6
 8010f6c:	d12b      	bne.n	8010fc6 <_strtod_l+0xce>
 8010f6e:	3501      	adds	r5, #1
 8010f70:	2300      	movs	r3, #0
 8010f72:	951b      	str	r5, [sp, #108]	; 0x6c
 8010f74:	930d      	str	r3, [sp, #52]	; 0x34
 8010f76:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	f040 859a 	bne.w	8011ab2 <_strtod_l+0xbba>
 8010f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f80:	b1e3      	cbz	r3, 8010fbc <_strtod_l+0xc4>
 8010f82:	4652      	mov	r2, sl
 8010f84:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010f88:	ec43 2b10 	vmov	d0, r2, r3
 8010f8c:	b021      	add	sp, #132	; 0x84
 8010f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f92:	2a2b      	cmp	r2, #43	; 0x2b
 8010f94:	d015      	beq.n	8010fc2 <_strtod_l+0xca>
 8010f96:	2a2d      	cmp	r2, #45	; 0x2d
 8010f98:	d004      	beq.n	8010fa4 <_strtod_l+0xac>
 8010f9a:	2a20      	cmp	r2, #32
 8010f9c:	d1ca      	bne.n	8010f34 <_strtod_l+0x3c>
 8010f9e:	3301      	adds	r3, #1
 8010fa0:	931b      	str	r3, [sp, #108]	; 0x6c
 8010fa2:	e7bf      	b.n	8010f24 <_strtod_l+0x2c>
 8010fa4:	2201      	movs	r2, #1
 8010fa6:	920d      	str	r2, [sp, #52]	; 0x34
 8010fa8:	1c5a      	adds	r2, r3, #1
 8010faa:	921b      	str	r2, [sp, #108]	; 0x6c
 8010fac:	785b      	ldrb	r3, [r3, #1]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d1c2      	bne.n	8010f38 <_strtod_l+0x40>
 8010fb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010fb4:	961b      	str	r6, [sp, #108]	; 0x6c
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	f040 8579 	bne.w	8011aae <_strtod_l+0xbb6>
 8010fbc:	4652      	mov	r2, sl
 8010fbe:	465b      	mov	r3, fp
 8010fc0:	e7e2      	b.n	8010f88 <_strtod_l+0x90>
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	e7ef      	b.n	8010fa6 <_strtod_l+0xae>
 8010fc6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010fc8:	b13a      	cbz	r2, 8010fda <_strtod_l+0xe2>
 8010fca:	2135      	movs	r1, #53	; 0x35
 8010fcc:	a81e      	add	r0, sp, #120	; 0x78
 8010fce:	f002 fe41 	bl	8013c54 <__copybits>
 8010fd2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8010fd4:	4648      	mov	r0, r9
 8010fd6:	f002 faad 	bl	8013534 <_Bfree>
 8010fda:	3c01      	subs	r4, #1
 8010fdc:	2c04      	cmp	r4, #4
 8010fde:	d806      	bhi.n	8010fee <_strtod_l+0xf6>
 8010fe0:	e8df f004 	tbb	[pc, r4]
 8010fe4:	1714030a 	.word	0x1714030a
 8010fe8:	0a          	.byte	0x0a
 8010fe9:	00          	.byte	0x00
 8010fea:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8010fee:	0730      	lsls	r0, r6, #28
 8010ff0:	d5c1      	bpl.n	8010f76 <_strtod_l+0x7e>
 8010ff2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010ff6:	e7be      	b.n	8010f76 <_strtod_l+0x7e>
 8010ff8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8010ffc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8010ffe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8011002:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8011006:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801100a:	e7f0      	b.n	8010fee <_strtod_l+0xf6>
 801100c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8011180 <_strtod_l+0x288>
 8011010:	e7ed      	b.n	8010fee <_strtod_l+0xf6>
 8011012:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8011016:	f04f 3aff 	mov.w	sl, #4294967295
 801101a:	e7e8      	b.n	8010fee <_strtod_l+0xf6>
 801101c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801101e:	1c5a      	adds	r2, r3, #1
 8011020:	921b      	str	r2, [sp, #108]	; 0x6c
 8011022:	785b      	ldrb	r3, [r3, #1]
 8011024:	2b30      	cmp	r3, #48	; 0x30
 8011026:	d0f9      	beq.n	801101c <_strtod_l+0x124>
 8011028:	2b00      	cmp	r3, #0
 801102a:	d0a4      	beq.n	8010f76 <_strtod_l+0x7e>
 801102c:	2301      	movs	r3, #1
 801102e:	2500      	movs	r5, #0
 8011030:	9306      	str	r3, [sp, #24]
 8011032:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011034:	9308      	str	r3, [sp, #32]
 8011036:	9507      	str	r5, [sp, #28]
 8011038:	9505      	str	r5, [sp, #20]
 801103a:	220a      	movs	r2, #10
 801103c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801103e:	7807      	ldrb	r7, [r0, #0]
 8011040:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8011044:	b2d9      	uxtb	r1, r3
 8011046:	2909      	cmp	r1, #9
 8011048:	d929      	bls.n	801109e <_strtod_l+0x1a6>
 801104a:	4622      	mov	r2, r4
 801104c:	f8d8 1000 	ldr.w	r1, [r8]
 8011050:	f003 f9d7 	bl	8014402 <strncmp>
 8011054:	2800      	cmp	r0, #0
 8011056:	d031      	beq.n	80110bc <_strtod_l+0x1c4>
 8011058:	2000      	movs	r0, #0
 801105a:	9c05      	ldr	r4, [sp, #20]
 801105c:	9004      	str	r0, [sp, #16]
 801105e:	463b      	mov	r3, r7
 8011060:	4602      	mov	r2, r0
 8011062:	2b65      	cmp	r3, #101	; 0x65
 8011064:	d001      	beq.n	801106a <_strtod_l+0x172>
 8011066:	2b45      	cmp	r3, #69	; 0x45
 8011068:	d114      	bne.n	8011094 <_strtod_l+0x19c>
 801106a:	b924      	cbnz	r4, 8011076 <_strtod_l+0x17e>
 801106c:	b910      	cbnz	r0, 8011074 <_strtod_l+0x17c>
 801106e:	9b06      	ldr	r3, [sp, #24]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d09e      	beq.n	8010fb2 <_strtod_l+0xba>
 8011074:	2400      	movs	r4, #0
 8011076:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8011078:	1c73      	adds	r3, r6, #1
 801107a:	931b      	str	r3, [sp, #108]	; 0x6c
 801107c:	7873      	ldrb	r3, [r6, #1]
 801107e:	2b2b      	cmp	r3, #43	; 0x2b
 8011080:	d078      	beq.n	8011174 <_strtod_l+0x27c>
 8011082:	2b2d      	cmp	r3, #45	; 0x2d
 8011084:	d070      	beq.n	8011168 <_strtod_l+0x270>
 8011086:	f04f 0c00 	mov.w	ip, #0
 801108a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801108e:	2f09      	cmp	r7, #9
 8011090:	d97c      	bls.n	801118c <_strtod_l+0x294>
 8011092:	961b      	str	r6, [sp, #108]	; 0x6c
 8011094:	f04f 0e00 	mov.w	lr, #0
 8011098:	e09a      	b.n	80111d0 <_strtod_l+0x2d8>
 801109a:	2300      	movs	r3, #0
 801109c:	e7c7      	b.n	801102e <_strtod_l+0x136>
 801109e:	9905      	ldr	r1, [sp, #20]
 80110a0:	2908      	cmp	r1, #8
 80110a2:	bfdd      	ittte	le
 80110a4:	9907      	ldrle	r1, [sp, #28]
 80110a6:	fb02 3301 	mlale	r3, r2, r1, r3
 80110aa:	9307      	strle	r3, [sp, #28]
 80110ac:	fb02 3505 	mlagt	r5, r2, r5, r3
 80110b0:	9b05      	ldr	r3, [sp, #20]
 80110b2:	3001      	adds	r0, #1
 80110b4:	3301      	adds	r3, #1
 80110b6:	9305      	str	r3, [sp, #20]
 80110b8:	901b      	str	r0, [sp, #108]	; 0x6c
 80110ba:	e7bf      	b.n	801103c <_strtod_l+0x144>
 80110bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80110be:	191a      	adds	r2, r3, r4
 80110c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80110c2:	9a05      	ldr	r2, [sp, #20]
 80110c4:	5d1b      	ldrb	r3, [r3, r4]
 80110c6:	2a00      	cmp	r2, #0
 80110c8:	d037      	beq.n	801113a <_strtod_l+0x242>
 80110ca:	9c05      	ldr	r4, [sp, #20]
 80110cc:	4602      	mov	r2, r0
 80110ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80110d2:	2909      	cmp	r1, #9
 80110d4:	d913      	bls.n	80110fe <_strtod_l+0x206>
 80110d6:	2101      	movs	r1, #1
 80110d8:	9104      	str	r1, [sp, #16]
 80110da:	e7c2      	b.n	8011062 <_strtod_l+0x16a>
 80110dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80110de:	1c5a      	adds	r2, r3, #1
 80110e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80110e2:	785b      	ldrb	r3, [r3, #1]
 80110e4:	3001      	adds	r0, #1
 80110e6:	2b30      	cmp	r3, #48	; 0x30
 80110e8:	d0f8      	beq.n	80110dc <_strtod_l+0x1e4>
 80110ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80110ee:	2a08      	cmp	r2, #8
 80110f0:	f200 84e4 	bhi.w	8011abc <_strtod_l+0xbc4>
 80110f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80110f6:	9208      	str	r2, [sp, #32]
 80110f8:	4602      	mov	r2, r0
 80110fa:	2000      	movs	r0, #0
 80110fc:	4604      	mov	r4, r0
 80110fe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8011102:	f100 0101 	add.w	r1, r0, #1
 8011106:	d012      	beq.n	801112e <_strtod_l+0x236>
 8011108:	440a      	add	r2, r1
 801110a:	eb00 0c04 	add.w	ip, r0, r4
 801110e:	4621      	mov	r1, r4
 8011110:	270a      	movs	r7, #10
 8011112:	458c      	cmp	ip, r1
 8011114:	d113      	bne.n	801113e <_strtod_l+0x246>
 8011116:	1821      	adds	r1, r4, r0
 8011118:	2908      	cmp	r1, #8
 801111a:	f104 0401 	add.w	r4, r4, #1
 801111e:	4404      	add	r4, r0
 8011120:	dc19      	bgt.n	8011156 <_strtod_l+0x25e>
 8011122:	9b07      	ldr	r3, [sp, #28]
 8011124:	210a      	movs	r1, #10
 8011126:	fb01 e303 	mla	r3, r1, r3, lr
 801112a:	9307      	str	r3, [sp, #28]
 801112c:	2100      	movs	r1, #0
 801112e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011130:	1c58      	adds	r0, r3, #1
 8011132:	901b      	str	r0, [sp, #108]	; 0x6c
 8011134:	785b      	ldrb	r3, [r3, #1]
 8011136:	4608      	mov	r0, r1
 8011138:	e7c9      	b.n	80110ce <_strtod_l+0x1d6>
 801113a:	9805      	ldr	r0, [sp, #20]
 801113c:	e7d3      	b.n	80110e6 <_strtod_l+0x1ee>
 801113e:	2908      	cmp	r1, #8
 8011140:	f101 0101 	add.w	r1, r1, #1
 8011144:	dc03      	bgt.n	801114e <_strtod_l+0x256>
 8011146:	9b07      	ldr	r3, [sp, #28]
 8011148:	437b      	muls	r3, r7
 801114a:	9307      	str	r3, [sp, #28]
 801114c:	e7e1      	b.n	8011112 <_strtod_l+0x21a>
 801114e:	2910      	cmp	r1, #16
 8011150:	bfd8      	it	le
 8011152:	437d      	mulle	r5, r7
 8011154:	e7dd      	b.n	8011112 <_strtod_l+0x21a>
 8011156:	2c10      	cmp	r4, #16
 8011158:	bfdc      	itt	le
 801115a:	210a      	movle	r1, #10
 801115c:	fb01 e505 	mlale	r5, r1, r5, lr
 8011160:	e7e4      	b.n	801112c <_strtod_l+0x234>
 8011162:	2301      	movs	r3, #1
 8011164:	9304      	str	r3, [sp, #16]
 8011166:	e781      	b.n	801106c <_strtod_l+0x174>
 8011168:	f04f 0c01 	mov.w	ip, #1
 801116c:	1cb3      	adds	r3, r6, #2
 801116e:	931b      	str	r3, [sp, #108]	; 0x6c
 8011170:	78b3      	ldrb	r3, [r6, #2]
 8011172:	e78a      	b.n	801108a <_strtod_l+0x192>
 8011174:	f04f 0c00 	mov.w	ip, #0
 8011178:	e7f8      	b.n	801116c <_strtod_l+0x274>
 801117a:	bf00      	nop
 801117c:	08014688 	.word	0x08014688
 8011180:	7ff00000 	.word	0x7ff00000
 8011184:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011186:	1c5f      	adds	r7, r3, #1
 8011188:	971b      	str	r7, [sp, #108]	; 0x6c
 801118a:	785b      	ldrb	r3, [r3, #1]
 801118c:	2b30      	cmp	r3, #48	; 0x30
 801118e:	d0f9      	beq.n	8011184 <_strtod_l+0x28c>
 8011190:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8011194:	2f08      	cmp	r7, #8
 8011196:	f63f af7d 	bhi.w	8011094 <_strtod_l+0x19c>
 801119a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801119e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80111a0:	930a      	str	r3, [sp, #40]	; 0x28
 80111a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80111a4:	1c5f      	adds	r7, r3, #1
 80111a6:	971b      	str	r7, [sp, #108]	; 0x6c
 80111a8:	785b      	ldrb	r3, [r3, #1]
 80111aa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80111ae:	f1b8 0f09 	cmp.w	r8, #9
 80111b2:	d937      	bls.n	8011224 <_strtod_l+0x32c>
 80111b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80111b6:	1a7f      	subs	r7, r7, r1
 80111b8:	2f08      	cmp	r7, #8
 80111ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80111be:	dc37      	bgt.n	8011230 <_strtod_l+0x338>
 80111c0:	45be      	cmp	lr, r7
 80111c2:	bfa8      	it	ge
 80111c4:	46be      	movge	lr, r7
 80111c6:	f1bc 0f00 	cmp.w	ip, #0
 80111ca:	d001      	beq.n	80111d0 <_strtod_l+0x2d8>
 80111cc:	f1ce 0e00 	rsb	lr, lr, #0
 80111d0:	2c00      	cmp	r4, #0
 80111d2:	d151      	bne.n	8011278 <_strtod_l+0x380>
 80111d4:	2800      	cmp	r0, #0
 80111d6:	f47f aece 	bne.w	8010f76 <_strtod_l+0x7e>
 80111da:	9a06      	ldr	r2, [sp, #24]
 80111dc:	2a00      	cmp	r2, #0
 80111de:	f47f aeca 	bne.w	8010f76 <_strtod_l+0x7e>
 80111e2:	9a04      	ldr	r2, [sp, #16]
 80111e4:	2a00      	cmp	r2, #0
 80111e6:	f47f aee4 	bne.w	8010fb2 <_strtod_l+0xba>
 80111ea:	2b4e      	cmp	r3, #78	; 0x4e
 80111ec:	d027      	beq.n	801123e <_strtod_l+0x346>
 80111ee:	dc21      	bgt.n	8011234 <_strtod_l+0x33c>
 80111f0:	2b49      	cmp	r3, #73	; 0x49
 80111f2:	f47f aede 	bne.w	8010fb2 <_strtod_l+0xba>
 80111f6:	49a0      	ldr	r1, [pc, #640]	; (8011478 <_strtod_l+0x580>)
 80111f8:	a81b      	add	r0, sp, #108	; 0x6c
 80111fa:	f002 f831 	bl	8013260 <__match>
 80111fe:	2800      	cmp	r0, #0
 8011200:	f43f aed7 	beq.w	8010fb2 <_strtod_l+0xba>
 8011204:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011206:	499d      	ldr	r1, [pc, #628]	; (801147c <_strtod_l+0x584>)
 8011208:	3b01      	subs	r3, #1
 801120a:	a81b      	add	r0, sp, #108	; 0x6c
 801120c:	931b      	str	r3, [sp, #108]	; 0x6c
 801120e:	f002 f827 	bl	8013260 <__match>
 8011212:	b910      	cbnz	r0, 801121a <_strtod_l+0x322>
 8011214:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011216:	3301      	adds	r3, #1
 8011218:	931b      	str	r3, [sp, #108]	; 0x6c
 801121a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8011490 <_strtod_l+0x598>
 801121e:	f04f 0a00 	mov.w	sl, #0
 8011222:	e6a8      	b.n	8010f76 <_strtod_l+0x7e>
 8011224:	210a      	movs	r1, #10
 8011226:	fb01 3e0e 	mla	lr, r1, lr, r3
 801122a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801122e:	e7b8      	b.n	80111a2 <_strtod_l+0x2aa>
 8011230:	46be      	mov	lr, r7
 8011232:	e7c8      	b.n	80111c6 <_strtod_l+0x2ce>
 8011234:	2b69      	cmp	r3, #105	; 0x69
 8011236:	d0de      	beq.n	80111f6 <_strtod_l+0x2fe>
 8011238:	2b6e      	cmp	r3, #110	; 0x6e
 801123a:	f47f aeba 	bne.w	8010fb2 <_strtod_l+0xba>
 801123e:	4990      	ldr	r1, [pc, #576]	; (8011480 <_strtod_l+0x588>)
 8011240:	a81b      	add	r0, sp, #108	; 0x6c
 8011242:	f002 f80d 	bl	8013260 <__match>
 8011246:	2800      	cmp	r0, #0
 8011248:	f43f aeb3 	beq.w	8010fb2 <_strtod_l+0xba>
 801124c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801124e:	781b      	ldrb	r3, [r3, #0]
 8011250:	2b28      	cmp	r3, #40	; 0x28
 8011252:	d10e      	bne.n	8011272 <_strtod_l+0x37a>
 8011254:	aa1e      	add	r2, sp, #120	; 0x78
 8011256:	498b      	ldr	r1, [pc, #556]	; (8011484 <_strtod_l+0x58c>)
 8011258:	a81b      	add	r0, sp, #108	; 0x6c
 801125a:	f002 f815 	bl	8013288 <__hexnan>
 801125e:	2805      	cmp	r0, #5
 8011260:	d107      	bne.n	8011272 <_strtod_l+0x37a>
 8011262:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011264:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8011268:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801126c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8011270:	e681      	b.n	8010f76 <_strtod_l+0x7e>
 8011272:	f8df b224 	ldr.w	fp, [pc, #548]	; 8011498 <_strtod_l+0x5a0>
 8011276:	e7d2      	b.n	801121e <_strtod_l+0x326>
 8011278:	ebae 0302 	sub.w	r3, lr, r2
 801127c:	9306      	str	r3, [sp, #24]
 801127e:	9b05      	ldr	r3, [sp, #20]
 8011280:	9807      	ldr	r0, [sp, #28]
 8011282:	2b00      	cmp	r3, #0
 8011284:	bf08      	it	eq
 8011286:	4623      	moveq	r3, r4
 8011288:	2c10      	cmp	r4, #16
 801128a:	9305      	str	r3, [sp, #20]
 801128c:	46a0      	mov	r8, r4
 801128e:	bfa8      	it	ge
 8011290:	f04f 0810 	movge.w	r8, #16
 8011294:	f7f7 f86e 	bl	8008374 <__aeabi_ui2d>
 8011298:	2c09      	cmp	r4, #9
 801129a:	4682      	mov	sl, r0
 801129c:	468b      	mov	fp, r1
 801129e:	dc13      	bgt.n	80112c8 <_strtod_l+0x3d0>
 80112a0:	9b06      	ldr	r3, [sp, #24]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	f43f ae67 	beq.w	8010f76 <_strtod_l+0x7e>
 80112a8:	9b06      	ldr	r3, [sp, #24]
 80112aa:	dd7a      	ble.n	80113a2 <_strtod_l+0x4aa>
 80112ac:	2b16      	cmp	r3, #22
 80112ae:	dc61      	bgt.n	8011374 <_strtod_l+0x47c>
 80112b0:	4a75      	ldr	r2, [pc, #468]	; (8011488 <_strtod_l+0x590>)
 80112b2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80112b6:	e9de 0100 	ldrd	r0, r1, [lr]
 80112ba:	4652      	mov	r2, sl
 80112bc:	465b      	mov	r3, fp
 80112be:	f7f7 f8d3 	bl	8008468 <__aeabi_dmul>
 80112c2:	4682      	mov	sl, r0
 80112c4:	468b      	mov	fp, r1
 80112c6:	e656      	b.n	8010f76 <_strtod_l+0x7e>
 80112c8:	4b6f      	ldr	r3, [pc, #444]	; (8011488 <_strtod_l+0x590>)
 80112ca:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80112ce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80112d2:	f7f7 f8c9 	bl	8008468 <__aeabi_dmul>
 80112d6:	4606      	mov	r6, r0
 80112d8:	4628      	mov	r0, r5
 80112da:	460f      	mov	r7, r1
 80112dc:	f7f7 f84a 	bl	8008374 <__aeabi_ui2d>
 80112e0:	4602      	mov	r2, r0
 80112e2:	460b      	mov	r3, r1
 80112e4:	4630      	mov	r0, r6
 80112e6:	4639      	mov	r1, r7
 80112e8:	f7f6 ff08 	bl	80080fc <__adddf3>
 80112ec:	2c0f      	cmp	r4, #15
 80112ee:	4682      	mov	sl, r0
 80112f0:	468b      	mov	fp, r1
 80112f2:	ddd5      	ble.n	80112a0 <_strtod_l+0x3a8>
 80112f4:	9b06      	ldr	r3, [sp, #24]
 80112f6:	eba4 0808 	sub.w	r8, r4, r8
 80112fa:	4498      	add	r8, r3
 80112fc:	f1b8 0f00 	cmp.w	r8, #0
 8011300:	f340 8096 	ble.w	8011430 <_strtod_l+0x538>
 8011304:	f018 030f 	ands.w	r3, r8, #15
 8011308:	d00a      	beq.n	8011320 <_strtod_l+0x428>
 801130a:	495f      	ldr	r1, [pc, #380]	; (8011488 <_strtod_l+0x590>)
 801130c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011310:	4652      	mov	r2, sl
 8011312:	465b      	mov	r3, fp
 8011314:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011318:	f7f7 f8a6 	bl	8008468 <__aeabi_dmul>
 801131c:	4682      	mov	sl, r0
 801131e:	468b      	mov	fp, r1
 8011320:	f038 080f 	bics.w	r8, r8, #15
 8011324:	d073      	beq.n	801140e <_strtod_l+0x516>
 8011326:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801132a:	dd47      	ble.n	80113bc <_strtod_l+0x4c4>
 801132c:	2400      	movs	r4, #0
 801132e:	46a0      	mov	r8, r4
 8011330:	9407      	str	r4, [sp, #28]
 8011332:	9405      	str	r4, [sp, #20]
 8011334:	2322      	movs	r3, #34	; 0x22
 8011336:	f8df b158 	ldr.w	fp, [pc, #344]	; 8011490 <_strtod_l+0x598>
 801133a:	f8c9 3000 	str.w	r3, [r9]
 801133e:	f04f 0a00 	mov.w	sl, #0
 8011342:	9b07      	ldr	r3, [sp, #28]
 8011344:	2b00      	cmp	r3, #0
 8011346:	f43f ae16 	beq.w	8010f76 <_strtod_l+0x7e>
 801134a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801134c:	4648      	mov	r0, r9
 801134e:	f002 f8f1 	bl	8013534 <_Bfree>
 8011352:	9905      	ldr	r1, [sp, #20]
 8011354:	4648      	mov	r0, r9
 8011356:	f002 f8ed 	bl	8013534 <_Bfree>
 801135a:	4641      	mov	r1, r8
 801135c:	4648      	mov	r0, r9
 801135e:	f002 f8e9 	bl	8013534 <_Bfree>
 8011362:	9907      	ldr	r1, [sp, #28]
 8011364:	4648      	mov	r0, r9
 8011366:	f002 f8e5 	bl	8013534 <_Bfree>
 801136a:	4621      	mov	r1, r4
 801136c:	4648      	mov	r0, r9
 801136e:	f002 f8e1 	bl	8013534 <_Bfree>
 8011372:	e600      	b.n	8010f76 <_strtod_l+0x7e>
 8011374:	9a06      	ldr	r2, [sp, #24]
 8011376:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801137a:	4293      	cmp	r3, r2
 801137c:	dbba      	blt.n	80112f4 <_strtod_l+0x3fc>
 801137e:	4d42      	ldr	r5, [pc, #264]	; (8011488 <_strtod_l+0x590>)
 8011380:	f1c4 040f 	rsb	r4, r4, #15
 8011384:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8011388:	4652      	mov	r2, sl
 801138a:	465b      	mov	r3, fp
 801138c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011390:	f7f7 f86a 	bl	8008468 <__aeabi_dmul>
 8011394:	9b06      	ldr	r3, [sp, #24]
 8011396:	1b1c      	subs	r4, r3, r4
 8011398:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801139c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80113a0:	e78d      	b.n	80112be <_strtod_l+0x3c6>
 80113a2:	f113 0f16 	cmn.w	r3, #22
 80113a6:	dba5      	blt.n	80112f4 <_strtod_l+0x3fc>
 80113a8:	4a37      	ldr	r2, [pc, #220]	; (8011488 <_strtod_l+0x590>)
 80113aa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80113ae:	e9d2 2300 	ldrd	r2, r3, [r2]
 80113b2:	4650      	mov	r0, sl
 80113b4:	4659      	mov	r1, fp
 80113b6:	f7f7 f981 	bl	80086bc <__aeabi_ddiv>
 80113ba:	e782      	b.n	80112c2 <_strtod_l+0x3ca>
 80113bc:	2300      	movs	r3, #0
 80113be:	4e33      	ldr	r6, [pc, #204]	; (801148c <_strtod_l+0x594>)
 80113c0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80113c4:	4650      	mov	r0, sl
 80113c6:	4659      	mov	r1, fp
 80113c8:	461d      	mov	r5, r3
 80113ca:	f1b8 0f01 	cmp.w	r8, #1
 80113ce:	dc21      	bgt.n	8011414 <_strtod_l+0x51c>
 80113d0:	b10b      	cbz	r3, 80113d6 <_strtod_l+0x4de>
 80113d2:	4682      	mov	sl, r0
 80113d4:	468b      	mov	fp, r1
 80113d6:	4b2d      	ldr	r3, [pc, #180]	; (801148c <_strtod_l+0x594>)
 80113d8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80113dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80113e0:	4652      	mov	r2, sl
 80113e2:	465b      	mov	r3, fp
 80113e4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80113e8:	f7f7 f83e 	bl	8008468 <__aeabi_dmul>
 80113ec:	4b28      	ldr	r3, [pc, #160]	; (8011490 <_strtod_l+0x598>)
 80113ee:	460a      	mov	r2, r1
 80113f0:	400b      	ands	r3, r1
 80113f2:	4928      	ldr	r1, [pc, #160]	; (8011494 <_strtod_l+0x59c>)
 80113f4:	428b      	cmp	r3, r1
 80113f6:	4682      	mov	sl, r0
 80113f8:	d898      	bhi.n	801132c <_strtod_l+0x434>
 80113fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80113fe:	428b      	cmp	r3, r1
 8011400:	bf86      	itte	hi
 8011402:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801149c <_strtod_l+0x5a4>
 8011406:	f04f 3aff 	movhi.w	sl, #4294967295
 801140a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801140e:	2300      	movs	r3, #0
 8011410:	9304      	str	r3, [sp, #16]
 8011412:	e077      	b.n	8011504 <_strtod_l+0x60c>
 8011414:	f018 0f01 	tst.w	r8, #1
 8011418:	d006      	beq.n	8011428 <_strtod_l+0x530>
 801141a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801141e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011422:	f7f7 f821 	bl	8008468 <__aeabi_dmul>
 8011426:	2301      	movs	r3, #1
 8011428:	3501      	adds	r5, #1
 801142a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801142e:	e7cc      	b.n	80113ca <_strtod_l+0x4d2>
 8011430:	d0ed      	beq.n	801140e <_strtod_l+0x516>
 8011432:	f1c8 0800 	rsb	r8, r8, #0
 8011436:	f018 020f 	ands.w	r2, r8, #15
 801143a:	d00a      	beq.n	8011452 <_strtod_l+0x55a>
 801143c:	4b12      	ldr	r3, [pc, #72]	; (8011488 <_strtod_l+0x590>)
 801143e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011442:	4650      	mov	r0, sl
 8011444:	4659      	mov	r1, fp
 8011446:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144a:	f7f7 f937 	bl	80086bc <__aeabi_ddiv>
 801144e:	4682      	mov	sl, r0
 8011450:	468b      	mov	fp, r1
 8011452:	ea5f 1828 	movs.w	r8, r8, asr #4
 8011456:	d0da      	beq.n	801140e <_strtod_l+0x516>
 8011458:	f1b8 0f1f 	cmp.w	r8, #31
 801145c:	dd20      	ble.n	80114a0 <_strtod_l+0x5a8>
 801145e:	2400      	movs	r4, #0
 8011460:	46a0      	mov	r8, r4
 8011462:	9407      	str	r4, [sp, #28]
 8011464:	9405      	str	r4, [sp, #20]
 8011466:	2322      	movs	r3, #34	; 0x22
 8011468:	f04f 0a00 	mov.w	sl, #0
 801146c:	f04f 0b00 	mov.w	fp, #0
 8011470:	f8c9 3000 	str.w	r3, [r9]
 8011474:	e765      	b.n	8011342 <_strtod_l+0x44a>
 8011476:	bf00      	nop
 8011478:	08014651 	.word	0x08014651
 801147c:	080146db 	.word	0x080146db
 8011480:	08014659 	.word	0x08014659
 8011484:	0801469c 	.word	0x0801469c
 8011488:	08014780 	.word	0x08014780
 801148c:	08014758 	.word	0x08014758
 8011490:	7ff00000 	.word	0x7ff00000
 8011494:	7ca00000 	.word	0x7ca00000
 8011498:	fff80000 	.word	0xfff80000
 801149c:	7fefffff 	.word	0x7fefffff
 80114a0:	f018 0310 	ands.w	r3, r8, #16
 80114a4:	bf18      	it	ne
 80114a6:	236a      	movne	r3, #106	; 0x6a
 80114a8:	4da0      	ldr	r5, [pc, #640]	; (801172c <_strtod_l+0x834>)
 80114aa:	9304      	str	r3, [sp, #16]
 80114ac:	4650      	mov	r0, sl
 80114ae:	4659      	mov	r1, fp
 80114b0:	2300      	movs	r3, #0
 80114b2:	f1b8 0f00 	cmp.w	r8, #0
 80114b6:	f300 810a 	bgt.w	80116ce <_strtod_l+0x7d6>
 80114ba:	b10b      	cbz	r3, 80114c0 <_strtod_l+0x5c8>
 80114bc:	4682      	mov	sl, r0
 80114be:	468b      	mov	fp, r1
 80114c0:	9b04      	ldr	r3, [sp, #16]
 80114c2:	b1bb      	cbz	r3, 80114f4 <_strtod_l+0x5fc>
 80114c4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80114c8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	4659      	mov	r1, fp
 80114d0:	dd10      	ble.n	80114f4 <_strtod_l+0x5fc>
 80114d2:	2b1f      	cmp	r3, #31
 80114d4:	f340 8107 	ble.w	80116e6 <_strtod_l+0x7ee>
 80114d8:	2b34      	cmp	r3, #52	; 0x34
 80114da:	bfde      	ittt	le
 80114dc:	3b20      	suble	r3, #32
 80114de:	f04f 32ff 	movle.w	r2, #4294967295
 80114e2:	fa02 f303 	lslle.w	r3, r2, r3
 80114e6:	f04f 0a00 	mov.w	sl, #0
 80114ea:	bfcc      	ite	gt
 80114ec:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80114f0:	ea03 0b01 	andle.w	fp, r3, r1
 80114f4:	2200      	movs	r2, #0
 80114f6:	2300      	movs	r3, #0
 80114f8:	4650      	mov	r0, sl
 80114fa:	4659      	mov	r1, fp
 80114fc:	f7f7 fa1c 	bl	8008938 <__aeabi_dcmpeq>
 8011500:	2800      	cmp	r0, #0
 8011502:	d1ac      	bne.n	801145e <_strtod_l+0x566>
 8011504:	9b07      	ldr	r3, [sp, #28]
 8011506:	9300      	str	r3, [sp, #0]
 8011508:	9a05      	ldr	r2, [sp, #20]
 801150a:	9908      	ldr	r1, [sp, #32]
 801150c:	4623      	mov	r3, r4
 801150e:	4648      	mov	r0, r9
 8011510:	f002 f862 	bl	80135d8 <__s2b>
 8011514:	9007      	str	r0, [sp, #28]
 8011516:	2800      	cmp	r0, #0
 8011518:	f43f af08 	beq.w	801132c <_strtod_l+0x434>
 801151c:	9a06      	ldr	r2, [sp, #24]
 801151e:	9b06      	ldr	r3, [sp, #24]
 8011520:	2a00      	cmp	r2, #0
 8011522:	f1c3 0300 	rsb	r3, r3, #0
 8011526:	bfa8      	it	ge
 8011528:	2300      	movge	r3, #0
 801152a:	930e      	str	r3, [sp, #56]	; 0x38
 801152c:	2400      	movs	r4, #0
 801152e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011532:	9316      	str	r3, [sp, #88]	; 0x58
 8011534:	46a0      	mov	r8, r4
 8011536:	9b07      	ldr	r3, [sp, #28]
 8011538:	4648      	mov	r0, r9
 801153a:	6859      	ldr	r1, [r3, #4]
 801153c:	f001 ffc6 	bl	80134cc <_Balloc>
 8011540:	9005      	str	r0, [sp, #20]
 8011542:	2800      	cmp	r0, #0
 8011544:	f43f aef6 	beq.w	8011334 <_strtod_l+0x43c>
 8011548:	9b07      	ldr	r3, [sp, #28]
 801154a:	691a      	ldr	r2, [r3, #16]
 801154c:	3202      	adds	r2, #2
 801154e:	f103 010c 	add.w	r1, r3, #12
 8011552:	0092      	lsls	r2, r2, #2
 8011554:	300c      	adds	r0, #12
 8011556:	f7fe fdbd 	bl	80100d4 <memcpy>
 801155a:	aa1e      	add	r2, sp, #120	; 0x78
 801155c:	a91d      	add	r1, sp, #116	; 0x74
 801155e:	ec4b ab10 	vmov	d0, sl, fp
 8011562:	4648      	mov	r0, r9
 8011564:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8011568:	f002 faf2 	bl	8013b50 <__d2b>
 801156c:	901c      	str	r0, [sp, #112]	; 0x70
 801156e:	2800      	cmp	r0, #0
 8011570:	f43f aee0 	beq.w	8011334 <_strtod_l+0x43c>
 8011574:	2101      	movs	r1, #1
 8011576:	4648      	mov	r0, r9
 8011578:	f002 f8ba 	bl	80136f0 <__i2b>
 801157c:	4680      	mov	r8, r0
 801157e:	2800      	cmp	r0, #0
 8011580:	f43f aed8 	beq.w	8011334 <_strtod_l+0x43c>
 8011584:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8011586:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8011588:	2e00      	cmp	r6, #0
 801158a:	bfab      	itete	ge
 801158c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801158e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8011590:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8011592:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8011594:	bfac      	ite	ge
 8011596:	18f7      	addge	r7, r6, r3
 8011598:	1b9d      	sublt	r5, r3, r6
 801159a:	9b04      	ldr	r3, [sp, #16]
 801159c:	1af6      	subs	r6, r6, r3
 801159e:	4416      	add	r6, r2
 80115a0:	4b63      	ldr	r3, [pc, #396]	; (8011730 <_strtod_l+0x838>)
 80115a2:	3e01      	subs	r6, #1
 80115a4:	429e      	cmp	r6, r3
 80115a6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80115aa:	f280 80af 	bge.w	801170c <_strtod_l+0x814>
 80115ae:	1b9b      	subs	r3, r3, r6
 80115b0:	2b1f      	cmp	r3, #31
 80115b2:	eba2 0203 	sub.w	r2, r2, r3
 80115b6:	f04f 0101 	mov.w	r1, #1
 80115ba:	f300 809b 	bgt.w	80116f4 <_strtod_l+0x7fc>
 80115be:	fa01 f303 	lsl.w	r3, r1, r3
 80115c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80115c4:	2300      	movs	r3, #0
 80115c6:	930a      	str	r3, [sp, #40]	; 0x28
 80115c8:	18be      	adds	r6, r7, r2
 80115ca:	9b04      	ldr	r3, [sp, #16]
 80115cc:	42b7      	cmp	r7, r6
 80115ce:	4415      	add	r5, r2
 80115d0:	441d      	add	r5, r3
 80115d2:	463b      	mov	r3, r7
 80115d4:	bfa8      	it	ge
 80115d6:	4633      	movge	r3, r6
 80115d8:	42ab      	cmp	r3, r5
 80115da:	bfa8      	it	ge
 80115dc:	462b      	movge	r3, r5
 80115de:	2b00      	cmp	r3, #0
 80115e0:	bfc2      	ittt	gt
 80115e2:	1af6      	subgt	r6, r6, r3
 80115e4:	1aed      	subgt	r5, r5, r3
 80115e6:	1aff      	subgt	r7, r7, r3
 80115e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80115ea:	b1bb      	cbz	r3, 801161c <_strtod_l+0x724>
 80115ec:	4641      	mov	r1, r8
 80115ee:	461a      	mov	r2, r3
 80115f0:	4648      	mov	r0, r9
 80115f2:	f002 f91d 	bl	8013830 <__pow5mult>
 80115f6:	4680      	mov	r8, r0
 80115f8:	2800      	cmp	r0, #0
 80115fa:	f43f ae9b 	beq.w	8011334 <_strtod_l+0x43c>
 80115fe:	4601      	mov	r1, r0
 8011600:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011602:	4648      	mov	r0, r9
 8011604:	f002 f87d 	bl	8013702 <__multiply>
 8011608:	900c      	str	r0, [sp, #48]	; 0x30
 801160a:	2800      	cmp	r0, #0
 801160c:	f43f ae92 	beq.w	8011334 <_strtod_l+0x43c>
 8011610:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011612:	4648      	mov	r0, r9
 8011614:	f001 ff8e 	bl	8013534 <_Bfree>
 8011618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801161a:	931c      	str	r3, [sp, #112]	; 0x70
 801161c:	2e00      	cmp	r6, #0
 801161e:	dc7a      	bgt.n	8011716 <_strtod_l+0x81e>
 8011620:	9b06      	ldr	r3, [sp, #24]
 8011622:	2b00      	cmp	r3, #0
 8011624:	dd08      	ble.n	8011638 <_strtod_l+0x740>
 8011626:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011628:	9905      	ldr	r1, [sp, #20]
 801162a:	4648      	mov	r0, r9
 801162c:	f002 f900 	bl	8013830 <__pow5mult>
 8011630:	9005      	str	r0, [sp, #20]
 8011632:	2800      	cmp	r0, #0
 8011634:	f43f ae7e 	beq.w	8011334 <_strtod_l+0x43c>
 8011638:	2d00      	cmp	r5, #0
 801163a:	dd08      	ble.n	801164e <_strtod_l+0x756>
 801163c:	462a      	mov	r2, r5
 801163e:	9905      	ldr	r1, [sp, #20]
 8011640:	4648      	mov	r0, r9
 8011642:	f002 f943 	bl	80138cc <__lshift>
 8011646:	9005      	str	r0, [sp, #20]
 8011648:	2800      	cmp	r0, #0
 801164a:	f43f ae73 	beq.w	8011334 <_strtod_l+0x43c>
 801164e:	2f00      	cmp	r7, #0
 8011650:	dd08      	ble.n	8011664 <_strtod_l+0x76c>
 8011652:	4641      	mov	r1, r8
 8011654:	463a      	mov	r2, r7
 8011656:	4648      	mov	r0, r9
 8011658:	f002 f938 	bl	80138cc <__lshift>
 801165c:	4680      	mov	r8, r0
 801165e:	2800      	cmp	r0, #0
 8011660:	f43f ae68 	beq.w	8011334 <_strtod_l+0x43c>
 8011664:	9a05      	ldr	r2, [sp, #20]
 8011666:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011668:	4648      	mov	r0, r9
 801166a:	f002 f99d 	bl	80139a8 <__mdiff>
 801166e:	4604      	mov	r4, r0
 8011670:	2800      	cmp	r0, #0
 8011672:	f43f ae5f 	beq.w	8011334 <_strtod_l+0x43c>
 8011676:	68c3      	ldr	r3, [r0, #12]
 8011678:	930c      	str	r3, [sp, #48]	; 0x30
 801167a:	2300      	movs	r3, #0
 801167c:	60c3      	str	r3, [r0, #12]
 801167e:	4641      	mov	r1, r8
 8011680:	f002 f978 	bl	8013974 <__mcmp>
 8011684:	2800      	cmp	r0, #0
 8011686:	da55      	bge.n	8011734 <_strtod_l+0x83c>
 8011688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801168a:	b9e3      	cbnz	r3, 80116c6 <_strtod_l+0x7ce>
 801168c:	f1ba 0f00 	cmp.w	sl, #0
 8011690:	d119      	bne.n	80116c6 <_strtod_l+0x7ce>
 8011692:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011696:	b9b3      	cbnz	r3, 80116c6 <_strtod_l+0x7ce>
 8011698:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801169c:	0d1b      	lsrs	r3, r3, #20
 801169e:	051b      	lsls	r3, r3, #20
 80116a0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80116a4:	d90f      	bls.n	80116c6 <_strtod_l+0x7ce>
 80116a6:	6963      	ldr	r3, [r4, #20]
 80116a8:	b913      	cbnz	r3, 80116b0 <_strtod_l+0x7b8>
 80116aa:	6923      	ldr	r3, [r4, #16]
 80116ac:	2b01      	cmp	r3, #1
 80116ae:	dd0a      	ble.n	80116c6 <_strtod_l+0x7ce>
 80116b0:	4621      	mov	r1, r4
 80116b2:	2201      	movs	r2, #1
 80116b4:	4648      	mov	r0, r9
 80116b6:	f002 f909 	bl	80138cc <__lshift>
 80116ba:	4641      	mov	r1, r8
 80116bc:	4604      	mov	r4, r0
 80116be:	f002 f959 	bl	8013974 <__mcmp>
 80116c2:	2800      	cmp	r0, #0
 80116c4:	dc67      	bgt.n	8011796 <_strtod_l+0x89e>
 80116c6:	9b04      	ldr	r3, [sp, #16]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d171      	bne.n	80117b0 <_strtod_l+0x8b8>
 80116cc:	e63d      	b.n	801134a <_strtod_l+0x452>
 80116ce:	f018 0f01 	tst.w	r8, #1
 80116d2:	d004      	beq.n	80116de <_strtod_l+0x7e6>
 80116d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80116d8:	f7f6 fec6 	bl	8008468 <__aeabi_dmul>
 80116dc:	2301      	movs	r3, #1
 80116de:	ea4f 0868 	mov.w	r8, r8, asr #1
 80116e2:	3508      	adds	r5, #8
 80116e4:	e6e5      	b.n	80114b2 <_strtod_l+0x5ba>
 80116e6:	f04f 32ff 	mov.w	r2, #4294967295
 80116ea:	fa02 f303 	lsl.w	r3, r2, r3
 80116ee:	ea03 0a0a 	and.w	sl, r3, sl
 80116f2:	e6ff      	b.n	80114f4 <_strtod_l+0x5fc>
 80116f4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80116f8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80116fc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8011700:	36e2      	adds	r6, #226	; 0xe2
 8011702:	fa01 f306 	lsl.w	r3, r1, r6
 8011706:	930a      	str	r3, [sp, #40]	; 0x28
 8011708:	910f      	str	r1, [sp, #60]	; 0x3c
 801170a:	e75d      	b.n	80115c8 <_strtod_l+0x6d0>
 801170c:	2300      	movs	r3, #0
 801170e:	930a      	str	r3, [sp, #40]	; 0x28
 8011710:	2301      	movs	r3, #1
 8011712:	930f      	str	r3, [sp, #60]	; 0x3c
 8011714:	e758      	b.n	80115c8 <_strtod_l+0x6d0>
 8011716:	4632      	mov	r2, r6
 8011718:	991c      	ldr	r1, [sp, #112]	; 0x70
 801171a:	4648      	mov	r0, r9
 801171c:	f002 f8d6 	bl	80138cc <__lshift>
 8011720:	901c      	str	r0, [sp, #112]	; 0x70
 8011722:	2800      	cmp	r0, #0
 8011724:	f47f af7c 	bne.w	8011620 <_strtod_l+0x728>
 8011728:	e604      	b.n	8011334 <_strtod_l+0x43c>
 801172a:	bf00      	nop
 801172c:	080146b0 	.word	0x080146b0
 8011730:	fffffc02 	.word	0xfffffc02
 8011734:	465d      	mov	r5, fp
 8011736:	f040 8086 	bne.w	8011846 <_strtod_l+0x94e>
 801173a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801173c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011740:	b32a      	cbz	r2, 801178e <_strtod_l+0x896>
 8011742:	4aaf      	ldr	r2, [pc, #700]	; (8011a00 <_strtod_l+0xb08>)
 8011744:	4293      	cmp	r3, r2
 8011746:	d153      	bne.n	80117f0 <_strtod_l+0x8f8>
 8011748:	9b04      	ldr	r3, [sp, #16]
 801174a:	4650      	mov	r0, sl
 801174c:	b1d3      	cbz	r3, 8011784 <_strtod_l+0x88c>
 801174e:	4aad      	ldr	r2, [pc, #692]	; (8011a04 <_strtod_l+0xb0c>)
 8011750:	402a      	ands	r2, r5
 8011752:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011756:	f04f 31ff 	mov.w	r1, #4294967295
 801175a:	d816      	bhi.n	801178a <_strtod_l+0x892>
 801175c:	0d12      	lsrs	r2, r2, #20
 801175e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8011762:	fa01 f303 	lsl.w	r3, r1, r3
 8011766:	4298      	cmp	r0, r3
 8011768:	d142      	bne.n	80117f0 <_strtod_l+0x8f8>
 801176a:	4ba7      	ldr	r3, [pc, #668]	; (8011a08 <_strtod_l+0xb10>)
 801176c:	429d      	cmp	r5, r3
 801176e:	d102      	bne.n	8011776 <_strtod_l+0x87e>
 8011770:	3001      	adds	r0, #1
 8011772:	f43f addf 	beq.w	8011334 <_strtod_l+0x43c>
 8011776:	4ba3      	ldr	r3, [pc, #652]	; (8011a04 <_strtod_l+0xb0c>)
 8011778:	402b      	ands	r3, r5
 801177a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801177e:	f04f 0a00 	mov.w	sl, #0
 8011782:	e7a0      	b.n	80116c6 <_strtod_l+0x7ce>
 8011784:	f04f 33ff 	mov.w	r3, #4294967295
 8011788:	e7ed      	b.n	8011766 <_strtod_l+0x86e>
 801178a:	460b      	mov	r3, r1
 801178c:	e7eb      	b.n	8011766 <_strtod_l+0x86e>
 801178e:	bb7b      	cbnz	r3, 80117f0 <_strtod_l+0x8f8>
 8011790:	f1ba 0f00 	cmp.w	sl, #0
 8011794:	d12c      	bne.n	80117f0 <_strtod_l+0x8f8>
 8011796:	9904      	ldr	r1, [sp, #16]
 8011798:	4a9a      	ldr	r2, [pc, #616]	; (8011a04 <_strtod_l+0xb0c>)
 801179a:	465b      	mov	r3, fp
 801179c:	b1f1      	cbz	r1, 80117dc <_strtod_l+0x8e4>
 801179e:	ea02 010b 	and.w	r1, r2, fp
 80117a2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80117a6:	dc19      	bgt.n	80117dc <_strtod_l+0x8e4>
 80117a8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80117ac:	f77f ae5b 	ble.w	8011466 <_strtod_l+0x56e>
 80117b0:	4a96      	ldr	r2, [pc, #600]	; (8011a0c <_strtod_l+0xb14>)
 80117b2:	2300      	movs	r3, #0
 80117b4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80117b8:	4650      	mov	r0, sl
 80117ba:	4659      	mov	r1, fp
 80117bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80117c0:	f7f6 fe52 	bl	8008468 <__aeabi_dmul>
 80117c4:	4682      	mov	sl, r0
 80117c6:	468b      	mov	fp, r1
 80117c8:	2900      	cmp	r1, #0
 80117ca:	f47f adbe 	bne.w	801134a <_strtod_l+0x452>
 80117ce:	2800      	cmp	r0, #0
 80117d0:	f47f adbb 	bne.w	801134a <_strtod_l+0x452>
 80117d4:	2322      	movs	r3, #34	; 0x22
 80117d6:	f8c9 3000 	str.w	r3, [r9]
 80117da:	e5b6      	b.n	801134a <_strtod_l+0x452>
 80117dc:	4013      	ands	r3, r2
 80117de:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80117e2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80117e6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80117ea:	f04f 3aff 	mov.w	sl, #4294967295
 80117ee:	e76a      	b.n	80116c6 <_strtod_l+0x7ce>
 80117f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117f2:	b193      	cbz	r3, 801181a <_strtod_l+0x922>
 80117f4:	422b      	tst	r3, r5
 80117f6:	f43f af66 	beq.w	80116c6 <_strtod_l+0x7ce>
 80117fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80117fc:	9a04      	ldr	r2, [sp, #16]
 80117fe:	4650      	mov	r0, sl
 8011800:	4659      	mov	r1, fp
 8011802:	b173      	cbz	r3, 8011822 <_strtod_l+0x92a>
 8011804:	f7ff fb5a 	bl	8010ebc <sulp>
 8011808:	4602      	mov	r2, r0
 801180a:	460b      	mov	r3, r1
 801180c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011810:	f7f6 fc74 	bl	80080fc <__adddf3>
 8011814:	4682      	mov	sl, r0
 8011816:	468b      	mov	fp, r1
 8011818:	e755      	b.n	80116c6 <_strtod_l+0x7ce>
 801181a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801181c:	ea13 0f0a 	tst.w	r3, sl
 8011820:	e7e9      	b.n	80117f6 <_strtod_l+0x8fe>
 8011822:	f7ff fb4b 	bl	8010ebc <sulp>
 8011826:	4602      	mov	r2, r0
 8011828:	460b      	mov	r3, r1
 801182a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801182e:	f7f6 fc63 	bl	80080f8 <__aeabi_dsub>
 8011832:	2200      	movs	r2, #0
 8011834:	2300      	movs	r3, #0
 8011836:	4682      	mov	sl, r0
 8011838:	468b      	mov	fp, r1
 801183a:	f7f7 f87d 	bl	8008938 <__aeabi_dcmpeq>
 801183e:	2800      	cmp	r0, #0
 8011840:	f47f ae11 	bne.w	8011466 <_strtod_l+0x56e>
 8011844:	e73f      	b.n	80116c6 <_strtod_l+0x7ce>
 8011846:	4641      	mov	r1, r8
 8011848:	4620      	mov	r0, r4
 801184a:	f002 f9d0 	bl	8013bee <__ratio>
 801184e:	ec57 6b10 	vmov	r6, r7, d0
 8011852:	2200      	movs	r2, #0
 8011854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011858:	ee10 0a10 	vmov	r0, s0
 801185c:	4639      	mov	r1, r7
 801185e:	f7f7 f87f 	bl	8008960 <__aeabi_dcmple>
 8011862:	2800      	cmp	r0, #0
 8011864:	d077      	beq.n	8011956 <_strtod_l+0xa5e>
 8011866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011868:	2b00      	cmp	r3, #0
 801186a:	d04a      	beq.n	8011902 <_strtod_l+0xa0a>
 801186c:	4b68      	ldr	r3, [pc, #416]	; (8011a10 <_strtod_l+0xb18>)
 801186e:	2200      	movs	r2, #0
 8011870:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011874:	4f66      	ldr	r7, [pc, #408]	; (8011a10 <_strtod_l+0xb18>)
 8011876:	2600      	movs	r6, #0
 8011878:	4b62      	ldr	r3, [pc, #392]	; (8011a04 <_strtod_l+0xb0c>)
 801187a:	402b      	ands	r3, r5
 801187c:	930f      	str	r3, [sp, #60]	; 0x3c
 801187e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011880:	4b64      	ldr	r3, [pc, #400]	; (8011a14 <_strtod_l+0xb1c>)
 8011882:	429a      	cmp	r2, r3
 8011884:	f040 80ce 	bne.w	8011a24 <_strtod_l+0xb2c>
 8011888:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801188c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011890:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8011894:	ec4b ab10 	vmov	d0, sl, fp
 8011898:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801189c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80118a0:	f002 f8e0 	bl	8013a64 <__ulp>
 80118a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80118a8:	ec53 2b10 	vmov	r2, r3, d0
 80118ac:	f7f6 fddc 	bl	8008468 <__aeabi_dmul>
 80118b0:	4652      	mov	r2, sl
 80118b2:	465b      	mov	r3, fp
 80118b4:	f7f6 fc22 	bl	80080fc <__adddf3>
 80118b8:	460b      	mov	r3, r1
 80118ba:	4952      	ldr	r1, [pc, #328]	; (8011a04 <_strtod_l+0xb0c>)
 80118bc:	4a56      	ldr	r2, [pc, #344]	; (8011a18 <_strtod_l+0xb20>)
 80118be:	4019      	ands	r1, r3
 80118c0:	4291      	cmp	r1, r2
 80118c2:	4682      	mov	sl, r0
 80118c4:	d95b      	bls.n	801197e <_strtod_l+0xa86>
 80118c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118c8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80118cc:	4293      	cmp	r3, r2
 80118ce:	d103      	bne.n	80118d8 <_strtod_l+0x9e0>
 80118d0:	9b08      	ldr	r3, [sp, #32]
 80118d2:	3301      	adds	r3, #1
 80118d4:	f43f ad2e 	beq.w	8011334 <_strtod_l+0x43c>
 80118d8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8011a08 <_strtod_l+0xb10>
 80118dc:	f04f 3aff 	mov.w	sl, #4294967295
 80118e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80118e2:	4648      	mov	r0, r9
 80118e4:	f001 fe26 	bl	8013534 <_Bfree>
 80118e8:	9905      	ldr	r1, [sp, #20]
 80118ea:	4648      	mov	r0, r9
 80118ec:	f001 fe22 	bl	8013534 <_Bfree>
 80118f0:	4641      	mov	r1, r8
 80118f2:	4648      	mov	r0, r9
 80118f4:	f001 fe1e 	bl	8013534 <_Bfree>
 80118f8:	4621      	mov	r1, r4
 80118fa:	4648      	mov	r0, r9
 80118fc:	f001 fe1a 	bl	8013534 <_Bfree>
 8011900:	e619      	b.n	8011536 <_strtod_l+0x63e>
 8011902:	f1ba 0f00 	cmp.w	sl, #0
 8011906:	d11a      	bne.n	801193e <_strtod_l+0xa46>
 8011908:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801190c:	b9eb      	cbnz	r3, 801194a <_strtod_l+0xa52>
 801190e:	2200      	movs	r2, #0
 8011910:	4b3f      	ldr	r3, [pc, #252]	; (8011a10 <_strtod_l+0xb18>)
 8011912:	4630      	mov	r0, r6
 8011914:	4639      	mov	r1, r7
 8011916:	f7f7 f819 	bl	800894c <__aeabi_dcmplt>
 801191a:	b9c8      	cbnz	r0, 8011950 <_strtod_l+0xa58>
 801191c:	4630      	mov	r0, r6
 801191e:	4639      	mov	r1, r7
 8011920:	2200      	movs	r2, #0
 8011922:	4b3e      	ldr	r3, [pc, #248]	; (8011a1c <_strtod_l+0xb24>)
 8011924:	f7f6 fda0 	bl	8008468 <__aeabi_dmul>
 8011928:	4606      	mov	r6, r0
 801192a:	460f      	mov	r7, r1
 801192c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8011930:	9618      	str	r6, [sp, #96]	; 0x60
 8011932:	9319      	str	r3, [sp, #100]	; 0x64
 8011934:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8011938:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801193c:	e79c      	b.n	8011878 <_strtod_l+0x980>
 801193e:	f1ba 0f01 	cmp.w	sl, #1
 8011942:	d102      	bne.n	801194a <_strtod_l+0xa52>
 8011944:	2d00      	cmp	r5, #0
 8011946:	f43f ad8e 	beq.w	8011466 <_strtod_l+0x56e>
 801194a:	2200      	movs	r2, #0
 801194c:	4b34      	ldr	r3, [pc, #208]	; (8011a20 <_strtod_l+0xb28>)
 801194e:	e78f      	b.n	8011870 <_strtod_l+0x978>
 8011950:	2600      	movs	r6, #0
 8011952:	4f32      	ldr	r7, [pc, #200]	; (8011a1c <_strtod_l+0xb24>)
 8011954:	e7ea      	b.n	801192c <_strtod_l+0xa34>
 8011956:	4b31      	ldr	r3, [pc, #196]	; (8011a1c <_strtod_l+0xb24>)
 8011958:	4630      	mov	r0, r6
 801195a:	4639      	mov	r1, r7
 801195c:	2200      	movs	r2, #0
 801195e:	f7f6 fd83 	bl	8008468 <__aeabi_dmul>
 8011962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011964:	4606      	mov	r6, r0
 8011966:	460f      	mov	r7, r1
 8011968:	b933      	cbnz	r3, 8011978 <_strtod_l+0xa80>
 801196a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801196e:	9010      	str	r0, [sp, #64]	; 0x40
 8011970:	9311      	str	r3, [sp, #68]	; 0x44
 8011972:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011976:	e7df      	b.n	8011938 <_strtod_l+0xa40>
 8011978:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801197c:	e7f9      	b.n	8011972 <_strtod_l+0xa7a>
 801197e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8011982:	9b04      	ldr	r3, [sp, #16]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d1ab      	bne.n	80118e0 <_strtod_l+0x9e8>
 8011988:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801198c:	0d1b      	lsrs	r3, r3, #20
 801198e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011990:	051b      	lsls	r3, r3, #20
 8011992:	429a      	cmp	r2, r3
 8011994:	465d      	mov	r5, fp
 8011996:	d1a3      	bne.n	80118e0 <_strtod_l+0x9e8>
 8011998:	4639      	mov	r1, r7
 801199a:	4630      	mov	r0, r6
 801199c:	f7f7 f814 	bl	80089c8 <__aeabi_d2iz>
 80119a0:	f7f6 fcf8 	bl	8008394 <__aeabi_i2d>
 80119a4:	460b      	mov	r3, r1
 80119a6:	4602      	mov	r2, r0
 80119a8:	4639      	mov	r1, r7
 80119aa:	4630      	mov	r0, r6
 80119ac:	f7f6 fba4 	bl	80080f8 <__aeabi_dsub>
 80119b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80119b2:	4606      	mov	r6, r0
 80119b4:	460f      	mov	r7, r1
 80119b6:	b933      	cbnz	r3, 80119c6 <_strtod_l+0xace>
 80119b8:	f1ba 0f00 	cmp.w	sl, #0
 80119bc:	d103      	bne.n	80119c6 <_strtod_l+0xace>
 80119be:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80119c2:	2d00      	cmp	r5, #0
 80119c4:	d06d      	beq.n	8011aa2 <_strtod_l+0xbaa>
 80119c6:	a30a      	add	r3, pc, #40	; (adr r3, 80119f0 <_strtod_l+0xaf8>)
 80119c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119cc:	4630      	mov	r0, r6
 80119ce:	4639      	mov	r1, r7
 80119d0:	f7f6 ffbc 	bl	800894c <__aeabi_dcmplt>
 80119d4:	2800      	cmp	r0, #0
 80119d6:	f47f acb8 	bne.w	801134a <_strtod_l+0x452>
 80119da:	a307      	add	r3, pc, #28	; (adr r3, 80119f8 <_strtod_l+0xb00>)
 80119dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e0:	4630      	mov	r0, r6
 80119e2:	4639      	mov	r1, r7
 80119e4:	f7f6 ffd0 	bl	8008988 <__aeabi_dcmpgt>
 80119e8:	2800      	cmp	r0, #0
 80119ea:	f43f af79 	beq.w	80118e0 <_strtod_l+0x9e8>
 80119ee:	e4ac      	b.n	801134a <_strtod_l+0x452>
 80119f0:	94a03595 	.word	0x94a03595
 80119f4:	3fdfffff 	.word	0x3fdfffff
 80119f8:	35afe535 	.word	0x35afe535
 80119fc:	3fe00000 	.word	0x3fe00000
 8011a00:	000fffff 	.word	0x000fffff
 8011a04:	7ff00000 	.word	0x7ff00000
 8011a08:	7fefffff 	.word	0x7fefffff
 8011a0c:	39500000 	.word	0x39500000
 8011a10:	3ff00000 	.word	0x3ff00000
 8011a14:	7fe00000 	.word	0x7fe00000
 8011a18:	7c9fffff 	.word	0x7c9fffff
 8011a1c:	3fe00000 	.word	0x3fe00000
 8011a20:	bff00000 	.word	0xbff00000
 8011a24:	9b04      	ldr	r3, [sp, #16]
 8011a26:	b333      	cbz	r3, 8011a76 <_strtod_l+0xb7e>
 8011a28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011a2a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8011a2e:	d822      	bhi.n	8011a76 <_strtod_l+0xb7e>
 8011a30:	a327      	add	r3, pc, #156	; (adr r3, 8011ad0 <_strtod_l+0xbd8>)
 8011a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a36:	4630      	mov	r0, r6
 8011a38:	4639      	mov	r1, r7
 8011a3a:	f7f6 ff91 	bl	8008960 <__aeabi_dcmple>
 8011a3e:	b1a0      	cbz	r0, 8011a6a <_strtod_l+0xb72>
 8011a40:	4639      	mov	r1, r7
 8011a42:	4630      	mov	r0, r6
 8011a44:	f7f6 ffe8 	bl	8008a18 <__aeabi_d2uiz>
 8011a48:	2800      	cmp	r0, #0
 8011a4a:	bf08      	it	eq
 8011a4c:	2001      	moveq	r0, #1
 8011a4e:	f7f6 fc91 	bl	8008374 <__aeabi_ui2d>
 8011a52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011a54:	4606      	mov	r6, r0
 8011a56:	460f      	mov	r7, r1
 8011a58:	bb03      	cbnz	r3, 8011a9c <_strtod_l+0xba4>
 8011a5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011a5e:	9012      	str	r0, [sp, #72]	; 0x48
 8011a60:	9313      	str	r3, [sp, #76]	; 0x4c
 8011a62:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8011a66:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011a6e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8011a72:	1a9b      	subs	r3, r3, r2
 8011a74:	930b      	str	r3, [sp, #44]	; 0x2c
 8011a76:	ed9d 0b08 	vldr	d0, [sp, #32]
 8011a7a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8011a7e:	f001 fff1 	bl	8013a64 <__ulp>
 8011a82:	4650      	mov	r0, sl
 8011a84:	ec53 2b10 	vmov	r2, r3, d0
 8011a88:	4659      	mov	r1, fp
 8011a8a:	f7f6 fced 	bl	8008468 <__aeabi_dmul>
 8011a8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011a92:	f7f6 fb33 	bl	80080fc <__adddf3>
 8011a96:	4682      	mov	sl, r0
 8011a98:	468b      	mov	fp, r1
 8011a9a:	e772      	b.n	8011982 <_strtod_l+0xa8a>
 8011a9c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8011aa0:	e7df      	b.n	8011a62 <_strtod_l+0xb6a>
 8011aa2:	a30d      	add	r3, pc, #52	; (adr r3, 8011ad8 <_strtod_l+0xbe0>)
 8011aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa8:	f7f6 ff50 	bl	800894c <__aeabi_dcmplt>
 8011aac:	e79c      	b.n	80119e8 <_strtod_l+0xaf0>
 8011aae:	2300      	movs	r3, #0
 8011ab0:	930d      	str	r3, [sp, #52]	; 0x34
 8011ab2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8011ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011ab6:	6013      	str	r3, [r2, #0]
 8011ab8:	f7ff ba61 	b.w	8010f7e <_strtod_l+0x86>
 8011abc:	2b65      	cmp	r3, #101	; 0x65
 8011abe:	f04f 0200 	mov.w	r2, #0
 8011ac2:	f43f ab4e 	beq.w	8011162 <_strtod_l+0x26a>
 8011ac6:	2101      	movs	r1, #1
 8011ac8:	4614      	mov	r4, r2
 8011aca:	9104      	str	r1, [sp, #16]
 8011acc:	f7ff bacb 	b.w	8011066 <_strtod_l+0x16e>
 8011ad0:	ffc00000 	.word	0xffc00000
 8011ad4:	41dfffff 	.word	0x41dfffff
 8011ad8:	94a03595 	.word	0x94a03595
 8011adc:	3fcfffff 	.word	0x3fcfffff

08011ae0 <_strtod_r>:
 8011ae0:	4b05      	ldr	r3, [pc, #20]	; (8011af8 <_strtod_r+0x18>)
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	b410      	push	{r4}
 8011ae6:	6a1b      	ldr	r3, [r3, #32]
 8011ae8:	4c04      	ldr	r4, [pc, #16]	; (8011afc <_strtod_r+0x1c>)
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	bf08      	it	eq
 8011aee:	4623      	moveq	r3, r4
 8011af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011af4:	f7ff ba00 	b.w	8010ef8 <_strtod_l>
 8011af8:	20000018 	.word	0x20000018
 8011afc:	2000007c 	.word	0x2000007c

08011b00 <_strtol_l.isra.0>:
 8011b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b04:	4680      	mov	r8, r0
 8011b06:	4689      	mov	r9, r1
 8011b08:	4692      	mov	sl, r2
 8011b0a:	461e      	mov	r6, r3
 8011b0c:	460f      	mov	r7, r1
 8011b0e:	463d      	mov	r5, r7
 8011b10:	9808      	ldr	r0, [sp, #32]
 8011b12:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b16:	f001 fc47 	bl	80133a8 <__locale_ctype_ptr_l>
 8011b1a:	4420      	add	r0, r4
 8011b1c:	7843      	ldrb	r3, [r0, #1]
 8011b1e:	f013 0308 	ands.w	r3, r3, #8
 8011b22:	d132      	bne.n	8011b8a <_strtol_l.isra.0+0x8a>
 8011b24:	2c2d      	cmp	r4, #45	; 0x2d
 8011b26:	d132      	bne.n	8011b8e <_strtol_l.isra.0+0x8e>
 8011b28:	787c      	ldrb	r4, [r7, #1]
 8011b2a:	1cbd      	adds	r5, r7, #2
 8011b2c:	2201      	movs	r2, #1
 8011b2e:	2e00      	cmp	r6, #0
 8011b30:	d05d      	beq.n	8011bee <_strtol_l.isra.0+0xee>
 8011b32:	2e10      	cmp	r6, #16
 8011b34:	d109      	bne.n	8011b4a <_strtol_l.isra.0+0x4a>
 8011b36:	2c30      	cmp	r4, #48	; 0x30
 8011b38:	d107      	bne.n	8011b4a <_strtol_l.isra.0+0x4a>
 8011b3a:	782b      	ldrb	r3, [r5, #0]
 8011b3c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011b40:	2b58      	cmp	r3, #88	; 0x58
 8011b42:	d14f      	bne.n	8011be4 <_strtol_l.isra.0+0xe4>
 8011b44:	786c      	ldrb	r4, [r5, #1]
 8011b46:	2610      	movs	r6, #16
 8011b48:	3502      	adds	r5, #2
 8011b4a:	2a00      	cmp	r2, #0
 8011b4c:	bf14      	ite	ne
 8011b4e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011b52:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011b56:	2700      	movs	r7, #0
 8011b58:	fbb1 fcf6 	udiv	ip, r1, r6
 8011b5c:	4638      	mov	r0, r7
 8011b5e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8011b62:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011b66:	2b09      	cmp	r3, #9
 8011b68:	d817      	bhi.n	8011b9a <_strtol_l.isra.0+0x9a>
 8011b6a:	461c      	mov	r4, r3
 8011b6c:	42a6      	cmp	r6, r4
 8011b6e:	dd23      	ble.n	8011bb8 <_strtol_l.isra.0+0xb8>
 8011b70:	1c7b      	adds	r3, r7, #1
 8011b72:	d007      	beq.n	8011b84 <_strtol_l.isra.0+0x84>
 8011b74:	4584      	cmp	ip, r0
 8011b76:	d31c      	bcc.n	8011bb2 <_strtol_l.isra.0+0xb2>
 8011b78:	d101      	bne.n	8011b7e <_strtol_l.isra.0+0x7e>
 8011b7a:	45a6      	cmp	lr, r4
 8011b7c:	db19      	blt.n	8011bb2 <_strtol_l.isra.0+0xb2>
 8011b7e:	fb00 4006 	mla	r0, r0, r6, r4
 8011b82:	2701      	movs	r7, #1
 8011b84:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b88:	e7eb      	b.n	8011b62 <_strtol_l.isra.0+0x62>
 8011b8a:	462f      	mov	r7, r5
 8011b8c:	e7bf      	b.n	8011b0e <_strtol_l.isra.0+0xe>
 8011b8e:	2c2b      	cmp	r4, #43	; 0x2b
 8011b90:	bf04      	itt	eq
 8011b92:	1cbd      	addeq	r5, r7, #2
 8011b94:	787c      	ldrbeq	r4, [r7, #1]
 8011b96:	461a      	mov	r2, r3
 8011b98:	e7c9      	b.n	8011b2e <_strtol_l.isra.0+0x2e>
 8011b9a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011b9e:	2b19      	cmp	r3, #25
 8011ba0:	d801      	bhi.n	8011ba6 <_strtol_l.isra.0+0xa6>
 8011ba2:	3c37      	subs	r4, #55	; 0x37
 8011ba4:	e7e2      	b.n	8011b6c <_strtol_l.isra.0+0x6c>
 8011ba6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011baa:	2b19      	cmp	r3, #25
 8011bac:	d804      	bhi.n	8011bb8 <_strtol_l.isra.0+0xb8>
 8011bae:	3c57      	subs	r4, #87	; 0x57
 8011bb0:	e7dc      	b.n	8011b6c <_strtol_l.isra.0+0x6c>
 8011bb2:	f04f 37ff 	mov.w	r7, #4294967295
 8011bb6:	e7e5      	b.n	8011b84 <_strtol_l.isra.0+0x84>
 8011bb8:	1c7b      	adds	r3, r7, #1
 8011bba:	d108      	bne.n	8011bce <_strtol_l.isra.0+0xce>
 8011bbc:	2322      	movs	r3, #34	; 0x22
 8011bbe:	f8c8 3000 	str.w	r3, [r8]
 8011bc2:	4608      	mov	r0, r1
 8011bc4:	f1ba 0f00 	cmp.w	sl, #0
 8011bc8:	d107      	bne.n	8011bda <_strtol_l.isra.0+0xda>
 8011bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bce:	b102      	cbz	r2, 8011bd2 <_strtol_l.isra.0+0xd2>
 8011bd0:	4240      	negs	r0, r0
 8011bd2:	f1ba 0f00 	cmp.w	sl, #0
 8011bd6:	d0f8      	beq.n	8011bca <_strtol_l.isra.0+0xca>
 8011bd8:	b10f      	cbz	r7, 8011bde <_strtol_l.isra.0+0xde>
 8011bda:	f105 39ff 	add.w	r9, r5, #4294967295
 8011bde:	f8ca 9000 	str.w	r9, [sl]
 8011be2:	e7f2      	b.n	8011bca <_strtol_l.isra.0+0xca>
 8011be4:	2430      	movs	r4, #48	; 0x30
 8011be6:	2e00      	cmp	r6, #0
 8011be8:	d1af      	bne.n	8011b4a <_strtol_l.isra.0+0x4a>
 8011bea:	2608      	movs	r6, #8
 8011bec:	e7ad      	b.n	8011b4a <_strtol_l.isra.0+0x4a>
 8011bee:	2c30      	cmp	r4, #48	; 0x30
 8011bf0:	d0a3      	beq.n	8011b3a <_strtol_l.isra.0+0x3a>
 8011bf2:	260a      	movs	r6, #10
 8011bf4:	e7a9      	b.n	8011b4a <_strtol_l.isra.0+0x4a>
	...

08011bf8 <_strtol_r>:
 8011bf8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011bfa:	4c06      	ldr	r4, [pc, #24]	; (8011c14 <_strtol_r+0x1c>)
 8011bfc:	4d06      	ldr	r5, [pc, #24]	; (8011c18 <_strtol_r+0x20>)
 8011bfe:	6824      	ldr	r4, [r4, #0]
 8011c00:	6a24      	ldr	r4, [r4, #32]
 8011c02:	2c00      	cmp	r4, #0
 8011c04:	bf08      	it	eq
 8011c06:	462c      	moveq	r4, r5
 8011c08:	9400      	str	r4, [sp, #0]
 8011c0a:	f7ff ff79 	bl	8011b00 <_strtol_l.isra.0>
 8011c0e:	b003      	add	sp, #12
 8011c10:	bd30      	pop	{r4, r5, pc}
 8011c12:	bf00      	nop
 8011c14:	20000018 	.word	0x20000018
 8011c18:	2000007c 	.word	0x2000007c

08011c1c <_vsiprintf_r>:
 8011c1c:	b500      	push	{lr}
 8011c1e:	b09b      	sub	sp, #108	; 0x6c
 8011c20:	9100      	str	r1, [sp, #0]
 8011c22:	9104      	str	r1, [sp, #16]
 8011c24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011c28:	9105      	str	r1, [sp, #20]
 8011c2a:	9102      	str	r1, [sp, #8]
 8011c2c:	4905      	ldr	r1, [pc, #20]	; (8011c44 <_vsiprintf_r+0x28>)
 8011c2e:	9103      	str	r1, [sp, #12]
 8011c30:	4669      	mov	r1, sp
 8011c32:	f002 f95b 	bl	8013eec <_svfiprintf_r>
 8011c36:	9b00      	ldr	r3, [sp, #0]
 8011c38:	2200      	movs	r2, #0
 8011c3a:	701a      	strb	r2, [r3, #0]
 8011c3c:	b01b      	add	sp, #108	; 0x6c
 8011c3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011c42:	bf00      	nop
 8011c44:	ffff0208 	.word	0xffff0208

08011c48 <vsiprintf>:
 8011c48:	4613      	mov	r3, r2
 8011c4a:	460a      	mov	r2, r1
 8011c4c:	4601      	mov	r1, r0
 8011c4e:	4802      	ldr	r0, [pc, #8]	; (8011c58 <vsiprintf+0x10>)
 8011c50:	6800      	ldr	r0, [r0, #0]
 8011c52:	f7ff bfe3 	b.w	8011c1c <_vsiprintf_r>
 8011c56:	bf00      	nop
 8011c58:	20000018 	.word	0x20000018

08011c5c <__swbuf_r>:
 8011c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c5e:	460e      	mov	r6, r1
 8011c60:	4614      	mov	r4, r2
 8011c62:	4605      	mov	r5, r0
 8011c64:	b118      	cbz	r0, 8011c6e <__swbuf_r+0x12>
 8011c66:	6983      	ldr	r3, [r0, #24]
 8011c68:	b90b      	cbnz	r3, 8011c6e <__swbuf_r+0x12>
 8011c6a:	f000 ffed 	bl	8012c48 <__sinit>
 8011c6e:	4b21      	ldr	r3, [pc, #132]	; (8011cf4 <__swbuf_r+0x98>)
 8011c70:	429c      	cmp	r4, r3
 8011c72:	d12a      	bne.n	8011cca <__swbuf_r+0x6e>
 8011c74:	686c      	ldr	r4, [r5, #4]
 8011c76:	69a3      	ldr	r3, [r4, #24]
 8011c78:	60a3      	str	r3, [r4, #8]
 8011c7a:	89a3      	ldrh	r3, [r4, #12]
 8011c7c:	071a      	lsls	r2, r3, #28
 8011c7e:	d52e      	bpl.n	8011cde <__swbuf_r+0x82>
 8011c80:	6923      	ldr	r3, [r4, #16]
 8011c82:	b363      	cbz	r3, 8011cde <__swbuf_r+0x82>
 8011c84:	6923      	ldr	r3, [r4, #16]
 8011c86:	6820      	ldr	r0, [r4, #0]
 8011c88:	1ac0      	subs	r0, r0, r3
 8011c8a:	6963      	ldr	r3, [r4, #20]
 8011c8c:	b2f6      	uxtb	r6, r6
 8011c8e:	4283      	cmp	r3, r0
 8011c90:	4637      	mov	r7, r6
 8011c92:	dc04      	bgt.n	8011c9e <__swbuf_r+0x42>
 8011c94:	4621      	mov	r1, r4
 8011c96:	4628      	mov	r0, r5
 8011c98:	f000 ff6c 	bl	8012b74 <_fflush_r>
 8011c9c:	bb28      	cbnz	r0, 8011cea <__swbuf_r+0x8e>
 8011c9e:	68a3      	ldr	r3, [r4, #8]
 8011ca0:	3b01      	subs	r3, #1
 8011ca2:	60a3      	str	r3, [r4, #8]
 8011ca4:	6823      	ldr	r3, [r4, #0]
 8011ca6:	1c5a      	adds	r2, r3, #1
 8011ca8:	6022      	str	r2, [r4, #0]
 8011caa:	701e      	strb	r6, [r3, #0]
 8011cac:	6963      	ldr	r3, [r4, #20]
 8011cae:	3001      	adds	r0, #1
 8011cb0:	4283      	cmp	r3, r0
 8011cb2:	d004      	beq.n	8011cbe <__swbuf_r+0x62>
 8011cb4:	89a3      	ldrh	r3, [r4, #12]
 8011cb6:	07db      	lsls	r3, r3, #31
 8011cb8:	d519      	bpl.n	8011cee <__swbuf_r+0x92>
 8011cba:	2e0a      	cmp	r6, #10
 8011cbc:	d117      	bne.n	8011cee <__swbuf_r+0x92>
 8011cbe:	4621      	mov	r1, r4
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	f000 ff57 	bl	8012b74 <_fflush_r>
 8011cc6:	b190      	cbz	r0, 8011cee <__swbuf_r+0x92>
 8011cc8:	e00f      	b.n	8011cea <__swbuf_r+0x8e>
 8011cca:	4b0b      	ldr	r3, [pc, #44]	; (8011cf8 <__swbuf_r+0x9c>)
 8011ccc:	429c      	cmp	r4, r3
 8011cce:	d101      	bne.n	8011cd4 <__swbuf_r+0x78>
 8011cd0:	68ac      	ldr	r4, [r5, #8]
 8011cd2:	e7d0      	b.n	8011c76 <__swbuf_r+0x1a>
 8011cd4:	4b09      	ldr	r3, [pc, #36]	; (8011cfc <__swbuf_r+0xa0>)
 8011cd6:	429c      	cmp	r4, r3
 8011cd8:	bf08      	it	eq
 8011cda:	68ec      	ldreq	r4, [r5, #12]
 8011cdc:	e7cb      	b.n	8011c76 <__swbuf_r+0x1a>
 8011cde:	4621      	mov	r1, r4
 8011ce0:	4628      	mov	r0, r5
 8011ce2:	f000 f80d 	bl	8011d00 <__swsetup_r>
 8011ce6:	2800      	cmp	r0, #0
 8011ce8:	d0cc      	beq.n	8011c84 <__swbuf_r+0x28>
 8011cea:	f04f 37ff 	mov.w	r7, #4294967295
 8011cee:	4638      	mov	r0, r7
 8011cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011cf2:	bf00      	nop
 8011cf4:	08014708 	.word	0x08014708
 8011cf8:	08014728 	.word	0x08014728
 8011cfc:	080146e8 	.word	0x080146e8

08011d00 <__swsetup_r>:
 8011d00:	4b32      	ldr	r3, [pc, #200]	; (8011dcc <__swsetup_r+0xcc>)
 8011d02:	b570      	push	{r4, r5, r6, lr}
 8011d04:	681d      	ldr	r5, [r3, #0]
 8011d06:	4606      	mov	r6, r0
 8011d08:	460c      	mov	r4, r1
 8011d0a:	b125      	cbz	r5, 8011d16 <__swsetup_r+0x16>
 8011d0c:	69ab      	ldr	r3, [r5, #24]
 8011d0e:	b913      	cbnz	r3, 8011d16 <__swsetup_r+0x16>
 8011d10:	4628      	mov	r0, r5
 8011d12:	f000 ff99 	bl	8012c48 <__sinit>
 8011d16:	4b2e      	ldr	r3, [pc, #184]	; (8011dd0 <__swsetup_r+0xd0>)
 8011d18:	429c      	cmp	r4, r3
 8011d1a:	d10f      	bne.n	8011d3c <__swsetup_r+0x3c>
 8011d1c:	686c      	ldr	r4, [r5, #4]
 8011d1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d22:	b29a      	uxth	r2, r3
 8011d24:	0715      	lsls	r5, r2, #28
 8011d26:	d42c      	bmi.n	8011d82 <__swsetup_r+0x82>
 8011d28:	06d0      	lsls	r0, r2, #27
 8011d2a:	d411      	bmi.n	8011d50 <__swsetup_r+0x50>
 8011d2c:	2209      	movs	r2, #9
 8011d2e:	6032      	str	r2, [r6, #0]
 8011d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d34:	81a3      	strh	r3, [r4, #12]
 8011d36:	f04f 30ff 	mov.w	r0, #4294967295
 8011d3a:	e03e      	b.n	8011dba <__swsetup_r+0xba>
 8011d3c:	4b25      	ldr	r3, [pc, #148]	; (8011dd4 <__swsetup_r+0xd4>)
 8011d3e:	429c      	cmp	r4, r3
 8011d40:	d101      	bne.n	8011d46 <__swsetup_r+0x46>
 8011d42:	68ac      	ldr	r4, [r5, #8]
 8011d44:	e7eb      	b.n	8011d1e <__swsetup_r+0x1e>
 8011d46:	4b24      	ldr	r3, [pc, #144]	; (8011dd8 <__swsetup_r+0xd8>)
 8011d48:	429c      	cmp	r4, r3
 8011d4a:	bf08      	it	eq
 8011d4c:	68ec      	ldreq	r4, [r5, #12]
 8011d4e:	e7e6      	b.n	8011d1e <__swsetup_r+0x1e>
 8011d50:	0751      	lsls	r1, r2, #29
 8011d52:	d512      	bpl.n	8011d7a <__swsetup_r+0x7a>
 8011d54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d56:	b141      	cbz	r1, 8011d6a <__swsetup_r+0x6a>
 8011d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d5c:	4299      	cmp	r1, r3
 8011d5e:	d002      	beq.n	8011d66 <__swsetup_r+0x66>
 8011d60:	4630      	mov	r0, r6
 8011d62:	f001 ffc1 	bl	8013ce8 <_free_r>
 8011d66:	2300      	movs	r3, #0
 8011d68:	6363      	str	r3, [r4, #52]	; 0x34
 8011d6a:	89a3      	ldrh	r3, [r4, #12]
 8011d6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011d70:	81a3      	strh	r3, [r4, #12]
 8011d72:	2300      	movs	r3, #0
 8011d74:	6063      	str	r3, [r4, #4]
 8011d76:	6923      	ldr	r3, [r4, #16]
 8011d78:	6023      	str	r3, [r4, #0]
 8011d7a:	89a3      	ldrh	r3, [r4, #12]
 8011d7c:	f043 0308 	orr.w	r3, r3, #8
 8011d80:	81a3      	strh	r3, [r4, #12]
 8011d82:	6923      	ldr	r3, [r4, #16]
 8011d84:	b94b      	cbnz	r3, 8011d9a <__swsetup_r+0x9a>
 8011d86:	89a3      	ldrh	r3, [r4, #12]
 8011d88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011d90:	d003      	beq.n	8011d9a <__swsetup_r+0x9a>
 8011d92:	4621      	mov	r1, r4
 8011d94:	4630      	mov	r0, r6
 8011d96:	f001 fb3f 	bl	8013418 <__smakebuf_r>
 8011d9a:	89a2      	ldrh	r2, [r4, #12]
 8011d9c:	f012 0301 	ands.w	r3, r2, #1
 8011da0:	d00c      	beq.n	8011dbc <__swsetup_r+0xbc>
 8011da2:	2300      	movs	r3, #0
 8011da4:	60a3      	str	r3, [r4, #8]
 8011da6:	6963      	ldr	r3, [r4, #20]
 8011da8:	425b      	negs	r3, r3
 8011daa:	61a3      	str	r3, [r4, #24]
 8011dac:	6923      	ldr	r3, [r4, #16]
 8011dae:	b953      	cbnz	r3, 8011dc6 <__swsetup_r+0xc6>
 8011db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011db4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011db8:	d1ba      	bne.n	8011d30 <__swsetup_r+0x30>
 8011dba:	bd70      	pop	{r4, r5, r6, pc}
 8011dbc:	0792      	lsls	r2, r2, #30
 8011dbe:	bf58      	it	pl
 8011dc0:	6963      	ldrpl	r3, [r4, #20]
 8011dc2:	60a3      	str	r3, [r4, #8]
 8011dc4:	e7f2      	b.n	8011dac <__swsetup_r+0xac>
 8011dc6:	2000      	movs	r0, #0
 8011dc8:	e7f7      	b.n	8011dba <__swsetup_r+0xba>
 8011dca:	bf00      	nop
 8011dcc:	20000018 	.word	0x20000018
 8011dd0:	08014708 	.word	0x08014708
 8011dd4:	08014728 	.word	0x08014728
 8011dd8:	080146e8 	.word	0x080146e8

08011ddc <quorem>:
 8011ddc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011de0:	6903      	ldr	r3, [r0, #16]
 8011de2:	690c      	ldr	r4, [r1, #16]
 8011de4:	42a3      	cmp	r3, r4
 8011de6:	4680      	mov	r8, r0
 8011de8:	f2c0 8082 	blt.w	8011ef0 <quorem+0x114>
 8011dec:	3c01      	subs	r4, #1
 8011dee:	f101 0714 	add.w	r7, r1, #20
 8011df2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8011df6:	f100 0614 	add.w	r6, r0, #20
 8011dfa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8011dfe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8011e02:	eb06 030c 	add.w	r3, r6, ip
 8011e06:	3501      	adds	r5, #1
 8011e08:	eb07 090c 	add.w	r9, r7, ip
 8011e0c:	9301      	str	r3, [sp, #4]
 8011e0e:	fbb0 f5f5 	udiv	r5, r0, r5
 8011e12:	b395      	cbz	r5, 8011e7a <quorem+0x9e>
 8011e14:	f04f 0a00 	mov.w	sl, #0
 8011e18:	4638      	mov	r0, r7
 8011e1a:	46b6      	mov	lr, r6
 8011e1c:	46d3      	mov	fp, sl
 8011e1e:	f850 2b04 	ldr.w	r2, [r0], #4
 8011e22:	b293      	uxth	r3, r2
 8011e24:	fb05 a303 	mla	r3, r5, r3, sl
 8011e28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e2c:	b29b      	uxth	r3, r3
 8011e2e:	ebab 0303 	sub.w	r3, fp, r3
 8011e32:	0c12      	lsrs	r2, r2, #16
 8011e34:	f8de b000 	ldr.w	fp, [lr]
 8011e38:	fb05 a202 	mla	r2, r5, r2, sl
 8011e3c:	fa13 f38b 	uxtah	r3, r3, fp
 8011e40:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011e44:	fa1f fb82 	uxth.w	fp, r2
 8011e48:	f8de 2000 	ldr.w	r2, [lr]
 8011e4c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8011e50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011e54:	b29b      	uxth	r3, r3
 8011e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011e5a:	4581      	cmp	r9, r0
 8011e5c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8011e60:	f84e 3b04 	str.w	r3, [lr], #4
 8011e64:	d2db      	bcs.n	8011e1e <quorem+0x42>
 8011e66:	f856 300c 	ldr.w	r3, [r6, ip]
 8011e6a:	b933      	cbnz	r3, 8011e7a <quorem+0x9e>
 8011e6c:	9b01      	ldr	r3, [sp, #4]
 8011e6e:	3b04      	subs	r3, #4
 8011e70:	429e      	cmp	r6, r3
 8011e72:	461a      	mov	r2, r3
 8011e74:	d330      	bcc.n	8011ed8 <quorem+0xfc>
 8011e76:	f8c8 4010 	str.w	r4, [r8, #16]
 8011e7a:	4640      	mov	r0, r8
 8011e7c:	f001 fd7a 	bl	8013974 <__mcmp>
 8011e80:	2800      	cmp	r0, #0
 8011e82:	db25      	blt.n	8011ed0 <quorem+0xf4>
 8011e84:	3501      	adds	r5, #1
 8011e86:	4630      	mov	r0, r6
 8011e88:	f04f 0c00 	mov.w	ip, #0
 8011e8c:	f857 2b04 	ldr.w	r2, [r7], #4
 8011e90:	f8d0 e000 	ldr.w	lr, [r0]
 8011e94:	b293      	uxth	r3, r2
 8011e96:	ebac 0303 	sub.w	r3, ip, r3
 8011e9a:	0c12      	lsrs	r2, r2, #16
 8011e9c:	fa13 f38e 	uxtah	r3, r3, lr
 8011ea0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011ea4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011ea8:	b29b      	uxth	r3, r3
 8011eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011eae:	45b9      	cmp	r9, r7
 8011eb0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011eb4:	f840 3b04 	str.w	r3, [r0], #4
 8011eb8:	d2e8      	bcs.n	8011e8c <quorem+0xb0>
 8011eba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8011ebe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8011ec2:	b92a      	cbnz	r2, 8011ed0 <quorem+0xf4>
 8011ec4:	3b04      	subs	r3, #4
 8011ec6:	429e      	cmp	r6, r3
 8011ec8:	461a      	mov	r2, r3
 8011eca:	d30b      	bcc.n	8011ee4 <quorem+0x108>
 8011ecc:	f8c8 4010 	str.w	r4, [r8, #16]
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	b003      	add	sp, #12
 8011ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ed8:	6812      	ldr	r2, [r2, #0]
 8011eda:	3b04      	subs	r3, #4
 8011edc:	2a00      	cmp	r2, #0
 8011ede:	d1ca      	bne.n	8011e76 <quorem+0x9a>
 8011ee0:	3c01      	subs	r4, #1
 8011ee2:	e7c5      	b.n	8011e70 <quorem+0x94>
 8011ee4:	6812      	ldr	r2, [r2, #0]
 8011ee6:	3b04      	subs	r3, #4
 8011ee8:	2a00      	cmp	r2, #0
 8011eea:	d1ef      	bne.n	8011ecc <quorem+0xf0>
 8011eec:	3c01      	subs	r4, #1
 8011eee:	e7ea      	b.n	8011ec6 <quorem+0xea>
 8011ef0:	2000      	movs	r0, #0
 8011ef2:	e7ee      	b.n	8011ed2 <quorem+0xf6>
 8011ef4:	0000      	movs	r0, r0
	...

08011ef8 <_dtoa_r>:
 8011ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011efc:	ec57 6b10 	vmov	r6, r7, d0
 8011f00:	b097      	sub	sp, #92	; 0x5c
 8011f02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011f04:	9106      	str	r1, [sp, #24]
 8011f06:	4604      	mov	r4, r0
 8011f08:	920b      	str	r2, [sp, #44]	; 0x2c
 8011f0a:	9312      	str	r3, [sp, #72]	; 0x48
 8011f0c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011f10:	e9cd 6700 	strd	r6, r7, [sp]
 8011f14:	b93d      	cbnz	r5, 8011f26 <_dtoa_r+0x2e>
 8011f16:	2010      	movs	r0, #16
 8011f18:	f001 fabe 	bl	8013498 <malloc>
 8011f1c:	6260      	str	r0, [r4, #36]	; 0x24
 8011f1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011f22:	6005      	str	r5, [r0, #0]
 8011f24:	60c5      	str	r5, [r0, #12]
 8011f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011f28:	6819      	ldr	r1, [r3, #0]
 8011f2a:	b151      	cbz	r1, 8011f42 <_dtoa_r+0x4a>
 8011f2c:	685a      	ldr	r2, [r3, #4]
 8011f2e:	604a      	str	r2, [r1, #4]
 8011f30:	2301      	movs	r3, #1
 8011f32:	4093      	lsls	r3, r2
 8011f34:	608b      	str	r3, [r1, #8]
 8011f36:	4620      	mov	r0, r4
 8011f38:	f001 fafc 	bl	8013534 <_Bfree>
 8011f3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011f3e:	2200      	movs	r2, #0
 8011f40:	601a      	str	r2, [r3, #0]
 8011f42:	1e3b      	subs	r3, r7, #0
 8011f44:	bfbb      	ittet	lt
 8011f46:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011f4a:	9301      	strlt	r3, [sp, #4]
 8011f4c:	2300      	movge	r3, #0
 8011f4e:	2201      	movlt	r2, #1
 8011f50:	bfac      	ite	ge
 8011f52:	f8c8 3000 	strge.w	r3, [r8]
 8011f56:	f8c8 2000 	strlt.w	r2, [r8]
 8011f5a:	4baf      	ldr	r3, [pc, #700]	; (8012218 <_dtoa_r+0x320>)
 8011f5c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011f60:	ea33 0308 	bics.w	r3, r3, r8
 8011f64:	d114      	bne.n	8011f90 <_dtoa_r+0x98>
 8011f66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011f68:	f242 730f 	movw	r3, #9999	; 0x270f
 8011f6c:	6013      	str	r3, [r2, #0]
 8011f6e:	9b00      	ldr	r3, [sp, #0]
 8011f70:	b923      	cbnz	r3, 8011f7c <_dtoa_r+0x84>
 8011f72:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8011f76:	2800      	cmp	r0, #0
 8011f78:	f000 8542 	beq.w	8012a00 <_dtoa_r+0xb08>
 8011f7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011f7e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801222c <_dtoa_r+0x334>
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	f000 8544 	beq.w	8012a10 <_dtoa_r+0xb18>
 8011f88:	f10b 0303 	add.w	r3, fp, #3
 8011f8c:	f000 bd3e 	b.w	8012a0c <_dtoa_r+0xb14>
 8011f90:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011f94:	2200      	movs	r2, #0
 8011f96:	2300      	movs	r3, #0
 8011f98:	4630      	mov	r0, r6
 8011f9a:	4639      	mov	r1, r7
 8011f9c:	f7f6 fccc 	bl	8008938 <__aeabi_dcmpeq>
 8011fa0:	4681      	mov	r9, r0
 8011fa2:	b168      	cbz	r0, 8011fc0 <_dtoa_r+0xc8>
 8011fa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	6013      	str	r3, [r2, #0]
 8011faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	f000 8524 	beq.w	80129fa <_dtoa_r+0xb02>
 8011fb2:	4b9a      	ldr	r3, [pc, #616]	; (801221c <_dtoa_r+0x324>)
 8011fb4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011fb6:	f103 3bff 	add.w	fp, r3, #4294967295
 8011fba:	6013      	str	r3, [r2, #0]
 8011fbc:	f000 bd28 	b.w	8012a10 <_dtoa_r+0xb18>
 8011fc0:	aa14      	add	r2, sp, #80	; 0x50
 8011fc2:	a915      	add	r1, sp, #84	; 0x54
 8011fc4:	ec47 6b10 	vmov	d0, r6, r7
 8011fc8:	4620      	mov	r0, r4
 8011fca:	f001 fdc1 	bl	8013b50 <__d2b>
 8011fce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8011fd2:	9004      	str	r0, [sp, #16]
 8011fd4:	2d00      	cmp	r5, #0
 8011fd6:	d07c      	beq.n	80120d2 <_dtoa_r+0x1da>
 8011fd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011fdc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8011fe0:	46b2      	mov	sl, r6
 8011fe2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8011fe6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011fea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8011fee:	2200      	movs	r2, #0
 8011ff0:	4b8b      	ldr	r3, [pc, #556]	; (8012220 <_dtoa_r+0x328>)
 8011ff2:	4650      	mov	r0, sl
 8011ff4:	4659      	mov	r1, fp
 8011ff6:	f7f6 f87f 	bl	80080f8 <__aeabi_dsub>
 8011ffa:	a381      	add	r3, pc, #516	; (adr r3, 8012200 <_dtoa_r+0x308>)
 8011ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012000:	f7f6 fa32 	bl	8008468 <__aeabi_dmul>
 8012004:	a380      	add	r3, pc, #512	; (adr r3, 8012208 <_dtoa_r+0x310>)
 8012006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801200a:	f7f6 f877 	bl	80080fc <__adddf3>
 801200e:	4606      	mov	r6, r0
 8012010:	4628      	mov	r0, r5
 8012012:	460f      	mov	r7, r1
 8012014:	f7f6 f9be 	bl	8008394 <__aeabi_i2d>
 8012018:	a37d      	add	r3, pc, #500	; (adr r3, 8012210 <_dtoa_r+0x318>)
 801201a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801201e:	f7f6 fa23 	bl	8008468 <__aeabi_dmul>
 8012022:	4602      	mov	r2, r0
 8012024:	460b      	mov	r3, r1
 8012026:	4630      	mov	r0, r6
 8012028:	4639      	mov	r1, r7
 801202a:	f7f6 f867 	bl	80080fc <__adddf3>
 801202e:	4606      	mov	r6, r0
 8012030:	460f      	mov	r7, r1
 8012032:	f7f6 fcc9 	bl	80089c8 <__aeabi_d2iz>
 8012036:	2200      	movs	r2, #0
 8012038:	4682      	mov	sl, r0
 801203a:	2300      	movs	r3, #0
 801203c:	4630      	mov	r0, r6
 801203e:	4639      	mov	r1, r7
 8012040:	f7f6 fc84 	bl	800894c <__aeabi_dcmplt>
 8012044:	b148      	cbz	r0, 801205a <_dtoa_r+0x162>
 8012046:	4650      	mov	r0, sl
 8012048:	f7f6 f9a4 	bl	8008394 <__aeabi_i2d>
 801204c:	4632      	mov	r2, r6
 801204e:	463b      	mov	r3, r7
 8012050:	f7f6 fc72 	bl	8008938 <__aeabi_dcmpeq>
 8012054:	b908      	cbnz	r0, 801205a <_dtoa_r+0x162>
 8012056:	f10a 3aff 	add.w	sl, sl, #4294967295
 801205a:	f1ba 0f16 	cmp.w	sl, #22
 801205e:	d859      	bhi.n	8012114 <_dtoa_r+0x21c>
 8012060:	4970      	ldr	r1, [pc, #448]	; (8012224 <_dtoa_r+0x32c>)
 8012062:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8012066:	e9dd 2300 	ldrd	r2, r3, [sp]
 801206a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801206e:	f7f6 fc8b 	bl	8008988 <__aeabi_dcmpgt>
 8012072:	2800      	cmp	r0, #0
 8012074:	d050      	beq.n	8012118 <_dtoa_r+0x220>
 8012076:	f10a 3aff 	add.w	sl, sl, #4294967295
 801207a:	2300      	movs	r3, #0
 801207c:	930f      	str	r3, [sp, #60]	; 0x3c
 801207e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012080:	1b5d      	subs	r5, r3, r5
 8012082:	f1b5 0801 	subs.w	r8, r5, #1
 8012086:	bf49      	itett	mi
 8012088:	f1c5 0301 	rsbmi	r3, r5, #1
 801208c:	2300      	movpl	r3, #0
 801208e:	9305      	strmi	r3, [sp, #20]
 8012090:	f04f 0800 	movmi.w	r8, #0
 8012094:	bf58      	it	pl
 8012096:	9305      	strpl	r3, [sp, #20]
 8012098:	f1ba 0f00 	cmp.w	sl, #0
 801209c:	db3e      	blt.n	801211c <_dtoa_r+0x224>
 801209e:	2300      	movs	r3, #0
 80120a0:	44d0      	add	r8, sl
 80120a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80120a6:	9307      	str	r3, [sp, #28]
 80120a8:	9b06      	ldr	r3, [sp, #24]
 80120aa:	2b09      	cmp	r3, #9
 80120ac:	f200 8090 	bhi.w	80121d0 <_dtoa_r+0x2d8>
 80120b0:	2b05      	cmp	r3, #5
 80120b2:	bfc4      	itt	gt
 80120b4:	3b04      	subgt	r3, #4
 80120b6:	9306      	strgt	r3, [sp, #24]
 80120b8:	9b06      	ldr	r3, [sp, #24]
 80120ba:	f1a3 0302 	sub.w	r3, r3, #2
 80120be:	bfcc      	ite	gt
 80120c0:	2500      	movgt	r5, #0
 80120c2:	2501      	movle	r5, #1
 80120c4:	2b03      	cmp	r3, #3
 80120c6:	f200 808f 	bhi.w	80121e8 <_dtoa_r+0x2f0>
 80120ca:	e8df f003 	tbb	[pc, r3]
 80120ce:	7f7d      	.short	0x7f7d
 80120d0:	7131      	.short	0x7131
 80120d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80120d6:	441d      	add	r5, r3
 80120d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80120dc:	2820      	cmp	r0, #32
 80120de:	dd13      	ble.n	8012108 <_dtoa_r+0x210>
 80120e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80120e4:	9b00      	ldr	r3, [sp, #0]
 80120e6:	fa08 f800 	lsl.w	r8, r8, r0
 80120ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80120ee:	fa23 f000 	lsr.w	r0, r3, r0
 80120f2:	ea48 0000 	orr.w	r0, r8, r0
 80120f6:	f7f6 f93d 	bl	8008374 <__aeabi_ui2d>
 80120fa:	2301      	movs	r3, #1
 80120fc:	4682      	mov	sl, r0
 80120fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012102:	3d01      	subs	r5, #1
 8012104:	9313      	str	r3, [sp, #76]	; 0x4c
 8012106:	e772      	b.n	8011fee <_dtoa_r+0xf6>
 8012108:	9b00      	ldr	r3, [sp, #0]
 801210a:	f1c0 0020 	rsb	r0, r0, #32
 801210e:	fa03 f000 	lsl.w	r0, r3, r0
 8012112:	e7f0      	b.n	80120f6 <_dtoa_r+0x1fe>
 8012114:	2301      	movs	r3, #1
 8012116:	e7b1      	b.n	801207c <_dtoa_r+0x184>
 8012118:	900f      	str	r0, [sp, #60]	; 0x3c
 801211a:	e7b0      	b.n	801207e <_dtoa_r+0x186>
 801211c:	9b05      	ldr	r3, [sp, #20]
 801211e:	eba3 030a 	sub.w	r3, r3, sl
 8012122:	9305      	str	r3, [sp, #20]
 8012124:	f1ca 0300 	rsb	r3, sl, #0
 8012128:	9307      	str	r3, [sp, #28]
 801212a:	2300      	movs	r3, #0
 801212c:	930e      	str	r3, [sp, #56]	; 0x38
 801212e:	e7bb      	b.n	80120a8 <_dtoa_r+0x1b0>
 8012130:	2301      	movs	r3, #1
 8012132:	930a      	str	r3, [sp, #40]	; 0x28
 8012134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012136:	2b00      	cmp	r3, #0
 8012138:	dd59      	ble.n	80121ee <_dtoa_r+0x2f6>
 801213a:	9302      	str	r3, [sp, #8]
 801213c:	4699      	mov	r9, r3
 801213e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012140:	2200      	movs	r2, #0
 8012142:	6072      	str	r2, [r6, #4]
 8012144:	2204      	movs	r2, #4
 8012146:	f102 0014 	add.w	r0, r2, #20
 801214a:	4298      	cmp	r0, r3
 801214c:	6871      	ldr	r1, [r6, #4]
 801214e:	d953      	bls.n	80121f8 <_dtoa_r+0x300>
 8012150:	4620      	mov	r0, r4
 8012152:	f001 f9bb 	bl	80134cc <_Balloc>
 8012156:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012158:	6030      	str	r0, [r6, #0]
 801215a:	f1b9 0f0e 	cmp.w	r9, #14
 801215e:	f8d3 b000 	ldr.w	fp, [r3]
 8012162:	f200 80e6 	bhi.w	8012332 <_dtoa_r+0x43a>
 8012166:	2d00      	cmp	r5, #0
 8012168:	f000 80e3 	beq.w	8012332 <_dtoa_r+0x43a>
 801216c:	ed9d 7b00 	vldr	d7, [sp]
 8012170:	f1ba 0f00 	cmp.w	sl, #0
 8012174:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012178:	dd74      	ble.n	8012264 <_dtoa_r+0x36c>
 801217a:	4a2a      	ldr	r2, [pc, #168]	; (8012224 <_dtoa_r+0x32c>)
 801217c:	f00a 030f 	and.w	r3, sl, #15
 8012180:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012184:	ed93 7b00 	vldr	d7, [r3]
 8012188:	ea4f 162a 	mov.w	r6, sl, asr #4
 801218c:	06f0      	lsls	r0, r6, #27
 801218e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012192:	d565      	bpl.n	8012260 <_dtoa_r+0x368>
 8012194:	4b24      	ldr	r3, [pc, #144]	; (8012228 <_dtoa_r+0x330>)
 8012196:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801219a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801219e:	f7f6 fa8d 	bl	80086bc <__aeabi_ddiv>
 80121a2:	e9cd 0100 	strd	r0, r1, [sp]
 80121a6:	f006 060f 	and.w	r6, r6, #15
 80121aa:	2503      	movs	r5, #3
 80121ac:	4f1e      	ldr	r7, [pc, #120]	; (8012228 <_dtoa_r+0x330>)
 80121ae:	e04c      	b.n	801224a <_dtoa_r+0x352>
 80121b0:	2301      	movs	r3, #1
 80121b2:	930a      	str	r3, [sp, #40]	; 0x28
 80121b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121b6:	4453      	add	r3, sl
 80121b8:	f103 0901 	add.w	r9, r3, #1
 80121bc:	9302      	str	r3, [sp, #8]
 80121be:	464b      	mov	r3, r9
 80121c0:	2b01      	cmp	r3, #1
 80121c2:	bfb8      	it	lt
 80121c4:	2301      	movlt	r3, #1
 80121c6:	e7ba      	b.n	801213e <_dtoa_r+0x246>
 80121c8:	2300      	movs	r3, #0
 80121ca:	e7b2      	b.n	8012132 <_dtoa_r+0x23a>
 80121cc:	2300      	movs	r3, #0
 80121ce:	e7f0      	b.n	80121b2 <_dtoa_r+0x2ba>
 80121d0:	2501      	movs	r5, #1
 80121d2:	2300      	movs	r3, #0
 80121d4:	9306      	str	r3, [sp, #24]
 80121d6:	950a      	str	r5, [sp, #40]	; 0x28
 80121d8:	f04f 33ff 	mov.w	r3, #4294967295
 80121dc:	9302      	str	r3, [sp, #8]
 80121de:	4699      	mov	r9, r3
 80121e0:	2200      	movs	r2, #0
 80121e2:	2312      	movs	r3, #18
 80121e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80121e6:	e7aa      	b.n	801213e <_dtoa_r+0x246>
 80121e8:	2301      	movs	r3, #1
 80121ea:	930a      	str	r3, [sp, #40]	; 0x28
 80121ec:	e7f4      	b.n	80121d8 <_dtoa_r+0x2e0>
 80121ee:	2301      	movs	r3, #1
 80121f0:	9302      	str	r3, [sp, #8]
 80121f2:	4699      	mov	r9, r3
 80121f4:	461a      	mov	r2, r3
 80121f6:	e7f5      	b.n	80121e4 <_dtoa_r+0x2ec>
 80121f8:	3101      	adds	r1, #1
 80121fa:	6071      	str	r1, [r6, #4]
 80121fc:	0052      	lsls	r2, r2, #1
 80121fe:	e7a2      	b.n	8012146 <_dtoa_r+0x24e>
 8012200:	636f4361 	.word	0x636f4361
 8012204:	3fd287a7 	.word	0x3fd287a7
 8012208:	8b60c8b3 	.word	0x8b60c8b3
 801220c:	3fc68a28 	.word	0x3fc68a28
 8012210:	509f79fb 	.word	0x509f79fb
 8012214:	3fd34413 	.word	0x3fd34413
 8012218:	7ff00000 	.word	0x7ff00000
 801221c:	0801465d 	.word	0x0801465d
 8012220:	3ff80000 	.word	0x3ff80000
 8012224:	08014780 	.word	0x08014780
 8012228:	08014758 	.word	0x08014758
 801222c:	080146e1 	.word	0x080146e1
 8012230:	07f1      	lsls	r1, r6, #31
 8012232:	d508      	bpl.n	8012246 <_dtoa_r+0x34e>
 8012234:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012238:	e9d7 2300 	ldrd	r2, r3, [r7]
 801223c:	f7f6 f914 	bl	8008468 <__aeabi_dmul>
 8012240:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012244:	3501      	adds	r5, #1
 8012246:	1076      	asrs	r6, r6, #1
 8012248:	3708      	adds	r7, #8
 801224a:	2e00      	cmp	r6, #0
 801224c:	d1f0      	bne.n	8012230 <_dtoa_r+0x338>
 801224e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012252:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012256:	f7f6 fa31 	bl	80086bc <__aeabi_ddiv>
 801225a:	e9cd 0100 	strd	r0, r1, [sp]
 801225e:	e01a      	b.n	8012296 <_dtoa_r+0x39e>
 8012260:	2502      	movs	r5, #2
 8012262:	e7a3      	b.n	80121ac <_dtoa_r+0x2b4>
 8012264:	f000 80a0 	beq.w	80123a8 <_dtoa_r+0x4b0>
 8012268:	f1ca 0600 	rsb	r6, sl, #0
 801226c:	4b9f      	ldr	r3, [pc, #636]	; (80124ec <_dtoa_r+0x5f4>)
 801226e:	4fa0      	ldr	r7, [pc, #640]	; (80124f0 <_dtoa_r+0x5f8>)
 8012270:	f006 020f 	and.w	r2, r6, #15
 8012274:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801227c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012280:	f7f6 f8f2 	bl	8008468 <__aeabi_dmul>
 8012284:	e9cd 0100 	strd	r0, r1, [sp]
 8012288:	1136      	asrs	r6, r6, #4
 801228a:	2300      	movs	r3, #0
 801228c:	2502      	movs	r5, #2
 801228e:	2e00      	cmp	r6, #0
 8012290:	d17f      	bne.n	8012392 <_dtoa_r+0x49a>
 8012292:	2b00      	cmp	r3, #0
 8012294:	d1e1      	bne.n	801225a <_dtoa_r+0x362>
 8012296:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012298:	2b00      	cmp	r3, #0
 801229a:	f000 8087 	beq.w	80123ac <_dtoa_r+0x4b4>
 801229e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80122a2:	2200      	movs	r2, #0
 80122a4:	4b93      	ldr	r3, [pc, #588]	; (80124f4 <_dtoa_r+0x5fc>)
 80122a6:	4630      	mov	r0, r6
 80122a8:	4639      	mov	r1, r7
 80122aa:	f7f6 fb4f 	bl	800894c <__aeabi_dcmplt>
 80122ae:	2800      	cmp	r0, #0
 80122b0:	d07c      	beq.n	80123ac <_dtoa_r+0x4b4>
 80122b2:	f1b9 0f00 	cmp.w	r9, #0
 80122b6:	d079      	beq.n	80123ac <_dtoa_r+0x4b4>
 80122b8:	9b02      	ldr	r3, [sp, #8]
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	dd35      	ble.n	801232a <_dtoa_r+0x432>
 80122be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80122c2:	9308      	str	r3, [sp, #32]
 80122c4:	4639      	mov	r1, r7
 80122c6:	2200      	movs	r2, #0
 80122c8:	4b8b      	ldr	r3, [pc, #556]	; (80124f8 <_dtoa_r+0x600>)
 80122ca:	4630      	mov	r0, r6
 80122cc:	f7f6 f8cc 	bl	8008468 <__aeabi_dmul>
 80122d0:	e9cd 0100 	strd	r0, r1, [sp]
 80122d4:	9f02      	ldr	r7, [sp, #8]
 80122d6:	3501      	adds	r5, #1
 80122d8:	4628      	mov	r0, r5
 80122da:	f7f6 f85b 	bl	8008394 <__aeabi_i2d>
 80122de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122e2:	f7f6 f8c1 	bl	8008468 <__aeabi_dmul>
 80122e6:	2200      	movs	r2, #0
 80122e8:	4b84      	ldr	r3, [pc, #528]	; (80124fc <_dtoa_r+0x604>)
 80122ea:	f7f5 ff07 	bl	80080fc <__adddf3>
 80122ee:	4605      	mov	r5, r0
 80122f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80122f4:	2f00      	cmp	r7, #0
 80122f6:	d15d      	bne.n	80123b4 <_dtoa_r+0x4bc>
 80122f8:	2200      	movs	r2, #0
 80122fa:	4b81      	ldr	r3, [pc, #516]	; (8012500 <_dtoa_r+0x608>)
 80122fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012300:	f7f5 fefa 	bl	80080f8 <__aeabi_dsub>
 8012304:	462a      	mov	r2, r5
 8012306:	4633      	mov	r3, r6
 8012308:	e9cd 0100 	strd	r0, r1, [sp]
 801230c:	f7f6 fb3c 	bl	8008988 <__aeabi_dcmpgt>
 8012310:	2800      	cmp	r0, #0
 8012312:	f040 8288 	bne.w	8012826 <_dtoa_r+0x92e>
 8012316:	462a      	mov	r2, r5
 8012318:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801231c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012320:	f7f6 fb14 	bl	800894c <__aeabi_dcmplt>
 8012324:	2800      	cmp	r0, #0
 8012326:	f040 827c 	bne.w	8012822 <_dtoa_r+0x92a>
 801232a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801232e:	e9cd 2300 	strd	r2, r3, [sp]
 8012332:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012334:	2b00      	cmp	r3, #0
 8012336:	f2c0 8150 	blt.w	80125da <_dtoa_r+0x6e2>
 801233a:	f1ba 0f0e 	cmp.w	sl, #14
 801233e:	f300 814c 	bgt.w	80125da <_dtoa_r+0x6e2>
 8012342:	4b6a      	ldr	r3, [pc, #424]	; (80124ec <_dtoa_r+0x5f4>)
 8012344:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012348:	ed93 7b00 	vldr	d7, [r3]
 801234c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801234e:	2b00      	cmp	r3, #0
 8012350:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012354:	f280 80d8 	bge.w	8012508 <_dtoa_r+0x610>
 8012358:	f1b9 0f00 	cmp.w	r9, #0
 801235c:	f300 80d4 	bgt.w	8012508 <_dtoa_r+0x610>
 8012360:	f040 825e 	bne.w	8012820 <_dtoa_r+0x928>
 8012364:	2200      	movs	r2, #0
 8012366:	4b66      	ldr	r3, [pc, #408]	; (8012500 <_dtoa_r+0x608>)
 8012368:	ec51 0b17 	vmov	r0, r1, d7
 801236c:	f7f6 f87c 	bl	8008468 <__aeabi_dmul>
 8012370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012374:	f7f6 fafe 	bl	8008974 <__aeabi_dcmpge>
 8012378:	464f      	mov	r7, r9
 801237a:	464e      	mov	r6, r9
 801237c:	2800      	cmp	r0, #0
 801237e:	f040 8234 	bne.w	80127ea <_dtoa_r+0x8f2>
 8012382:	2331      	movs	r3, #49	; 0x31
 8012384:	f10b 0501 	add.w	r5, fp, #1
 8012388:	f88b 3000 	strb.w	r3, [fp]
 801238c:	f10a 0a01 	add.w	sl, sl, #1
 8012390:	e22f      	b.n	80127f2 <_dtoa_r+0x8fa>
 8012392:	07f2      	lsls	r2, r6, #31
 8012394:	d505      	bpl.n	80123a2 <_dtoa_r+0x4aa>
 8012396:	e9d7 2300 	ldrd	r2, r3, [r7]
 801239a:	f7f6 f865 	bl	8008468 <__aeabi_dmul>
 801239e:	3501      	adds	r5, #1
 80123a0:	2301      	movs	r3, #1
 80123a2:	1076      	asrs	r6, r6, #1
 80123a4:	3708      	adds	r7, #8
 80123a6:	e772      	b.n	801228e <_dtoa_r+0x396>
 80123a8:	2502      	movs	r5, #2
 80123aa:	e774      	b.n	8012296 <_dtoa_r+0x39e>
 80123ac:	f8cd a020 	str.w	sl, [sp, #32]
 80123b0:	464f      	mov	r7, r9
 80123b2:	e791      	b.n	80122d8 <_dtoa_r+0x3e0>
 80123b4:	4b4d      	ldr	r3, [pc, #308]	; (80124ec <_dtoa_r+0x5f4>)
 80123b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80123ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80123be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d047      	beq.n	8012454 <_dtoa_r+0x55c>
 80123c4:	4602      	mov	r2, r0
 80123c6:	460b      	mov	r3, r1
 80123c8:	2000      	movs	r0, #0
 80123ca:	494e      	ldr	r1, [pc, #312]	; (8012504 <_dtoa_r+0x60c>)
 80123cc:	f7f6 f976 	bl	80086bc <__aeabi_ddiv>
 80123d0:	462a      	mov	r2, r5
 80123d2:	4633      	mov	r3, r6
 80123d4:	f7f5 fe90 	bl	80080f8 <__aeabi_dsub>
 80123d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80123dc:	465d      	mov	r5, fp
 80123de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80123e2:	f7f6 faf1 	bl	80089c8 <__aeabi_d2iz>
 80123e6:	4606      	mov	r6, r0
 80123e8:	f7f5 ffd4 	bl	8008394 <__aeabi_i2d>
 80123ec:	4602      	mov	r2, r0
 80123ee:	460b      	mov	r3, r1
 80123f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80123f4:	f7f5 fe80 	bl	80080f8 <__aeabi_dsub>
 80123f8:	3630      	adds	r6, #48	; 0x30
 80123fa:	f805 6b01 	strb.w	r6, [r5], #1
 80123fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012402:	e9cd 0100 	strd	r0, r1, [sp]
 8012406:	f7f6 faa1 	bl	800894c <__aeabi_dcmplt>
 801240a:	2800      	cmp	r0, #0
 801240c:	d163      	bne.n	80124d6 <_dtoa_r+0x5de>
 801240e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012412:	2000      	movs	r0, #0
 8012414:	4937      	ldr	r1, [pc, #220]	; (80124f4 <_dtoa_r+0x5fc>)
 8012416:	f7f5 fe6f 	bl	80080f8 <__aeabi_dsub>
 801241a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801241e:	f7f6 fa95 	bl	800894c <__aeabi_dcmplt>
 8012422:	2800      	cmp	r0, #0
 8012424:	f040 80b7 	bne.w	8012596 <_dtoa_r+0x69e>
 8012428:	eba5 030b 	sub.w	r3, r5, fp
 801242c:	429f      	cmp	r7, r3
 801242e:	f77f af7c 	ble.w	801232a <_dtoa_r+0x432>
 8012432:	2200      	movs	r2, #0
 8012434:	4b30      	ldr	r3, [pc, #192]	; (80124f8 <_dtoa_r+0x600>)
 8012436:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801243a:	f7f6 f815 	bl	8008468 <__aeabi_dmul>
 801243e:	2200      	movs	r2, #0
 8012440:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012444:	4b2c      	ldr	r3, [pc, #176]	; (80124f8 <_dtoa_r+0x600>)
 8012446:	e9dd 0100 	ldrd	r0, r1, [sp]
 801244a:	f7f6 f80d 	bl	8008468 <__aeabi_dmul>
 801244e:	e9cd 0100 	strd	r0, r1, [sp]
 8012452:	e7c4      	b.n	80123de <_dtoa_r+0x4e6>
 8012454:	462a      	mov	r2, r5
 8012456:	4633      	mov	r3, r6
 8012458:	f7f6 f806 	bl	8008468 <__aeabi_dmul>
 801245c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8012460:	eb0b 0507 	add.w	r5, fp, r7
 8012464:	465e      	mov	r6, fp
 8012466:	e9dd 0100 	ldrd	r0, r1, [sp]
 801246a:	f7f6 faad 	bl	80089c8 <__aeabi_d2iz>
 801246e:	4607      	mov	r7, r0
 8012470:	f7f5 ff90 	bl	8008394 <__aeabi_i2d>
 8012474:	3730      	adds	r7, #48	; 0x30
 8012476:	4602      	mov	r2, r0
 8012478:	460b      	mov	r3, r1
 801247a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801247e:	f7f5 fe3b 	bl	80080f8 <__aeabi_dsub>
 8012482:	f806 7b01 	strb.w	r7, [r6], #1
 8012486:	42ae      	cmp	r6, r5
 8012488:	e9cd 0100 	strd	r0, r1, [sp]
 801248c:	f04f 0200 	mov.w	r2, #0
 8012490:	d126      	bne.n	80124e0 <_dtoa_r+0x5e8>
 8012492:	4b1c      	ldr	r3, [pc, #112]	; (8012504 <_dtoa_r+0x60c>)
 8012494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012498:	f7f5 fe30 	bl	80080fc <__adddf3>
 801249c:	4602      	mov	r2, r0
 801249e:	460b      	mov	r3, r1
 80124a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124a4:	f7f6 fa70 	bl	8008988 <__aeabi_dcmpgt>
 80124a8:	2800      	cmp	r0, #0
 80124aa:	d174      	bne.n	8012596 <_dtoa_r+0x69e>
 80124ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80124b0:	2000      	movs	r0, #0
 80124b2:	4914      	ldr	r1, [pc, #80]	; (8012504 <_dtoa_r+0x60c>)
 80124b4:	f7f5 fe20 	bl	80080f8 <__aeabi_dsub>
 80124b8:	4602      	mov	r2, r0
 80124ba:	460b      	mov	r3, r1
 80124bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80124c0:	f7f6 fa44 	bl	800894c <__aeabi_dcmplt>
 80124c4:	2800      	cmp	r0, #0
 80124c6:	f43f af30 	beq.w	801232a <_dtoa_r+0x432>
 80124ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80124ce:	2b30      	cmp	r3, #48	; 0x30
 80124d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80124d4:	d002      	beq.n	80124dc <_dtoa_r+0x5e4>
 80124d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80124da:	e04a      	b.n	8012572 <_dtoa_r+0x67a>
 80124dc:	4615      	mov	r5, r2
 80124de:	e7f4      	b.n	80124ca <_dtoa_r+0x5d2>
 80124e0:	4b05      	ldr	r3, [pc, #20]	; (80124f8 <_dtoa_r+0x600>)
 80124e2:	f7f5 ffc1 	bl	8008468 <__aeabi_dmul>
 80124e6:	e9cd 0100 	strd	r0, r1, [sp]
 80124ea:	e7bc      	b.n	8012466 <_dtoa_r+0x56e>
 80124ec:	08014780 	.word	0x08014780
 80124f0:	08014758 	.word	0x08014758
 80124f4:	3ff00000 	.word	0x3ff00000
 80124f8:	40240000 	.word	0x40240000
 80124fc:	401c0000 	.word	0x401c0000
 8012500:	40140000 	.word	0x40140000
 8012504:	3fe00000 	.word	0x3fe00000
 8012508:	e9dd 6700 	ldrd	r6, r7, [sp]
 801250c:	465d      	mov	r5, fp
 801250e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012512:	4630      	mov	r0, r6
 8012514:	4639      	mov	r1, r7
 8012516:	f7f6 f8d1 	bl	80086bc <__aeabi_ddiv>
 801251a:	f7f6 fa55 	bl	80089c8 <__aeabi_d2iz>
 801251e:	4680      	mov	r8, r0
 8012520:	f7f5 ff38 	bl	8008394 <__aeabi_i2d>
 8012524:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012528:	f7f5 ff9e 	bl	8008468 <__aeabi_dmul>
 801252c:	4602      	mov	r2, r0
 801252e:	460b      	mov	r3, r1
 8012530:	4630      	mov	r0, r6
 8012532:	4639      	mov	r1, r7
 8012534:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8012538:	f7f5 fdde 	bl	80080f8 <__aeabi_dsub>
 801253c:	f805 6b01 	strb.w	r6, [r5], #1
 8012540:	eba5 060b 	sub.w	r6, r5, fp
 8012544:	45b1      	cmp	r9, r6
 8012546:	4602      	mov	r2, r0
 8012548:	460b      	mov	r3, r1
 801254a:	d139      	bne.n	80125c0 <_dtoa_r+0x6c8>
 801254c:	f7f5 fdd6 	bl	80080fc <__adddf3>
 8012550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012554:	4606      	mov	r6, r0
 8012556:	460f      	mov	r7, r1
 8012558:	f7f6 fa16 	bl	8008988 <__aeabi_dcmpgt>
 801255c:	b9c8      	cbnz	r0, 8012592 <_dtoa_r+0x69a>
 801255e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012562:	4630      	mov	r0, r6
 8012564:	4639      	mov	r1, r7
 8012566:	f7f6 f9e7 	bl	8008938 <__aeabi_dcmpeq>
 801256a:	b110      	cbz	r0, 8012572 <_dtoa_r+0x67a>
 801256c:	f018 0f01 	tst.w	r8, #1
 8012570:	d10f      	bne.n	8012592 <_dtoa_r+0x69a>
 8012572:	9904      	ldr	r1, [sp, #16]
 8012574:	4620      	mov	r0, r4
 8012576:	f000 ffdd 	bl	8013534 <_Bfree>
 801257a:	2300      	movs	r3, #0
 801257c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801257e:	702b      	strb	r3, [r5, #0]
 8012580:	f10a 0301 	add.w	r3, sl, #1
 8012584:	6013      	str	r3, [r2, #0]
 8012586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012588:	2b00      	cmp	r3, #0
 801258a:	f000 8241 	beq.w	8012a10 <_dtoa_r+0xb18>
 801258e:	601d      	str	r5, [r3, #0]
 8012590:	e23e      	b.n	8012a10 <_dtoa_r+0xb18>
 8012592:	f8cd a020 	str.w	sl, [sp, #32]
 8012596:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801259a:	2a39      	cmp	r2, #57	; 0x39
 801259c:	f105 33ff 	add.w	r3, r5, #4294967295
 80125a0:	d108      	bne.n	80125b4 <_dtoa_r+0x6bc>
 80125a2:	459b      	cmp	fp, r3
 80125a4:	d10a      	bne.n	80125bc <_dtoa_r+0x6c4>
 80125a6:	9b08      	ldr	r3, [sp, #32]
 80125a8:	3301      	adds	r3, #1
 80125aa:	9308      	str	r3, [sp, #32]
 80125ac:	2330      	movs	r3, #48	; 0x30
 80125ae:	f88b 3000 	strb.w	r3, [fp]
 80125b2:	465b      	mov	r3, fp
 80125b4:	781a      	ldrb	r2, [r3, #0]
 80125b6:	3201      	adds	r2, #1
 80125b8:	701a      	strb	r2, [r3, #0]
 80125ba:	e78c      	b.n	80124d6 <_dtoa_r+0x5de>
 80125bc:	461d      	mov	r5, r3
 80125be:	e7ea      	b.n	8012596 <_dtoa_r+0x69e>
 80125c0:	2200      	movs	r2, #0
 80125c2:	4b9b      	ldr	r3, [pc, #620]	; (8012830 <_dtoa_r+0x938>)
 80125c4:	f7f5 ff50 	bl	8008468 <__aeabi_dmul>
 80125c8:	2200      	movs	r2, #0
 80125ca:	2300      	movs	r3, #0
 80125cc:	4606      	mov	r6, r0
 80125ce:	460f      	mov	r7, r1
 80125d0:	f7f6 f9b2 	bl	8008938 <__aeabi_dcmpeq>
 80125d4:	2800      	cmp	r0, #0
 80125d6:	d09a      	beq.n	801250e <_dtoa_r+0x616>
 80125d8:	e7cb      	b.n	8012572 <_dtoa_r+0x67a>
 80125da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80125dc:	2a00      	cmp	r2, #0
 80125de:	f000 808b 	beq.w	80126f8 <_dtoa_r+0x800>
 80125e2:	9a06      	ldr	r2, [sp, #24]
 80125e4:	2a01      	cmp	r2, #1
 80125e6:	dc6e      	bgt.n	80126c6 <_dtoa_r+0x7ce>
 80125e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80125ea:	2a00      	cmp	r2, #0
 80125ec:	d067      	beq.n	80126be <_dtoa_r+0x7c6>
 80125ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80125f2:	9f07      	ldr	r7, [sp, #28]
 80125f4:	9d05      	ldr	r5, [sp, #20]
 80125f6:	9a05      	ldr	r2, [sp, #20]
 80125f8:	2101      	movs	r1, #1
 80125fa:	441a      	add	r2, r3
 80125fc:	4620      	mov	r0, r4
 80125fe:	9205      	str	r2, [sp, #20]
 8012600:	4498      	add	r8, r3
 8012602:	f001 f875 	bl	80136f0 <__i2b>
 8012606:	4606      	mov	r6, r0
 8012608:	2d00      	cmp	r5, #0
 801260a:	dd0c      	ble.n	8012626 <_dtoa_r+0x72e>
 801260c:	f1b8 0f00 	cmp.w	r8, #0
 8012610:	dd09      	ble.n	8012626 <_dtoa_r+0x72e>
 8012612:	4545      	cmp	r5, r8
 8012614:	9a05      	ldr	r2, [sp, #20]
 8012616:	462b      	mov	r3, r5
 8012618:	bfa8      	it	ge
 801261a:	4643      	movge	r3, r8
 801261c:	1ad2      	subs	r2, r2, r3
 801261e:	9205      	str	r2, [sp, #20]
 8012620:	1aed      	subs	r5, r5, r3
 8012622:	eba8 0803 	sub.w	r8, r8, r3
 8012626:	9b07      	ldr	r3, [sp, #28]
 8012628:	b1eb      	cbz	r3, 8012666 <_dtoa_r+0x76e>
 801262a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801262c:	2b00      	cmp	r3, #0
 801262e:	d067      	beq.n	8012700 <_dtoa_r+0x808>
 8012630:	b18f      	cbz	r7, 8012656 <_dtoa_r+0x75e>
 8012632:	4631      	mov	r1, r6
 8012634:	463a      	mov	r2, r7
 8012636:	4620      	mov	r0, r4
 8012638:	f001 f8fa 	bl	8013830 <__pow5mult>
 801263c:	9a04      	ldr	r2, [sp, #16]
 801263e:	4601      	mov	r1, r0
 8012640:	4606      	mov	r6, r0
 8012642:	4620      	mov	r0, r4
 8012644:	f001 f85d 	bl	8013702 <__multiply>
 8012648:	9904      	ldr	r1, [sp, #16]
 801264a:	9008      	str	r0, [sp, #32]
 801264c:	4620      	mov	r0, r4
 801264e:	f000 ff71 	bl	8013534 <_Bfree>
 8012652:	9b08      	ldr	r3, [sp, #32]
 8012654:	9304      	str	r3, [sp, #16]
 8012656:	9b07      	ldr	r3, [sp, #28]
 8012658:	1bda      	subs	r2, r3, r7
 801265a:	d004      	beq.n	8012666 <_dtoa_r+0x76e>
 801265c:	9904      	ldr	r1, [sp, #16]
 801265e:	4620      	mov	r0, r4
 8012660:	f001 f8e6 	bl	8013830 <__pow5mult>
 8012664:	9004      	str	r0, [sp, #16]
 8012666:	2101      	movs	r1, #1
 8012668:	4620      	mov	r0, r4
 801266a:	f001 f841 	bl	80136f0 <__i2b>
 801266e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012670:	4607      	mov	r7, r0
 8012672:	2b00      	cmp	r3, #0
 8012674:	f000 81d0 	beq.w	8012a18 <_dtoa_r+0xb20>
 8012678:	461a      	mov	r2, r3
 801267a:	4601      	mov	r1, r0
 801267c:	4620      	mov	r0, r4
 801267e:	f001 f8d7 	bl	8013830 <__pow5mult>
 8012682:	9b06      	ldr	r3, [sp, #24]
 8012684:	2b01      	cmp	r3, #1
 8012686:	4607      	mov	r7, r0
 8012688:	dc40      	bgt.n	801270c <_dtoa_r+0x814>
 801268a:	9b00      	ldr	r3, [sp, #0]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d139      	bne.n	8012704 <_dtoa_r+0x80c>
 8012690:	9b01      	ldr	r3, [sp, #4]
 8012692:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012696:	2b00      	cmp	r3, #0
 8012698:	d136      	bne.n	8012708 <_dtoa_r+0x810>
 801269a:	9b01      	ldr	r3, [sp, #4]
 801269c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80126a0:	0d1b      	lsrs	r3, r3, #20
 80126a2:	051b      	lsls	r3, r3, #20
 80126a4:	b12b      	cbz	r3, 80126b2 <_dtoa_r+0x7ba>
 80126a6:	9b05      	ldr	r3, [sp, #20]
 80126a8:	3301      	adds	r3, #1
 80126aa:	9305      	str	r3, [sp, #20]
 80126ac:	f108 0801 	add.w	r8, r8, #1
 80126b0:	2301      	movs	r3, #1
 80126b2:	9307      	str	r3, [sp, #28]
 80126b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d12a      	bne.n	8012710 <_dtoa_r+0x818>
 80126ba:	2001      	movs	r0, #1
 80126bc:	e030      	b.n	8012720 <_dtoa_r+0x828>
 80126be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80126c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80126c4:	e795      	b.n	80125f2 <_dtoa_r+0x6fa>
 80126c6:	9b07      	ldr	r3, [sp, #28]
 80126c8:	f109 37ff 	add.w	r7, r9, #4294967295
 80126cc:	42bb      	cmp	r3, r7
 80126ce:	bfbf      	itttt	lt
 80126d0:	9b07      	ldrlt	r3, [sp, #28]
 80126d2:	9707      	strlt	r7, [sp, #28]
 80126d4:	1afa      	sublt	r2, r7, r3
 80126d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80126d8:	bfbb      	ittet	lt
 80126da:	189b      	addlt	r3, r3, r2
 80126dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80126de:	1bdf      	subge	r7, r3, r7
 80126e0:	2700      	movlt	r7, #0
 80126e2:	f1b9 0f00 	cmp.w	r9, #0
 80126e6:	bfb5      	itete	lt
 80126e8:	9b05      	ldrlt	r3, [sp, #20]
 80126ea:	9d05      	ldrge	r5, [sp, #20]
 80126ec:	eba3 0509 	sublt.w	r5, r3, r9
 80126f0:	464b      	movge	r3, r9
 80126f2:	bfb8      	it	lt
 80126f4:	2300      	movlt	r3, #0
 80126f6:	e77e      	b.n	80125f6 <_dtoa_r+0x6fe>
 80126f8:	9f07      	ldr	r7, [sp, #28]
 80126fa:	9d05      	ldr	r5, [sp, #20]
 80126fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80126fe:	e783      	b.n	8012608 <_dtoa_r+0x710>
 8012700:	9a07      	ldr	r2, [sp, #28]
 8012702:	e7ab      	b.n	801265c <_dtoa_r+0x764>
 8012704:	2300      	movs	r3, #0
 8012706:	e7d4      	b.n	80126b2 <_dtoa_r+0x7ba>
 8012708:	9b00      	ldr	r3, [sp, #0]
 801270a:	e7d2      	b.n	80126b2 <_dtoa_r+0x7ba>
 801270c:	2300      	movs	r3, #0
 801270e:	9307      	str	r3, [sp, #28]
 8012710:	693b      	ldr	r3, [r7, #16]
 8012712:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8012716:	6918      	ldr	r0, [r3, #16]
 8012718:	f000 ff9c 	bl	8013654 <__hi0bits>
 801271c:	f1c0 0020 	rsb	r0, r0, #32
 8012720:	4440      	add	r0, r8
 8012722:	f010 001f 	ands.w	r0, r0, #31
 8012726:	d047      	beq.n	80127b8 <_dtoa_r+0x8c0>
 8012728:	f1c0 0320 	rsb	r3, r0, #32
 801272c:	2b04      	cmp	r3, #4
 801272e:	dd3b      	ble.n	80127a8 <_dtoa_r+0x8b0>
 8012730:	9b05      	ldr	r3, [sp, #20]
 8012732:	f1c0 001c 	rsb	r0, r0, #28
 8012736:	4403      	add	r3, r0
 8012738:	9305      	str	r3, [sp, #20]
 801273a:	4405      	add	r5, r0
 801273c:	4480      	add	r8, r0
 801273e:	9b05      	ldr	r3, [sp, #20]
 8012740:	2b00      	cmp	r3, #0
 8012742:	dd05      	ble.n	8012750 <_dtoa_r+0x858>
 8012744:	461a      	mov	r2, r3
 8012746:	9904      	ldr	r1, [sp, #16]
 8012748:	4620      	mov	r0, r4
 801274a:	f001 f8bf 	bl	80138cc <__lshift>
 801274e:	9004      	str	r0, [sp, #16]
 8012750:	f1b8 0f00 	cmp.w	r8, #0
 8012754:	dd05      	ble.n	8012762 <_dtoa_r+0x86a>
 8012756:	4639      	mov	r1, r7
 8012758:	4642      	mov	r2, r8
 801275a:	4620      	mov	r0, r4
 801275c:	f001 f8b6 	bl	80138cc <__lshift>
 8012760:	4607      	mov	r7, r0
 8012762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012764:	b353      	cbz	r3, 80127bc <_dtoa_r+0x8c4>
 8012766:	4639      	mov	r1, r7
 8012768:	9804      	ldr	r0, [sp, #16]
 801276a:	f001 f903 	bl	8013974 <__mcmp>
 801276e:	2800      	cmp	r0, #0
 8012770:	da24      	bge.n	80127bc <_dtoa_r+0x8c4>
 8012772:	2300      	movs	r3, #0
 8012774:	220a      	movs	r2, #10
 8012776:	9904      	ldr	r1, [sp, #16]
 8012778:	4620      	mov	r0, r4
 801277a:	f000 fef2 	bl	8013562 <__multadd>
 801277e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012780:	9004      	str	r0, [sp, #16]
 8012782:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012786:	2b00      	cmp	r3, #0
 8012788:	f000 814d 	beq.w	8012a26 <_dtoa_r+0xb2e>
 801278c:	2300      	movs	r3, #0
 801278e:	4631      	mov	r1, r6
 8012790:	220a      	movs	r2, #10
 8012792:	4620      	mov	r0, r4
 8012794:	f000 fee5 	bl	8013562 <__multadd>
 8012798:	9b02      	ldr	r3, [sp, #8]
 801279a:	2b00      	cmp	r3, #0
 801279c:	4606      	mov	r6, r0
 801279e:	dc4f      	bgt.n	8012840 <_dtoa_r+0x948>
 80127a0:	9b06      	ldr	r3, [sp, #24]
 80127a2:	2b02      	cmp	r3, #2
 80127a4:	dd4c      	ble.n	8012840 <_dtoa_r+0x948>
 80127a6:	e011      	b.n	80127cc <_dtoa_r+0x8d4>
 80127a8:	d0c9      	beq.n	801273e <_dtoa_r+0x846>
 80127aa:	9a05      	ldr	r2, [sp, #20]
 80127ac:	331c      	adds	r3, #28
 80127ae:	441a      	add	r2, r3
 80127b0:	9205      	str	r2, [sp, #20]
 80127b2:	441d      	add	r5, r3
 80127b4:	4498      	add	r8, r3
 80127b6:	e7c2      	b.n	801273e <_dtoa_r+0x846>
 80127b8:	4603      	mov	r3, r0
 80127ba:	e7f6      	b.n	80127aa <_dtoa_r+0x8b2>
 80127bc:	f1b9 0f00 	cmp.w	r9, #0
 80127c0:	dc38      	bgt.n	8012834 <_dtoa_r+0x93c>
 80127c2:	9b06      	ldr	r3, [sp, #24]
 80127c4:	2b02      	cmp	r3, #2
 80127c6:	dd35      	ble.n	8012834 <_dtoa_r+0x93c>
 80127c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80127cc:	9b02      	ldr	r3, [sp, #8]
 80127ce:	b963      	cbnz	r3, 80127ea <_dtoa_r+0x8f2>
 80127d0:	4639      	mov	r1, r7
 80127d2:	2205      	movs	r2, #5
 80127d4:	4620      	mov	r0, r4
 80127d6:	f000 fec4 	bl	8013562 <__multadd>
 80127da:	4601      	mov	r1, r0
 80127dc:	4607      	mov	r7, r0
 80127de:	9804      	ldr	r0, [sp, #16]
 80127e0:	f001 f8c8 	bl	8013974 <__mcmp>
 80127e4:	2800      	cmp	r0, #0
 80127e6:	f73f adcc 	bgt.w	8012382 <_dtoa_r+0x48a>
 80127ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80127ec:	465d      	mov	r5, fp
 80127ee:	ea6f 0a03 	mvn.w	sl, r3
 80127f2:	f04f 0900 	mov.w	r9, #0
 80127f6:	4639      	mov	r1, r7
 80127f8:	4620      	mov	r0, r4
 80127fa:	f000 fe9b 	bl	8013534 <_Bfree>
 80127fe:	2e00      	cmp	r6, #0
 8012800:	f43f aeb7 	beq.w	8012572 <_dtoa_r+0x67a>
 8012804:	f1b9 0f00 	cmp.w	r9, #0
 8012808:	d005      	beq.n	8012816 <_dtoa_r+0x91e>
 801280a:	45b1      	cmp	r9, r6
 801280c:	d003      	beq.n	8012816 <_dtoa_r+0x91e>
 801280e:	4649      	mov	r1, r9
 8012810:	4620      	mov	r0, r4
 8012812:	f000 fe8f 	bl	8013534 <_Bfree>
 8012816:	4631      	mov	r1, r6
 8012818:	4620      	mov	r0, r4
 801281a:	f000 fe8b 	bl	8013534 <_Bfree>
 801281e:	e6a8      	b.n	8012572 <_dtoa_r+0x67a>
 8012820:	2700      	movs	r7, #0
 8012822:	463e      	mov	r6, r7
 8012824:	e7e1      	b.n	80127ea <_dtoa_r+0x8f2>
 8012826:	f8dd a020 	ldr.w	sl, [sp, #32]
 801282a:	463e      	mov	r6, r7
 801282c:	e5a9      	b.n	8012382 <_dtoa_r+0x48a>
 801282e:	bf00      	nop
 8012830:	40240000 	.word	0x40240000
 8012834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012836:	f8cd 9008 	str.w	r9, [sp, #8]
 801283a:	2b00      	cmp	r3, #0
 801283c:	f000 80fa 	beq.w	8012a34 <_dtoa_r+0xb3c>
 8012840:	2d00      	cmp	r5, #0
 8012842:	dd05      	ble.n	8012850 <_dtoa_r+0x958>
 8012844:	4631      	mov	r1, r6
 8012846:	462a      	mov	r2, r5
 8012848:	4620      	mov	r0, r4
 801284a:	f001 f83f 	bl	80138cc <__lshift>
 801284e:	4606      	mov	r6, r0
 8012850:	9b07      	ldr	r3, [sp, #28]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d04c      	beq.n	80128f0 <_dtoa_r+0x9f8>
 8012856:	6871      	ldr	r1, [r6, #4]
 8012858:	4620      	mov	r0, r4
 801285a:	f000 fe37 	bl	80134cc <_Balloc>
 801285e:	6932      	ldr	r2, [r6, #16]
 8012860:	3202      	adds	r2, #2
 8012862:	4605      	mov	r5, r0
 8012864:	0092      	lsls	r2, r2, #2
 8012866:	f106 010c 	add.w	r1, r6, #12
 801286a:	300c      	adds	r0, #12
 801286c:	f7fd fc32 	bl	80100d4 <memcpy>
 8012870:	2201      	movs	r2, #1
 8012872:	4629      	mov	r1, r5
 8012874:	4620      	mov	r0, r4
 8012876:	f001 f829 	bl	80138cc <__lshift>
 801287a:	9b00      	ldr	r3, [sp, #0]
 801287c:	f8cd b014 	str.w	fp, [sp, #20]
 8012880:	f003 0301 	and.w	r3, r3, #1
 8012884:	46b1      	mov	r9, r6
 8012886:	9307      	str	r3, [sp, #28]
 8012888:	4606      	mov	r6, r0
 801288a:	4639      	mov	r1, r7
 801288c:	9804      	ldr	r0, [sp, #16]
 801288e:	f7ff faa5 	bl	8011ddc <quorem>
 8012892:	4649      	mov	r1, r9
 8012894:	4605      	mov	r5, r0
 8012896:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801289a:	9804      	ldr	r0, [sp, #16]
 801289c:	f001 f86a 	bl	8013974 <__mcmp>
 80128a0:	4632      	mov	r2, r6
 80128a2:	9000      	str	r0, [sp, #0]
 80128a4:	4639      	mov	r1, r7
 80128a6:	4620      	mov	r0, r4
 80128a8:	f001 f87e 	bl	80139a8 <__mdiff>
 80128ac:	68c3      	ldr	r3, [r0, #12]
 80128ae:	4602      	mov	r2, r0
 80128b0:	bb03      	cbnz	r3, 80128f4 <_dtoa_r+0x9fc>
 80128b2:	4601      	mov	r1, r0
 80128b4:	9008      	str	r0, [sp, #32]
 80128b6:	9804      	ldr	r0, [sp, #16]
 80128b8:	f001 f85c 	bl	8013974 <__mcmp>
 80128bc:	9a08      	ldr	r2, [sp, #32]
 80128be:	4603      	mov	r3, r0
 80128c0:	4611      	mov	r1, r2
 80128c2:	4620      	mov	r0, r4
 80128c4:	9308      	str	r3, [sp, #32]
 80128c6:	f000 fe35 	bl	8013534 <_Bfree>
 80128ca:	9b08      	ldr	r3, [sp, #32]
 80128cc:	b9a3      	cbnz	r3, 80128f8 <_dtoa_r+0xa00>
 80128ce:	9a06      	ldr	r2, [sp, #24]
 80128d0:	b992      	cbnz	r2, 80128f8 <_dtoa_r+0xa00>
 80128d2:	9a07      	ldr	r2, [sp, #28]
 80128d4:	b982      	cbnz	r2, 80128f8 <_dtoa_r+0xa00>
 80128d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80128da:	d029      	beq.n	8012930 <_dtoa_r+0xa38>
 80128dc:	9b00      	ldr	r3, [sp, #0]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	dd01      	ble.n	80128e6 <_dtoa_r+0x9ee>
 80128e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80128e6:	9b05      	ldr	r3, [sp, #20]
 80128e8:	1c5d      	adds	r5, r3, #1
 80128ea:	f883 8000 	strb.w	r8, [r3]
 80128ee:	e782      	b.n	80127f6 <_dtoa_r+0x8fe>
 80128f0:	4630      	mov	r0, r6
 80128f2:	e7c2      	b.n	801287a <_dtoa_r+0x982>
 80128f4:	2301      	movs	r3, #1
 80128f6:	e7e3      	b.n	80128c0 <_dtoa_r+0x9c8>
 80128f8:	9a00      	ldr	r2, [sp, #0]
 80128fa:	2a00      	cmp	r2, #0
 80128fc:	db04      	blt.n	8012908 <_dtoa_r+0xa10>
 80128fe:	d125      	bne.n	801294c <_dtoa_r+0xa54>
 8012900:	9a06      	ldr	r2, [sp, #24]
 8012902:	bb1a      	cbnz	r2, 801294c <_dtoa_r+0xa54>
 8012904:	9a07      	ldr	r2, [sp, #28]
 8012906:	bb0a      	cbnz	r2, 801294c <_dtoa_r+0xa54>
 8012908:	2b00      	cmp	r3, #0
 801290a:	ddec      	ble.n	80128e6 <_dtoa_r+0x9ee>
 801290c:	2201      	movs	r2, #1
 801290e:	9904      	ldr	r1, [sp, #16]
 8012910:	4620      	mov	r0, r4
 8012912:	f000 ffdb 	bl	80138cc <__lshift>
 8012916:	4639      	mov	r1, r7
 8012918:	9004      	str	r0, [sp, #16]
 801291a:	f001 f82b 	bl	8013974 <__mcmp>
 801291e:	2800      	cmp	r0, #0
 8012920:	dc03      	bgt.n	801292a <_dtoa_r+0xa32>
 8012922:	d1e0      	bne.n	80128e6 <_dtoa_r+0x9ee>
 8012924:	f018 0f01 	tst.w	r8, #1
 8012928:	d0dd      	beq.n	80128e6 <_dtoa_r+0x9ee>
 801292a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801292e:	d1d8      	bne.n	80128e2 <_dtoa_r+0x9ea>
 8012930:	9b05      	ldr	r3, [sp, #20]
 8012932:	9a05      	ldr	r2, [sp, #20]
 8012934:	1c5d      	adds	r5, r3, #1
 8012936:	2339      	movs	r3, #57	; 0x39
 8012938:	7013      	strb	r3, [r2, #0]
 801293a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801293e:	2b39      	cmp	r3, #57	; 0x39
 8012940:	f105 32ff 	add.w	r2, r5, #4294967295
 8012944:	d04f      	beq.n	80129e6 <_dtoa_r+0xaee>
 8012946:	3301      	adds	r3, #1
 8012948:	7013      	strb	r3, [r2, #0]
 801294a:	e754      	b.n	80127f6 <_dtoa_r+0x8fe>
 801294c:	9a05      	ldr	r2, [sp, #20]
 801294e:	2b00      	cmp	r3, #0
 8012950:	f102 0501 	add.w	r5, r2, #1
 8012954:	dd06      	ble.n	8012964 <_dtoa_r+0xa6c>
 8012956:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801295a:	d0e9      	beq.n	8012930 <_dtoa_r+0xa38>
 801295c:	f108 0801 	add.w	r8, r8, #1
 8012960:	9b05      	ldr	r3, [sp, #20]
 8012962:	e7c2      	b.n	80128ea <_dtoa_r+0x9f2>
 8012964:	9a02      	ldr	r2, [sp, #8]
 8012966:	f805 8c01 	strb.w	r8, [r5, #-1]
 801296a:	eba5 030b 	sub.w	r3, r5, fp
 801296e:	4293      	cmp	r3, r2
 8012970:	d021      	beq.n	80129b6 <_dtoa_r+0xabe>
 8012972:	2300      	movs	r3, #0
 8012974:	220a      	movs	r2, #10
 8012976:	9904      	ldr	r1, [sp, #16]
 8012978:	4620      	mov	r0, r4
 801297a:	f000 fdf2 	bl	8013562 <__multadd>
 801297e:	45b1      	cmp	r9, r6
 8012980:	9004      	str	r0, [sp, #16]
 8012982:	f04f 0300 	mov.w	r3, #0
 8012986:	f04f 020a 	mov.w	r2, #10
 801298a:	4649      	mov	r1, r9
 801298c:	4620      	mov	r0, r4
 801298e:	d105      	bne.n	801299c <_dtoa_r+0xaa4>
 8012990:	f000 fde7 	bl	8013562 <__multadd>
 8012994:	4681      	mov	r9, r0
 8012996:	4606      	mov	r6, r0
 8012998:	9505      	str	r5, [sp, #20]
 801299a:	e776      	b.n	801288a <_dtoa_r+0x992>
 801299c:	f000 fde1 	bl	8013562 <__multadd>
 80129a0:	4631      	mov	r1, r6
 80129a2:	4681      	mov	r9, r0
 80129a4:	2300      	movs	r3, #0
 80129a6:	220a      	movs	r2, #10
 80129a8:	4620      	mov	r0, r4
 80129aa:	f000 fdda 	bl	8013562 <__multadd>
 80129ae:	4606      	mov	r6, r0
 80129b0:	e7f2      	b.n	8012998 <_dtoa_r+0xaa0>
 80129b2:	f04f 0900 	mov.w	r9, #0
 80129b6:	2201      	movs	r2, #1
 80129b8:	9904      	ldr	r1, [sp, #16]
 80129ba:	4620      	mov	r0, r4
 80129bc:	f000 ff86 	bl	80138cc <__lshift>
 80129c0:	4639      	mov	r1, r7
 80129c2:	9004      	str	r0, [sp, #16]
 80129c4:	f000 ffd6 	bl	8013974 <__mcmp>
 80129c8:	2800      	cmp	r0, #0
 80129ca:	dcb6      	bgt.n	801293a <_dtoa_r+0xa42>
 80129cc:	d102      	bne.n	80129d4 <_dtoa_r+0xadc>
 80129ce:	f018 0f01 	tst.w	r8, #1
 80129d2:	d1b2      	bne.n	801293a <_dtoa_r+0xa42>
 80129d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80129d8:	2b30      	cmp	r3, #48	; 0x30
 80129da:	f105 32ff 	add.w	r2, r5, #4294967295
 80129de:	f47f af0a 	bne.w	80127f6 <_dtoa_r+0x8fe>
 80129e2:	4615      	mov	r5, r2
 80129e4:	e7f6      	b.n	80129d4 <_dtoa_r+0xadc>
 80129e6:	4593      	cmp	fp, r2
 80129e8:	d105      	bne.n	80129f6 <_dtoa_r+0xafe>
 80129ea:	2331      	movs	r3, #49	; 0x31
 80129ec:	f10a 0a01 	add.w	sl, sl, #1
 80129f0:	f88b 3000 	strb.w	r3, [fp]
 80129f4:	e6ff      	b.n	80127f6 <_dtoa_r+0x8fe>
 80129f6:	4615      	mov	r5, r2
 80129f8:	e79f      	b.n	801293a <_dtoa_r+0xa42>
 80129fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8012a60 <_dtoa_r+0xb68>
 80129fe:	e007      	b.n	8012a10 <_dtoa_r+0xb18>
 8012a00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a02:	f8df b060 	ldr.w	fp, [pc, #96]	; 8012a64 <_dtoa_r+0xb6c>
 8012a06:	b11b      	cbz	r3, 8012a10 <_dtoa_r+0xb18>
 8012a08:	f10b 0308 	add.w	r3, fp, #8
 8012a0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012a0e:	6013      	str	r3, [r2, #0]
 8012a10:	4658      	mov	r0, fp
 8012a12:	b017      	add	sp, #92	; 0x5c
 8012a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a18:	9b06      	ldr	r3, [sp, #24]
 8012a1a:	2b01      	cmp	r3, #1
 8012a1c:	f77f ae35 	ble.w	801268a <_dtoa_r+0x792>
 8012a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012a22:	9307      	str	r3, [sp, #28]
 8012a24:	e649      	b.n	80126ba <_dtoa_r+0x7c2>
 8012a26:	9b02      	ldr	r3, [sp, #8]
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	dc03      	bgt.n	8012a34 <_dtoa_r+0xb3c>
 8012a2c:	9b06      	ldr	r3, [sp, #24]
 8012a2e:	2b02      	cmp	r3, #2
 8012a30:	f73f aecc 	bgt.w	80127cc <_dtoa_r+0x8d4>
 8012a34:	465d      	mov	r5, fp
 8012a36:	4639      	mov	r1, r7
 8012a38:	9804      	ldr	r0, [sp, #16]
 8012a3a:	f7ff f9cf 	bl	8011ddc <quorem>
 8012a3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8012a42:	f805 8b01 	strb.w	r8, [r5], #1
 8012a46:	9a02      	ldr	r2, [sp, #8]
 8012a48:	eba5 030b 	sub.w	r3, r5, fp
 8012a4c:	429a      	cmp	r2, r3
 8012a4e:	ddb0      	ble.n	80129b2 <_dtoa_r+0xaba>
 8012a50:	2300      	movs	r3, #0
 8012a52:	220a      	movs	r2, #10
 8012a54:	9904      	ldr	r1, [sp, #16]
 8012a56:	4620      	mov	r0, r4
 8012a58:	f000 fd83 	bl	8013562 <__multadd>
 8012a5c:	9004      	str	r0, [sp, #16]
 8012a5e:	e7ea      	b.n	8012a36 <_dtoa_r+0xb3e>
 8012a60:	0801465c 	.word	0x0801465c
 8012a64:	080146d8 	.word	0x080146d8

08012a68 <__sflush_r>:
 8012a68:	898a      	ldrh	r2, [r1, #12]
 8012a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a6e:	4605      	mov	r5, r0
 8012a70:	0710      	lsls	r0, r2, #28
 8012a72:	460c      	mov	r4, r1
 8012a74:	d458      	bmi.n	8012b28 <__sflush_r+0xc0>
 8012a76:	684b      	ldr	r3, [r1, #4]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	dc05      	bgt.n	8012a88 <__sflush_r+0x20>
 8012a7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	dc02      	bgt.n	8012a88 <__sflush_r+0x20>
 8012a82:	2000      	movs	r0, #0
 8012a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012a8a:	2e00      	cmp	r6, #0
 8012a8c:	d0f9      	beq.n	8012a82 <__sflush_r+0x1a>
 8012a8e:	2300      	movs	r3, #0
 8012a90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012a94:	682f      	ldr	r7, [r5, #0]
 8012a96:	6a21      	ldr	r1, [r4, #32]
 8012a98:	602b      	str	r3, [r5, #0]
 8012a9a:	d032      	beq.n	8012b02 <__sflush_r+0x9a>
 8012a9c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012a9e:	89a3      	ldrh	r3, [r4, #12]
 8012aa0:	075a      	lsls	r2, r3, #29
 8012aa2:	d505      	bpl.n	8012ab0 <__sflush_r+0x48>
 8012aa4:	6863      	ldr	r3, [r4, #4]
 8012aa6:	1ac0      	subs	r0, r0, r3
 8012aa8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012aaa:	b10b      	cbz	r3, 8012ab0 <__sflush_r+0x48>
 8012aac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012aae:	1ac0      	subs	r0, r0, r3
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	4602      	mov	r2, r0
 8012ab4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012ab6:	6a21      	ldr	r1, [r4, #32]
 8012ab8:	4628      	mov	r0, r5
 8012aba:	47b0      	blx	r6
 8012abc:	1c43      	adds	r3, r0, #1
 8012abe:	89a3      	ldrh	r3, [r4, #12]
 8012ac0:	d106      	bne.n	8012ad0 <__sflush_r+0x68>
 8012ac2:	6829      	ldr	r1, [r5, #0]
 8012ac4:	291d      	cmp	r1, #29
 8012ac6:	d848      	bhi.n	8012b5a <__sflush_r+0xf2>
 8012ac8:	4a29      	ldr	r2, [pc, #164]	; (8012b70 <__sflush_r+0x108>)
 8012aca:	40ca      	lsrs	r2, r1
 8012acc:	07d6      	lsls	r6, r2, #31
 8012ace:	d544      	bpl.n	8012b5a <__sflush_r+0xf2>
 8012ad0:	2200      	movs	r2, #0
 8012ad2:	6062      	str	r2, [r4, #4]
 8012ad4:	04d9      	lsls	r1, r3, #19
 8012ad6:	6922      	ldr	r2, [r4, #16]
 8012ad8:	6022      	str	r2, [r4, #0]
 8012ada:	d504      	bpl.n	8012ae6 <__sflush_r+0x7e>
 8012adc:	1c42      	adds	r2, r0, #1
 8012ade:	d101      	bne.n	8012ae4 <__sflush_r+0x7c>
 8012ae0:	682b      	ldr	r3, [r5, #0]
 8012ae2:	b903      	cbnz	r3, 8012ae6 <__sflush_r+0x7e>
 8012ae4:	6560      	str	r0, [r4, #84]	; 0x54
 8012ae6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012ae8:	602f      	str	r7, [r5, #0]
 8012aea:	2900      	cmp	r1, #0
 8012aec:	d0c9      	beq.n	8012a82 <__sflush_r+0x1a>
 8012aee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012af2:	4299      	cmp	r1, r3
 8012af4:	d002      	beq.n	8012afc <__sflush_r+0x94>
 8012af6:	4628      	mov	r0, r5
 8012af8:	f001 f8f6 	bl	8013ce8 <_free_r>
 8012afc:	2000      	movs	r0, #0
 8012afe:	6360      	str	r0, [r4, #52]	; 0x34
 8012b00:	e7c0      	b.n	8012a84 <__sflush_r+0x1c>
 8012b02:	2301      	movs	r3, #1
 8012b04:	4628      	mov	r0, r5
 8012b06:	47b0      	blx	r6
 8012b08:	1c41      	adds	r1, r0, #1
 8012b0a:	d1c8      	bne.n	8012a9e <__sflush_r+0x36>
 8012b0c:	682b      	ldr	r3, [r5, #0]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d0c5      	beq.n	8012a9e <__sflush_r+0x36>
 8012b12:	2b1d      	cmp	r3, #29
 8012b14:	d001      	beq.n	8012b1a <__sflush_r+0xb2>
 8012b16:	2b16      	cmp	r3, #22
 8012b18:	d101      	bne.n	8012b1e <__sflush_r+0xb6>
 8012b1a:	602f      	str	r7, [r5, #0]
 8012b1c:	e7b1      	b.n	8012a82 <__sflush_r+0x1a>
 8012b1e:	89a3      	ldrh	r3, [r4, #12]
 8012b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b24:	81a3      	strh	r3, [r4, #12]
 8012b26:	e7ad      	b.n	8012a84 <__sflush_r+0x1c>
 8012b28:	690f      	ldr	r7, [r1, #16]
 8012b2a:	2f00      	cmp	r7, #0
 8012b2c:	d0a9      	beq.n	8012a82 <__sflush_r+0x1a>
 8012b2e:	0793      	lsls	r3, r2, #30
 8012b30:	680e      	ldr	r6, [r1, #0]
 8012b32:	bf08      	it	eq
 8012b34:	694b      	ldreq	r3, [r1, #20]
 8012b36:	600f      	str	r7, [r1, #0]
 8012b38:	bf18      	it	ne
 8012b3a:	2300      	movne	r3, #0
 8012b3c:	eba6 0807 	sub.w	r8, r6, r7
 8012b40:	608b      	str	r3, [r1, #8]
 8012b42:	f1b8 0f00 	cmp.w	r8, #0
 8012b46:	dd9c      	ble.n	8012a82 <__sflush_r+0x1a>
 8012b48:	4643      	mov	r3, r8
 8012b4a:	463a      	mov	r2, r7
 8012b4c:	6a21      	ldr	r1, [r4, #32]
 8012b4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012b50:	4628      	mov	r0, r5
 8012b52:	47b0      	blx	r6
 8012b54:	2800      	cmp	r0, #0
 8012b56:	dc06      	bgt.n	8012b66 <__sflush_r+0xfe>
 8012b58:	89a3      	ldrh	r3, [r4, #12]
 8012b5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b5e:	81a3      	strh	r3, [r4, #12]
 8012b60:	f04f 30ff 	mov.w	r0, #4294967295
 8012b64:	e78e      	b.n	8012a84 <__sflush_r+0x1c>
 8012b66:	4407      	add	r7, r0
 8012b68:	eba8 0800 	sub.w	r8, r8, r0
 8012b6c:	e7e9      	b.n	8012b42 <__sflush_r+0xda>
 8012b6e:	bf00      	nop
 8012b70:	20400001 	.word	0x20400001

08012b74 <_fflush_r>:
 8012b74:	b538      	push	{r3, r4, r5, lr}
 8012b76:	690b      	ldr	r3, [r1, #16]
 8012b78:	4605      	mov	r5, r0
 8012b7a:	460c      	mov	r4, r1
 8012b7c:	b1db      	cbz	r3, 8012bb6 <_fflush_r+0x42>
 8012b7e:	b118      	cbz	r0, 8012b88 <_fflush_r+0x14>
 8012b80:	6983      	ldr	r3, [r0, #24]
 8012b82:	b90b      	cbnz	r3, 8012b88 <_fflush_r+0x14>
 8012b84:	f000 f860 	bl	8012c48 <__sinit>
 8012b88:	4b0c      	ldr	r3, [pc, #48]	; (8012bbc <_fflush_r+0x48>)
 8012b8a:	429c      	cmp	r4, r3
 8012b8c:	d109      	bne.n	8012ba2 <_fflush_r+0x2e>
 8012b8e:	686c      	ldr	r4, [r5, #4]
 8012b90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b94:	b17b      	cbz	r3, 8012bb6 <_fflush_r+0x42>
 8012b96:	4621      	mov	r1, r4
 8012b98:	4628      	mov	r0, r5
 8012b9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b9e:	f7ff bf63 	b.w	8012a68 <__sflush_r>
 8012ba2:	4b07      	ldr	r3, [pc, #28]	; (8012bc0 <_fflush_r+0x4c>)
 8012ba4:	429c      	cmp	r4, r3
 8012ba6:	d101      	bne.n	8012bac <_fflush_r+0x38>
 8012ba8:	68ac      	ldr	r4, [r5, #8]
 8012baa:	e7f1      	b.n	8012b90 <_fflush_r+0x1c>
 8012bac:	4b05      	ldr	r3, [pc, #20]	; (8012bc4 <_fflush_r+0x50>)
 8012bae:	429c      	cmp	r4, r3
 8012bb0:	bf08      	it	eq
 8012bb2:	68ec      	ldreq	r4, [r5, #12]
 8012bb4:	e7ec      	b.n	8012b90 <_fflush_r+0x1c>
 8012bb6:	2000      	movs	r0, #0
 8012bb8:	bd38      	pop	{r3, r4, r5, pc}
 8012bba:	bf00      	nop
 8012bbc:	08014708 	.word	0x08014708
 8012bc0:	08014728 	.word	0x08014728
 8012bc4:	080146e8 	.word	0x080146e8

08012bc8 <std>:
 8012bc8:	2300      	movs	r3, #0
 8012bca:	b510      	push	{r4, lr}
 8012bcc:	4604      	mov	r4, r0
 8012bce:	e9c0 3300 	strd	r3, r3, [r0]
 8012bd2:	6083      	str	r3, [r0, #8]
 8012bd4:	8181      	strh	r1, [r0, #12]
 8012bd6:	6643      	str	r3, [r0, #100]	; 0x64
 8012bd8:	81c2      	strh	r2, [r0, #14]
 8012bda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012bde:	6183      	str	r3, [r0, #24]
 8012be0:	4619      	mov	r1, r3
 8012be2:	2208      	movs	r2, #8
 8012be4:	305c      	adds	r0, #92	; 0x5c
 8012be6:	f7fd fa80 	bl	80100ea <memset>
 8012bea:	4b05      	ldr	r3, [pc, #20]	; (8012c00 <std+0x38>)
 8012bec:	6263      	str	r3, [r4, #36]	; 0x24
 8012bee:	4b05      	ldr	r3, [pc, #20]	; (8012c04 <std+0x3c>)
 8012bf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8012bf2:	4b05      	ldr	r3, [pc, #20]	; (8012c08 <std+0x40>)
 8012bf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012bf6:	4b05      	ldr	r3, [pc, #20]	; (8012c0c <std+0x44>)
 8012bf8:	6224      	str	r4, [r4, #32]
 8012bfa:	6323      	str	r3, [r4, #48]	; 0x30
 8012bfc:	bd10      	pop	{r4, pc}
 8012bfe:	bf00      	nop
 8012c00:	0801437d 	.word	0x0801437d
 8012c04:	0801439f 	.word	0x0801439f
 8012c08:	080143d7 	.word	0x080143d7
 8012c0c:	080143fb 	.word	0x080143fb

08012c10 <_cleanup_r>:
 8012c10:	4901      	ldr	r1, [pc, #4]	; (8012c18 <_cleanup_r+0x8>)
 8012c12:	f000 b885 	b.w	8012d20 <_fwalk_reent>
 8012c16:	bf00      	nop
 8012c18:	08012b75 	.word	0x08012b75

08012c1c <__sfmoreglue>:
 8012c1c:	b570      	push	{r4, r5, r6, lr}
 8012c1e:	1e4a      	subs	r2, r1, #1
 8012c20:	2568      	movs	r5, #104	; 0x68
 8012c22:	4355      	muls	r5, r2
 8012c24:	460e      	mov	r6, r1
 8012c26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012c2a:	f001 f8ab 	bl	8013d84 <_malloc_r>
 8012c2e:	4604      	mov	r4, r0
 8012c30:	b140      	cbz	r0, 8012c44 <__sfmoreglue+0x28>
 8012c32:	2100      	movs	r1, #0
 8012c34:	e9c0 1600 	strd	r1, r6, [r0]
 8012c38:	300c      	adds	r0, #12
 8012c3a:	60a0      	str	r0, [r4, #8]
 8012c3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012c40:	f7fd fa53 	bl	80100ea <memset>
 8012c44:	4620      	mov	r0, r4
 8012c46:	bd70      	pop	{r4, r5, r6, pc}

08012c48 <__sinit>:
 8012c48:	6983      	ldr	r3, [r0, #24]
 8012c4a:	b510      	push	{r4, lr}
 8012c4c:	4604      	mov	r4, r0
 8012c4e:	bb33      	cbnz	r3, 8012c9e <__sinit+0x56>
 8012c50:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012c54:	6503      	str	r3, [r0, #80]	; 0x50
 8012c56:	4b12      	ldr	r3, [pc, #72]	; (8012ca0 <__sinit+0x58>)
 8012c58:	4a12      	ldr	r2, [pc, #72]	; (8012ca4 <__sinit+0x5c>)
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	6282      	str	r2, [r0, #40]	; 0x28
 8012c5e:	4298      	cmp	r0, r3
 8012c60:	bf04      	itt	eq
 8012c62:	2301      	moveq	r3, #1
 8012c64:	6183      	streq	r3, [r0, #24]
 8012c66:	f000 f81f 	bl	8012ca8 <__sfp>
 8012c6a:	6060      	str	r0, [r4, #4]
 8012c6c:	4620      	mov	r0, r4
 8012c6e:	f000 f81b 	bl	8012ca8 <__sfp>
 8012c72:	60a0      	str	r0, [r4, #8]
 8012c74:	4620      	mov	r0, r4
 8012c76:	f000 f817 	bl	8012ca8 <__sfp>
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	60e0      	str	r0, [r4, #12]
 8012c7e:	2104      	movs	r1, #4
 8012c80:	6860      	ldr	r0, [r4, #4]
 8012c82:	f7ff ffa1 	bl	8012bc8 <std>
 8012c86:	2201      	movs	r2, #1
 8012c88:	2109      	movs	r1, #9
 8012c8a:	68a0      	ldr	r0, [r4, #8]
 8012c8c:	f7ff ff9c 	bl	8012bc8 <std>
 8012c90:	2202      	movs	r2, #2
 8012c92:	2112      	movs	r1, #18
 8012c94:	68e0      	ldr	r0, [r4, #12]
 8012c96:	f7ff ff97 	bl	8012bc8 <std>
 8012c9a:	2301      	movs	r3, #1
 8012c9c:	61a3      	str	r3, [r4, #24]
 8012c9e:	bd10      	pop	{r4, pc}
 8012ca0:	08014648 	.word	0x08014648
 8012ca4:	08012c11 	.word	0x08012c11

08012ca8 <__sfp>:
 8012ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012caa:	4b1b      	ldr	r3, [pc, #108]	; (8012d18 <__sfp+0x70>)
 8012cac:	681e      	ldr	r6, [r3, #0]
 8012cae:	69b3      	ldr	r3, [r6, #24]
 8012cb0:	4607      	mov	r7, r0
 8012cb2:	b913      	cbnz	r3, 8012cba <__sfp+0x12>
 8012cb4:	4630      	mov	r0, r6
 8012cb6:	f7ff ffc7 	bl	8012c48 <__sinit>
 8012cba:	3648      	adds	r6, #72	; 0x48
 8012cbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012cc0:	3b01      	subs	r3, #1
 8012cc2:	d503      	bpl.n	8012ccc <__sfp+0x24>
 8012cc4:	6833      	ldr	r3, [r6, #0]
 8012cc6:	b133      	cbz	r3, 8012cd6 <__sfp+0x2e>
 8012cc8:	6836      	ldr	r6, [r6, #0]
 8012cca:	e7f7      	b.n	8012cbc <__sfp+0x14>
 8012ccc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012cd0:	b16d      	cbz	r5, 8012cee <__sfp+0x46>
 8012cd2:	3468      	adds	r4, #104	; 0x68
 8012cd4:	e7f4      	b.n	8012cc0 <__sfp+0x18>
 8012cd6:	2104      	movs	r1, #4
 8012cd8:	4638      	mov	r0, r7
 8012cda:	f7ff ff9f 	bl	8012c1c <__sfmoreglue>
 8012cde:	6030      	str	r0, [r6, #0]
 8012ce0:	2800      	cmp	r0, #0
 8012ce2:	d1f1      	bne.n	8012cc8 <__sfp+0x20>
 8012ce4:	230c      	movs	r3, #12
 8012ce6:	603b      	str	r3, [r7, #0]
 8012ce8:	4604      	mov	r4, r0
 8012cea:	4620      	mov	r0, r4
 8012cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012cee:	4b0b      	ldr	r3, [pc, #44]	; (8012d1c <__sfp+0x74>)
 8012cf0:	6665      	str	r5, [r4, #100]	; 0x64
 8012cf2:	e9c4 5500 	strd	r5, r5, [r4]
 8012cf6:	60a5      	str	r5, [r4, #8]
 8012cf8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8012cfc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8012d00:	2208      	movs	r2, #8
 8012d02:	4629      	mov	r1, r5
 8012d04:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012d08:	f7fd f9ef 	bl	80100ea <memset>
 8012d0c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012d10:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012d14:	e7e9      	b.n	8012cea <__sfp+0x42>
 8012d16:	bf00      	nop
 8012d18:	08014648 	.word	0x08014648
 8012d1c:	ffff0001 	.word	0xffff0001

08012d20 <_fwalk_reent>:
 8012d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d24:	4680      	mov	r8, r0
 8012d26:	4689      	mov	r9, r1
 8012d28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012d2c:	2600      	movs	r6, #0
 8012d2e:	b914      	cbnz	r4, 8012d36 <_fwalk_reent+0x16>
 8012d30:	4630      	mov	r0, r6
 8012d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d36:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012d3a:	3f01      	subs	r7, #1
 8012d3c:	d501      	bpl.n	8012d42 <_fwalk_reent+0x22>
 8012d3e:	6824      	ldr	r4, [r4, #0]
 8012d40:	e7f5      	b.n	8012d2e <_fwalk_reent+0xe>
 8012d42:	89ab      	ldrh	r3, [r5, #12]
 8012d44:	2b01      	cmp	r3, #1
 8012d46:	d907      	bls.n	8012d58 <_fwalk_reent+0x38>
 8012d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d4c:	3301      	adds	r3, #1
 8012d4e:	d003      	beq.n	8012d58 <_fwalk_reent+0x38>
 8012d50:	4629      	mov	r1, r5
 8012d52:	4640      	mov	r0, r8
 8012d54:	47c8      	blx	r9
 8012d56:	4306      	orrs	r6, r0
 8012d58:	3568      	adds	r5, #104	; 0x68
 8012d5a:	e7ee      	b.n	8012d3a <_fwalk_reent+0x1a>

08012d5c <rshift>:
 8012d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d5e:	6906      	ldr	r6, [r0, #16]
 8012d60:	114b      	asrs	r3, r1, #5
 8012d62:	429e      	cmp	r6, r3
 8012d64:	f100 0414 	add.w	r4, r0, #20
 8012d68:	dd30      	ble.n	8012dcc <rshift+0x70>
 8012d6a:	f011 011f 	ands.w	r1, r1, #31
 8012d6e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8012d72:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8012d76:	d108      	bne.n	8012d8a <rshift+0x2e>
 8012d78:	4621      	mov	r1, r4
 8012d7a:	42b2      	cmp	r2, r6
 8012d7c:	460b      	mov	r3, r1
 8012d7e:	d211      	bcs.n	8012da4 <rshift+0x48>
 8012d80:	f852 3b04 	ldr.w	r3, [r2], #4
 8012d84:	f841 3b04 	str.w	r3, [r1], #4
 8012d88:	e7f7      	b.n	8012d7a <rshift+0x1e>
 8012d8a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8012d8e:	f1c1 0c20 	rsb	ip, r1, #32
 8012d92:	40cd      	lsrs	r5, r1
 8012d94:	3204      	adds	r2, #4
 8012d96:	4623      	mov	r3, r4
 8012d98:	42b2      	cmp	r2, r6
 8012d9a:	4617      	mov	r7, r2
 8012d9c:	d30c      	bcc.n	8012db8 <rshift+0x5c>
 8012d9e:	601d      	str	r5, [r3, #0]
 8012da0:	b105      	cbz	r5, 8012da4 <rshift+0x48>
 8012da2:	3304      	adds	r3, #4
 8012da4:	1b1a      	subs	r2, r3, r4
 8012da6:	42a3      	cmp	r3, r4
 8012da8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8012dac:	bf08      	it	eq
 8012dae:	2300      	moveq	r3, #0
 8012db0:	6102      	str	r2, [r0, #16]
 8012db2:	bf08      	it	eq
 8012db4:	6143      	streq	r3, [r0, #20]
 8012db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012db8:	683f      	ldr	r7, [r7, #0]
 8012dba:	fa07 f70c 	lsl.w	r7, r7, ip
 8012dbe:	433d      	orrs	r5, r7
 8012dc0:	f843 5b04 	str.w	r5, [r3], #4
 8012dc4:	f852 5b04 	ldr.w	r5, [r2], #4
 8012dc8:	40cd      	lsrs	r5, r1
 8012dca:	e7e5      	b.n	8012d98 <rshift+0x3c>
 8012dcc:	4623      	mov	r3, r4
 8012dce:	e7e9      	b.n	8012da4 <rshift+0x48>

08012dd0 <__hexdig_fun>:
 8012dd0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012dd4:	2b09      	cmp	r3, #9
 8012dd6:	d802      	bhi.n	8012dde <__hexdig_fun+0xe>
 8012dd8:	3820      	subs	r0, #32
 8012dda:	b2c0      	uxtb	r0, r0
 8012ddc:	4770      	bx	lr
 8012dde:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012de2:	2b05      	cmp	r3, #5
 8012de4:	d801      	bhi.n	8012dea <__hexdig_fun+0x1a>
 8012de6:	3847      	subs	r0, #71	; 0x47
 8012de8:	e7f7      	b.n	8012dda <__hexdig_fun+0xa>
 8012dea:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8012dee:	2b05      	cmp	r3, #5
 8012df0:	d801      	bhi.n	8012df6 <__hexdig_fun+0x26>
 8012df2:	3827      	subs	r0, #39	; 0x27
 8012df4:	e7f1      	b.n	8012dda <__hexdig_fun+0xa>
 8012df6:	2000      	movs	r0, #0
 8012df8:	4770      	bx	lr

08012dfa <__gethex>:
 8012dfa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dfe:	b08b      	sub	sp, #44	; 0x2c
 8012e00:	468a      	mov	sl, r1
 8012e02:	9002      	str	r0, [sp, #8]
 8012e04:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012e06:	9306      	str	r3, [sp, #24]
 8012e08:	4690      	mov	r8, r2
 8012e0a:	f000 fad0 	bl	80133ae <__localeconv_l>
 8012e0e:	6803      	ldr	r3, [r0, #0]
 8012e10:	9303      	str	r3, [sp, #12]
 8012e12:	4618      	mov	r0, r3
 8012e14:	f7f5 f914 	bl	8008040 <strlen>
 8012e18:	9b03      	ldr	r3, [sp, #12]
 8012e1a:	9001      	str	r0, [sp, #4]
 8012e1c:	4403      	add	r3, r0
 8012e1e:	f04f 0b00 	mov.w	fp, #0
 8012e22:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012e26:	9307      	str	r3, [sp, #28]
 8012e28:	f8da 3000 	ldr.w	r3, [sl]
 8012e2c:	3302      	adds	r3, #2
 8012e2e:	461f      	mov	r7, r3
 8012e30:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012e34:	2830      	cmp	r0, #48	; 0x30
 8012e36:	d06c      	beq.n	8012f12 <__gethex+0x118>
 8012e38:	f7ff ffca 	bl	8012dd0 <__hexdig_fun>
 8012e3c:	4604      	mov	r4, r0
 8012e3e:	2800      	cmp	r0, #0
 8012e40:	d16a      	bne.n	8012f18 <__gethex+0x11e>
 8012e42:	9a01      	ldr	r2, [sp, #4]
 8012e44:	9903      	ldr	r1, [sp, #12]
 8012e46:	4638      	mov	r0, r7
 8012e48:	f001 fadb 	bl	8014402 <strncmp>
 8012e4c:	2800      	cmp	r0, #0
 8012e4e:	d166      	bne.n	8012f1e <__gethex+0x124>
 8012e50:	9b01      	ldr	r3, [sp, #4]
 8012e52:	5cf8      	ldrb	r0, [r7, r3]
 8012e54:	18fe      	adds	r6, r7, r3
 8012e56:	f7ff ffbb 	bl	8012dd0 <__hexdig_fun>
 8012e5a:	2800      	cmp	r0, #0
 8012e5c:	d062      	beq.n	8012f24 <__gethex+0x12a>
 8012e5e:	4633      	mov	r3, r6
 8012e60:	7818      	ldrb	r0, [r3, #0]
 8012e62:	2830      	cmp	r0, #48	; 0x30
 8012e64:	461f      	mov	r7, r3
 8012e66:	f103 0301 	add.w	r3, r3, #1
 8012e6a:	d0f9      	beq.n	8012e60 <__gethex+0x66>
 8012e6c:	f7ff ffb0 	bl	8012dd0 <__hexdig_fun>
 8012e70:	fab0 f580 	clz	r5, r0
 8012e74:	096d      	lsrs	r5, r5, #5
 8012e76:	4634      	mov	r4, r6
 8012e78:	f04f 0b01 	mov.w	fp, #1
 8012e7c:	463a      	mov	r2, r7
 8012e7e:	4616      	mov	r6, r2
 8012e80:	3201      	adds	r2, #1
 8012e82:	7830      	ldrb	r0, [r6, #0]
 8012e84:	f7ff ffa4 	bl	8012dd0 <__hexdig_fun>
 8012e88:	2800      	cmp	r0, #0
 8012e8a:	d1f8      	bne.n	8012e7e <__gethex+0x84>
 8012e8c:	9a01      	ldr	r2, [sp, #4]
 8012e8e:	9903      	ldr	r1, [sp, #12]
 8012e90:	4630      	mov	r0, r6
 8012e92:	f001 fab6 	bl	8014402 <strncmp>
 8012e96:	b950      	cbnz	r0, 8012eae <__gethex+0xb4>
 8012e98:	b954      	cbnz	r4, 8012eb0 <__gethex+0xb6>
 8012e9a:	9b01      	ldr	r3, [sp, #4]
 8012e9c:	18f4      	adds	r4, r6, r3
 8012e9e:	4622      	mov	r2, r4
 8012ea0:	4616      	mov	r6, r2
 8012ea2:	3201      	adds	r2, #1
 8012ea4:	7830      	ldrb	r0, [r6, #0]
 8012ea6:	f7ff ff93 	bl	8012dd0 <__hexdig_fun>
 8012eaa:	2800      	cmp	r0, #0
 8012eac:	d1f8      	bne.n	8012ea0 <__gethex+0xa6>
 8012eae:	b10c      	cbz	r4, 8012eb4 <__gethex+0xba>
 8012eb0:	1ba4      	subs	r4, r4, r6
 8012eb2:	00a4      	lsls	r4, r4, #2
 8012eb4:	7833      	ldrb	r3, [r6, #0]
 8012eb6:	2b50      	cmp	r3, #80	; 0x50
 8012eb8:	d001      	beq.n	8012ebe <__gethex+0xc4>
 8012eba:	2b70      	cmp	r3, #112	; 0x70
 8012ebc:	d140      	bne.n	8012f40 <__gethex+0x146>
 8012ebe:	7873      	ldrb	r3, [r6, #1]
 8012ec0:	2b2b      	cmp	r3, #43	; 0x2b
 8012ec2:	d031      	beq.n	8012f28 <__gethex+0x12e>
 8012ec4:	2b2d      	cmp	r3, #45	; 0x2d
 8012ec6:	d033      	beq.n	8012f30 <__gethex+0x136>
 8012ec8:	1c71      	adds	r1, r6, #1
 8012eca:	f04f 0900 	mov.w	r9, #0
 8012ece:	7808      	ldrb	r0, [r1, #0]
 8012ed0:	f7ff ff7e 	bl	8012dd0 <__hexdig_fun>
 8012ed4:	1e43      	subs	r3, r0, #1
 8012ed6:	b2db      	uxtb	r3, r3
 8012ed8:	2b18      	cmp	r3, #24
 8012eda:	d831      	bhi.n	8012f40 <__gethex+0x146>
 8012edc:	f1a0 0210 	sub.w	r2, r0, #16
 8012ee0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8012ee4:	f7ff ff74 	bl	8012dd0 <__hexdig_fun>
 8012ee8:	1e43      	subs	r3, r0, #1
 8012eea:	b2db      	uxtb	r3, r3
 8012eec:	2b18      	cmp	r3, #24
 8012eee:	d922      	bls.n	8012f36 <__gethex+0x13c>
 8012ef0:	f1b9 0f00 	cmp.w	r9, #0
 8012ef4:	d000      	beq.n	8012ef8 <__gethex+0xfe>
 8012ef6:	4252      	negs	r2, r2
 8012ef8:	4414      	add	r4, r2
 8012efa:	f8ca 1000 	str.w	r1, [sl]
 8012efe:	b30d      	cbz	r5, 8012f44 <__gethex+0x14a>
 8012f00:	f1bb 0f00 	cmp.w	fp, #0
 8012f04:	bf0c      	ite	eq
 8012f06:	2706      	moveq	r7, #6
 8012f08:	2700      	movne	r7, #0
 8012f0a:	4638      	mov	r0, r7
 8012f0c:	b00b      	add	sp, #44	; 0x2c
 8012f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f12:	f10b 0b01 	add.w	fp, fp, #1
 8012f16:	e78a      	b.n	8012e2e <__gethex+0x34>
 8012f18:	2500      	movs	r5, #0
 8012f1a:	462c      	mov	r4, r5
 8012f1c:	e7ae      	b.n	8012e7c <__gethex+0x82>
 8012f1e:	463e      	mov	r6, r7
 8012f20:	2501      	movs	r5, #1
 8012f22:	e7c7      	b.n	8012eb4 <__gethex+0xba>
 8012f24:	4604      	mov	r4, r0
 8012f26:	e7fb      	b.n	8012f20 <__gethex+0x126>
 8012f28:	f04f 0900 	mov.w	r9, #0
 8012f2c:	1cb1      	adds	r1, r6, #2
 8012f2e:	e7ce      	b.n	8012ece <__gethex+0xd4>
 8012f30:	f04f 0901 	mov.w	r9, #1
 8012f34:	e7fa      	b.n	8012f2c <__gethex+0x132>
 8012f36:	230a      	movs	r3, #10
 8012f38:	fb03 0202 	mla	r2, r3, r2, r0
 8012f3c:	3a10      	subs	r2, #16
 8012f3e:	e7cf      	b.n	8012ee0 <__gethex+0xe6>
 8012f40:	4631      	mov	r1, r6
 8012f42:	e7da      	b.n	8012efa <__gethex+0x100>
 8012f44:	1bf3      	subs	r3, r6, r7
 8012f46:	3b01      	subs	r3, #1
 8012f48:	4629      	mov	r1, r5
 8012f4a:	2b07      	cmp	r3, #7
 8012f4c:	dc49      	bgt.n	8012fe2 <__gethex+0x1e8>
 8012f4e:	9802      	ldr	r0, [sp, #8]
 8012f50:	f000 fabc 	bl	80134cc <_Balloc>
 8012f54:	9b01      	ldr	r3, [sp, #4]
 8012f56:	f100 0914 	add.w	r9, r0, #20
 8012f5a:	f04f 0b00 	mov.w	fp, #0
 8012f5e:	f1c3 0301 	rsb	r3, r3, #1
 8012f62:	4605      	mov	r5, r0
 8012f64:	f8cd 9010 	str.w	r9, [sp, #16]
 8012f68:	46da      	mov	sl, fp
 8012f6a:	9308      	str	r3, [sp, #32]
 8012f6c:	42b7      	cmp	r7, r6
 8012f6e:	d33b      	bcc.n	8012fe8 <__gethex+0x1ee>
 8012f70:	9804      	ldr	r0, [sp, #16]
 8012f72:	f840 ab04 	str.w	sl, [r0], #4
 8012f76:	eba0 0009 	sub.w	r0, r0, r9
 8012f7a:	1080      	asrs	r0, r0, #2
 8012f7c:	6128      	str	r0, [r5, #16]
 8012f7e:	0147      	lsls	r7, r0, #5
 8012f80:	4650      	mov	r0, sl
 8012f82:	f000 fb67 	bl	8013654 <__hi0bits>
 8012f86:	f8d8 6000 	ldr.w	r6, [r8]
 8012f8a:	1a3f      	subs	r7, r7, r0
 8012f8c:	42b7      	cmp	r7, r6
 8012f8e:	dd64      	ble.n	801305a <__gethex+0x260>
 8012f90:	1bbf      	subs	r7, r7, r6
 8012f92:	4639      	mov	r1, r7
 8012f94:	4628      	mov	r0, r5
 8012f96:	f000 fe77 	bl	8013c88 <__any_on>
 8012f9a:	4682      	mov	sl, r0
 8012f9c:	b178      	cbz	r0, 8012fbe <__gethex+0x1c4>
 8012f9e:	1e7b      	subs	r3, r7, #1
 8012fa0:	1159      	asrs	r1, r3, #5
 8012fa2:	f003 021f 	and.w	r2, r3, #31
 8012fa6:	f04f 0a01 	mov.w	sl, #1
 8012faa:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012fae:	fa0a f202 	lsl.w	r2, sl, r2
 8012fb2:	420a      	tst	r2, r1
 8012fb4:	d003      	beq.n	8012fbe <__gethex+0x1c4>
 8012fb6:	4553      	cmp	r3, sl
 8012fb8:	dc46      	bgt.n	8013048 <__gethex+0x24e>
 8012fba:	f04f 0a02 	mov.w	sl, #2
 8012fbe:	4639      	mov	r1, r7
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	f7ff fecb 	bl	8012d5c <rshift>
 8012fc6:	443c      	add	r4, r7
 8012fc8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012fcc:	42a3      	cmp	r3, r4
 8012fce:	da52      	bge.n	8013076 <__gethex+0x27c>
 8012fd0:	4629      	mov	r1, r5
 8012fd2:	9802      	ldr	r0, [sp, #8]
 8012fd4:	f000 faae 	bl	8013534 <_Bfree>
 8012fd8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012fda:	2300      	movs	r3, #0
 8012fdc:	6013      	str	r3, [r2, #0]
 8012fde:	27a3      	movs	r7, #163	; 0xa3
 8012fe0:	e793      	b.n	8012f0a <__gethex+0x110>
 8012fe2:	3101      	adds	r1, #1
 8012fe4:	105b      	asrs	r3, r3, #1
 8012fe6:	e7b0      	b.n	8012f4a <__gethex+0x150>
 8012fe8:	1e73      	subs	r3, r6, #1
 8012fea:	9305      	str	r3, [sp, #20]
 8012fec:	9a07      	ldr	r2, [sp, #28]
 8012fee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012ff2:	4293      	cmp	r3, r2
 8012ff4:	d018      	beq.n	8013028 <__gethex+0x22e>
 8012ff6:	f1bb 0f20 	cmp.w	fp, #32
 8012ffa:	d107      	bne.n	801300c <__gethex+0x212>
 8012ffc:	9b04      	ldr	r3, [sp, #16]
 8012ffe:	f8c3 a000 	str.w	sl, [r3]
 8013002:	3304      	adds	r3, #4
 8013004:	f04f 0a00 	mov.w	sl, #0
 8013008:	9304      	str	r3, [sp, #16]
 801300a:	46d3      	mov	fp, sl
 801300c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8013010:	f7ff fede 	bl	8012dd0 <__hexdig_fun>
 8013014:	f000 000f 	and.w	r0, r0, #15
 8013018:	fa00 f00b 	lsl.w	r0, r0, fp
 801301c:	ea4a 0a00 	orr.w	sl, sl, r0
 8013020:	f10b 0b04 	add.w	fp, fp, #4
 8013024:	9b05      	ldr	r3, [sp, #20]
 8013026:	e00d      	b.n	8013044 <__gethex+0x24a>
 8013028:	9b05      	ldr	r3, [sp, #20]
 801302a:	9a08      	ldr	r2, [sp, #32]
 801302c:	4413      	add	r3, r2
 801302e:	42bb      	cmp	r3, r7
 8013030:	d3e1      	bcc.n	8012ff6 <__gethex+0x1fc>
 8013032:	4618      	mov	r0, r3
 8013034:	9a01      	ldr	r2, [sp, #4]
 8013036:	9903      	ldr	r1, [sp, #12]
 8013038:	9309      	str	r3, [sp, #36]	; 0x24
 801303a:	f001 f9e2 	bl	8014402 <strncmp>
 801303e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013040:	2800      	cmp	r0, #0
 8013042:	d1d8      	bne.n	8012ff6 <__gethex+0x1fc>
 8013044:	461e      	mov	r6, r3
 8013046:	e791      	b.n	8012f6c <__gethex+0x172>
 8013048:	1eb9      	subs	r1, r7, #2
 801304a:	4628      	mov	r0, r5
 801304c:	f000 fe1c 	bl	8013c88 <__any_on>
 8013050:	2800      	cmp	r0, #0
 8013052:	d0b2      	beq.n	8012fba <__gethex+0x1c0>
 8013054:	f04f 0a03 	mov.w	sl, #3
 8013058:	e7b1      	b.n	8012fbe <__gethex+0x1c4>
 801305a:	da09      	bge.n	8013070 <__gethex+0x276>
 801305c:	1bf7      	subs	r7, r6, r7
 801305e:	4629      	mov	r1, r5
 8013060:	463a      	mov	r2, r7
 8013062:	9802      	ldr	r0, [sp, #8]
 8013064:	f000 fc32 	bl	80138cc <__lshift>
 8013068:	1be4      	subs	r4, r4, r7
 801306a:	4605      	mov	r5, r0
 801306c:	f100 0914 	add.w	r9, r0, #20
 8013070:	f04f 0a00 	mov.w	sl, #0
 8013074:	e7a8      	b.n	8012fc8 <__gethex+0x1ce>
 8013076:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801307a:	42a0      	cmp	r0, r4
 801307c:	dd6a      	ble.n	8013154 <__gethex+0x35a>
 801307e:	1b04      	subs	r4, r0, r4
 8013080:	42a6      	cmp	r6, r4
 8013082:	dc2e      	bgt.n	80130e2 <__gethex+0x2e8>
 8013084:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013088:	2b02      	cmp	r3, #2
 801308a:	d022      	beq.n	80130d2 <__gethex+0x2d8>
 801308c:	2b03      	cmp	r3, #3
 801308e:	d024      	beq.n	80130da <__gethex+0x2e0>
 8013090:	2b01      	cmp	r3, #1
 8013092:	d115      	bne.n	80130c0 <__gethex+0x2c6>
 8013094:	42a6      	cmp	r6, r4
 8013096:	d113      	bne.n	80130c0 <__gethex+0x2c6>
 8013098:	2e01      	cmp	r6, #1
 801309a:	dc0b      	bgt.n	80130b4 <__gethex+0x2ba>
 801309c:	9a06      	ldr	r2, [sp, #24]
 801309e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80130a2:	6013      	str	r3, [r2, #0]
 80130a4:	2301      	movs	r3, #1
 80130a6:	612b      	str	r3, [r5, #16]
 80130a8:	f8c9 3000 	str.w	r3, [r9]
 80130ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80130ae:	2762      	movs	r7, #98	; 0x62
 80130b0:	601d      	str	r5, [r3, #0]
 80130b2:	e72a      	b.n	8012f0a <__gethex+0x110>
 80130b4:	1e71      	subs	r1, r6, #1
 80130b6:	4628      	mov	r0, r5
 80130b8:	f000 fde6 	bl	8013c88 <__any_on>
 80130bc:	2800      	cmp	r0, #0
 80130be:	d1ed      	bne.n	801309c <__gethex+0x2a2>
 80130c0:	4629      	mov	r1, r5
 80130c2:	9802      	ldr	r0, [sp, #8]
 80130c4:	f000 fa36 	bl	8013534 <_Bfree>
 80130c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80130ca:	2300      	movs	r3, #0
 80130cc:	6013      	str	r3, [r2, #0]
 80130ce:	2750      	movs	r7, #80	; 0x50
 80130d0:	e71b      	b.n	8012f0a <__gethex+0x110>
 80130d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d0e1      	beq.n	801309c <__gethex+0x2a2>
 80130d8:	e7f2      	b.n	80130c0 <__gethex+0x2c6>
 80130da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d1dd      	bne.n	801309c <__gethex+0x2a2>
 80130e0:	e7ee      	b.n	80130c0 <__gethex+0x2c6>
 80130e2:	1e67      	subs	r7, r4, #1
 80130e4:	f1ba 0f00 	cmp.w	sl, #0
 80130e8:	d131      	bne.n	801314e <__gethex+0x354>
 80130ea:	b127      	cbz	r7, 80130f6 <__gethex+0x2fc>
 80130ec:	4639      	mov	r1, r7
 80130ee:	4628      	mov	r0, r5
 80130f0:	f000 fdca 	bl	8013c88 <__any_on>
 80130f4:	4682      	mov	sl, r0
 80130f6:	117a      	asrs	r2, r7, #5
 80130f8:	2301      	movs	r3, #1
 80130fa:	f007 071f 	and.w	r7, r7, #31
 80130fe:	fa03 f707 	lsl.w	r7, r3, r7
 8013102:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8013106:	4621      	mov	r1, r4
 8013108:	421f      	tst	r7, r3
 801310a:	4628      	mov	r0, r5
 801310c:	bf18      	it	ne
 801310e:	f04a 0a02 	orrne.w	sl, sl, #2
 8013112:	1b36      	subs	r6, r6, r4
 8013114:	f7ff fe22 	bl	8012d5c <rshift>
 8013118:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801311c:	2702      	movs	r7, #2
 801311e:	f1ba 0f00 	cmp.w	sl, #0
 8013122:	d048      	beq.n	80131b6 <__gethex+0x3bc>
 8013124:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013128:	2b02      	cmp	r3, #2
 801312a:	d015      	beq.n	8013158 <__gethex+0x35e>
 801312c:	2b03      	cmp	r3, #3
 801312e:	d017      	beq.n	8013160 <__gethex+0x366>
 8013130:	2b01      	cmp	r3, #1
 8013132:	d109      	bne.n	8013148 <__gethex+0x34e>
 8013134:	f01a 0f02 	tst.w	sl, #2
 8013138:	d006      	beq.n	8013148 <__gethex+0x34e>
 801313a:	f8d9 3000 	ldr.w	r3, [r9]
 801313e:	ea4a 0a03 	orr.w	sl, sl, r3
 8013142:	f01a 0f01 	tst.w	sl, #1
 8013146:	d10e      	bne.n	8013166 <__gethex+0x36c>
 8013148:	f047 0710 	orr.w	r7, r7, #16
 801314c:	e033      	b.n	80131b6 <__gethex+0x3bc>
 801314e:	f04f 0a01 	mov.w	sl, #1
 8013152:	e7d0      	b.n	80130f6 <__gethex+0x2fc>
 8013154:	2701      	movs	r7, #1
 8013156:	e7e2      	b.n	801311e <__gethex+0x324>
 8013158:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801315a:	f1c3 0301 	rsb	r3, r3, #1
 801315e:	9315      	str	r3, [sp, #84]	; 0x54
 8013160:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013162:	2b00      	cmp	r3, #0
 8013164:	d0f0      	beq.n	8013148 <__gethex+0x34e>
 8013166:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801316a:	f105 0314 	add.w	r3, r5, #20
 801316e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8013172:	eb03 010a 	add.w	r1, r3, sl
 8013176:	f04f 0c00 	mov.w	ip, #0
 801317a:	4618      	mov	r0, r3
 801317c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013180:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013184:	d01c      	beq.n	80131c0 <__gethex+0x3c6>
 8013186:	3201      	adds	r2, #1
 8013188:	6002      	str	r2, [r0, #0]
 801318a:	2f02      	cmp	r7, #2
 801318c:	f105 0314 	add.w	r3, r5, #20
 8013190:	d138      	bne.n	8013204 <__gethex+0x40a>
 8013192:	f8d8 2000 	ldr.w	r2, [r8]
 8013196:	3a01      	subs	r2, #1
 8013198:	42b2      	cmp	r2, r6
 801319a:	d10a      	bne.n	80131b2 <__gethex+0x3b8>
 801319c:	1171      	asrs	r1, r6, #5
 801319e:	2201      	movs	r2, #1
 80131a0:	f006 061f 	and.w	r6, r6, #31
 80131a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80131a8:	fa02 f606 	lsl.w	r6, r2, r6
 80131ac:	421e      	tst	r6, r3
 80131ae:	bf18      	it	ne
 80131b0:	4617      	movne	r7, r2
 80131b2:	f047 0720 	orr.w	r7, r7, #32
 80131b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80131b8:	601d      	str	r5, [r3, #0]
 80131ba:	9b06      	ldr	r3, [sp, #24]
 80131bc:	601c      	str	r4, [r3, #0]
 80131be:	e6a4      	b.n	8012f0a <__gethex+0x110>
 80131c0:	4299      	cmp	r1, r3
 80131c2:	f843 cc04 	str.w	ip, [r3, #-4]
 80131c6:	d8d8      	bhi.n	801317a <__gethex+0x380>
 80131c8:	68ab      	ldr	r3, [r5, #8]
 80131ca:	4599      	cmp	r9, r3
 80131cc:	db12      	blt.n	80131f4 <__gethex+0x3fa>
 80131ce:	6869      	ldr	r1, [r5, #4]
 80131d0:	9802      	ldr	r0, [sp, #8]
 80131d2:	3101      	adds	r1, #1
 80131d4:	f000 f97a 	bl	80134cc <_Balloc>
 80131d8:	692a      	ldr	r2, [r5, #16]
 80131da:	3202      	adds	r2, #2
 80131dc:	f105 010c 	add.w	r1, r5, #12
 80131e0:	4683      	mov	fp, r0
 80131e2:	0092      	lsls	r2, r2, #2
 80131e4:	300c      	adds	r0, #12
 80131e6:	f7fc ff75 	bl	80100d4 <memcpy>
 80131ea:	4629      	mov	r1, r5
 80131ec:	9802      	ldr	r0, [sp, #8]
 80131ee:	f000 f9a1 	bl	8013534 <_Bfree>
 80131f2:	465d      	mov	r5, fp
 80131f4:	692b      	ldr	r3, [r5, #16]
 80131f6:	1c5a      	adds	r2, r3, #1
 80131f8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80131fc:	612a      	str	r2, [r5, #16]
 80131fe:	2201      	movs	r2, #1
 8013200:	615a      	str	r2, [r3, #20]
 8013202:	e7c2      	b.n	801318a <__gethex+0x390>
 8013204:	692a      	ldr	r2, [r5, #16]
 8013206:	454a      	cmp	r2, r9
 8013208:	dd0b      	ble.n	8013222 <__gethex+0x428>
 801320a:	2101      	movs	r1, #1
 801320c:	4628      	mov	r0, r5
 801320e:	f7ff fda5 	bl	8012d5c <rshift>
 8013212:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013216:	3401      	adds	r4, #1
 8013218:	42a3      	cmp	r3, r4
 801321a:	f6ff aed9 	blt.w	8012fd0 <__gethex+0x1d6>
 801321e:	2701      	movs	r7, #1
 8013220:	e7c7      	b.n	80131b2 <__gethex+0x3b8>
 8013222:	f016 061f 	ands.w	r6, r6, #31
 8013226:	d0fa      	beq.n	801321e <__gethex+0x424>
 8013228:	449a      	add	sl, r3
 801322a:	f1c6 0620 	rsb	r6, r6, #32
 801322e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8013232:	f000 fa0f 	bl	8013654 <__hi0bits>
 8013236:	42b0      	cmp	r0, r6
 8013238:	dbe7      	blt.n	801320a <__gethex+0x410>
 801323a:	e7f0      	b.n	801321e <__gethex+0x424>

0801323c <L_shift>:
 801323c:	f1c2 0208 	rsb	r2, r2, #8
 8013240:	0092      	lsls	r2, r2, #2
 8013242:	b570      	push	{r4, r5, r6, lr}
 8013244:	f1c2 0620 	rsb	r6, r2, #32
 8013248:	6843      	ldr	r3, [r0, #4]
 801324a:	6804      	ldr	r4, [r0, #0]
 801324c:	fa03 f506 	lsl.w	r5, r3, r6
 8013250:	432c      	orrs	r4, r5
 8013252:	40d3      	lsrs	r3, r2
 8013254:	6004      	str	r4, [r0, #0]
 8013256:	f840 3f04 	str.w	r3, [r0, #4]!
 801325a:	4288      	cmp	r0, r1
 801325c:	d3f4      	bcc.n	8013248 <L_shift+0xc>
 801325e:	bd70      	pop	{r4, r5, r6, pc}

08013260 <__match>:
 8013260:	b530      	push	{r4, r5, lr}
 8013262:	6803      	ldr	r3, [r0, #0]
 8013264:	3301      	adds	r3, #1
 8013266:	f811 4b01 	ldrb.w	r4, [r1], #1
 801326a:	b914      	cbnz	r4, 8013272 <__match+0x12>
 801326c:	6003      	str	r3, [r0, #0]
 801326e:	2001      	movs	r0, #1
 8013270:	bd30      	pop	{r4, r5, pc}
 8013272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013276:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801327a:	2d19      	cmp	r5, #25
 801327c:	bf98      	it	ls
 801327e:	3220      	addls	r2, #32
 8013280:	42a2      	cmp	r2, r4
 8013282:	d0f0      	beq.n	8013266 <__match+0x6>
 8013284:	2000      	movs	r0, #0
 8013286:	e7f3      	b.n	8013270 <__match+0x10>

08013288 <__hexnan>:
 8013288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801328c:	680b      	ldr	r3, [r1, #0]
 801328e:	6801      	ldr	r1, [r0, #0]
 8013290:	115f      	asrs	r7, r3, #5
 8013292:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8013296:	f013 031f 	ands.w	r3, r3, #31
 801329a:	b087      	sub	sp, #28
 801329c:	bf18      	it	ne
 801329e:	3704      	addne	r7, #4
 80132a0:	2500      	movs	r5, #0
 80132a2:	1f3e      	subs	r6, r7, #4
 80132a4:	4682      	mov	sl, r0
 80132a6:	4690      	mov	r8, r2
 80132a8:	9301      	str	r3, [sp, #4]
 80132aa:	f847 5c04 	str.w	r5, [r7, #-4]
 80132ae:	46b1      	mov	r9, r6
 80132b0:	4634      	mov	r4, r6
 80132b2:	9502      	str	r5, [sp, #8]
 80132b4:	46ab      	mov	fp, r5
 80132b6:	784a      	ldrb	r2, [r1, #1]
 80132b8:	1c4b      	adds	r3, r1, #1
 80132ba:	9303      	str	r3, [sp, #12]
 80132bc:	b342      	cbz	r2, 8013310 <__hexnan+0x88>
 80132be:	4610      	mov	r0, r2
 80132c0:	9105      	str	r1, [sp, #20]
 80132c2:	9204      	str	r2, [sp, #16]
 80132c4:	f7ff fd84 	bl	8012dd0 <__hexdig_fun>
 80132c8:	2800      	cmp	r0, #0
 80132ca:	d143      	bne.n	8013354 <__hexnan+0xcc>
 80132cc:	9a04      	ldr	r2, [sp, #16]
 80132ce:	9905      	ldr	r1, [sp, #20]
 80132d0:	2a20      	cmp	r2, #32
 80132d2:	d818      	bhi.n	8013306 <__hexnan+0x7e>
 80132d4:	9b02      	ldr	r3, [sp, #8]
 80132d6:	459b      	cmp	fp, r3
 80132d8:	dd13      	ble.n	8013302 <__hexnan+0x7a>
 80132da:	454c      	cmp	r4, r9
 80132dc:	d206      	bcs.n	80132ec <__hexnan+0x64>
 80132de:	2d07      	cmp	r5, #7
 80132e0:	dc04      	bgt.n	80132ec <__hexnan+0x64>
 80132e2:	462a      	mov	r2, r5
 80132e4:	4649      	mov	r1, r9
 80132e6:	4620      	mov	r0, r4
 80132e8:	f7ff ffa8 	bl	801323c <L_shift>
 80132ec:	4544      	cmp	r4, r8
 80132ee:	d944      	bls.n	801337a <__hexnan+0xf2>
 80132f0:	2300      	movs	r3, #0
 80132f2:	f1a4 0904 	sub.w	r9, r4, #4
 80132f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80132fa:	f8cd b008 	str.w	fp, [sp, #8]
 80132fe:	464c      	mov	r4, r9
 8013300:	461d      	mov	r5, r3
 8013302:	9903      	ldr	r1, [sp, #12]
 8013304:	e7d7      	b.n	80132b6 <__hexnan+0x2e>
 8013306:	2a29      	cmp	r2, #41	; 0x29
 8013308:	d14a      	bne.n	80133a0 <__hexnan+0x118>
 801330a:	3102      	adds	r1, #2
 801330c:	f8ca 1000 	str.w	r1, [sl]
 8013310:	f1bb 0f00 	cmp.w	fp, #0
 8013314:	d044      	beq.n	80133a0 <__hexnan+0x118>
 8013316:	454c      	cmp	r4, r9
 8013318:	d206      	bcs.n	8013328 <__hexnan+0xa0>
 801331a:	2d07      	cmp	r5, #7
 801331c:	dc04      	bgt.n	8013328 <__hexnan+0xa0>
 801331e:	462a      	mov	r2, r5
 8013320:	4649      	mov	r1, r9
 8013322:	4620      	mov	r0, r4
 8013324:	f7ff ff8a 	bl	801323c <L_shift>
 8013328:	4544      	cmp	r4, r8
 801332a:	d928      	bls.n	801337e <__hexnan+0xf6>
 801332c:	4643      	mov	r3, r8
 801332e:	f854 2b04 	ldr.w	r2, [r4], #4
 8013332:	f843 2b04 	str.w	r2, [r3], #4
 8013336:	42a6      	cmp	r6, r4
 8013338:	d2f9      	bcs.n	801332e <__hexnan+0xa6>
 801333a:	2200      	movs	r2, #0
 801333c:	f843 2b04 	str.w	r2, [r3], #4
 8013340:	429e      	cmp	r6, r3
 8013342:	d2fb      	bcs.n	801333c <__hexnan+0xb4>
 8013344:	6833      	ldr	r3, [r6, #0]
 8013346:	b91b      	cbnz	r3, 8013350 <__hexnan+0xc8>
 8013348:	4546      	cmp	r6, r8
 801334a:	d127      	bne.n	801339c <__hexnan+0x114>
 801334c:	2301      	movs	r3, #1
 801334e:	6033      	str	r3, [r6, #0]
 8013350:	2005      	movs	r0, #5
 8013352:	e026      	b.n	80133a2 <__hexnan+0x11a>
 8013354:	3501      	adds	r5, #1
 8013356:	2d08      	cmp	r5, #8
 8013358:	f10b 0b01 	add.w	fp, fp, #1
 801335c:	dd06      	ble.n	801336c <__hexnan+0xe4>
 801335e:	4544      	cmp	r4, r8
 8013360:	d9cf      	bls.n	8013302 <__hexnan+0x7a>
 8013362:	2300      	movs	r3, #0
 8013364:	f844 3c04 	str.w	r3, [r4, #-4]
 8013368:	2501      	movs	r5, #1
 801336a:	3c04      	subs	r4, #4
 801336c:	6822      	ldr	r2, [r4, #0]
 801336e:	f000 000f 	and.w	r0, r0, #15
 8013372:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013376:	6020      	str	r0, [r4, #0]
 8013378:	e7c3      	b.n	8013302 <__hexnan+0x7a>
 801337a:	2508      	movs	r5, #8
 801337c:	e7c1      	b.n	8013302 <__hexnan+0x7a>
 801337e:	9b01      	ldr	r3, [sp, #4]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d0df      	beq.n	8013344 <__hexnan+0xbc>
 8013384:	f04f 32ff 	mov.w	r2, #4294967295
 8013388:	f1c3 0320 	rsb	r3, r3, #32
 801338c:	fa22 f303 	lsr.w	r3, r2, r3
 8013390:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8013394:	401a      	ands	r2, r3
 8013396:	f847 2c04 	str.w	r2, [r7, #-4]
 801339a:	e7d3      	b.n	8013344 <__hexnan+0xbc>
 801339c:	3e04      	subs	r6, #4
 801339e:	e7d1      	b.n	8013344 <__hexnan+0xbc>
 80133a0:	2004      	movs	r0, #4
 80133a2:	b007      	add	sp, #28
 80133a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080133a8 <__locale_ctype_ptr_l>:
 80133a8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80133ac:	4770      	bx	lr

080133ae <__localeconv_l>:
 80133ae:	30f0      	adds	r0, #240	; 0xf0
 80133b0:	4770      	bx	lr
	...

080133b4 <_localeconv_r>:
 80133b4:	4b04      	ldr	r3, [pc, #16]	; (80133c8 <_localeconv_r+0x14>)
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	6a18      	ldr	r0, [r3, #32]
 80133ba:	4b04      	ldr	r3, [pc, #16]	; (80133cc <_localeconv_r+0x18>)
 80133bc:	2800      	cmp	r0, #0
 80133be:	bf08      	it	eq
 80133c0:	4618      	moveq	r0, r3
 80133c2:	30f0      	adds	r0, #240	; 0xf0
 80133c4:	4770      	bx	lr
 80133c6:	bf00      	nop
 80133c8:	20000018 	.word	0x20000018
 80133cc:	2000007c 	.word	0x2000007c

080133d0 <__swhatbuf_r>:
 80133d0:	b570      	push	{r4, r5, r6, lr}
 80133d2:	460e      	mov	r6, r1
 80133d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80133d8:	2900      	cmp	r1, #0
 80133da:	b096      	sub	sp, #88	; 0x58
 80133dc:	4614      	mov	r4, r2
 80133de:	461d      	mov	r5, r3
 80133e0:	da07      	bge.n	80133f2 <__swhatbuf_r+0x22>
 80133e2:	2300      	movs	r3, #0
 80133e4:	602b      	str	r3, [r5, #0]
 80133e6:	89b3      	ldrh	r3, [r6, #12]
 80133e8:	061a      	lsls	r2, r3, #24
 80133ea:	d410      	bmi.n	801340e <__swhatbuf_r+0x3e>
 80133ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80133f0:	e00e      	b.n	8013410 <__swhatbuf_r+0x40>
 80133f2:	466a      	mov	r2, sp
 80133f4:	f001 f846 	bl	8014484 <_fstat_r>
 80133f8:	2800      	cmp	r0, #0
 80133fa:	dbf2      	blt.n	80133e2 <__swhatbuf_r+0x12>
 80133fc:	9a01      	ldr	r2, [sp, #4]
 80133fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013402:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013406:	425a      	negs	r2, r3
 8013408:	415a      	adcs	r2, r3
 801340a:	602a      	str	r2, [r5, #0]
 801340c:	e7ee      	b.n	80133ec <__swhatbuf_r+0x1c>
 801340e:	2340      	movs	r3, #64	; 0x40
 8013410:	2000      	movs	r0, #0
 8013412:	6023      	str	r3, [r4, #0]
 8013414:	b016      	add	sp, #88	; 0x58
 8013416:	bd70      	pop	{r4, r5, r6, pc}

08013418 <__smakebuf_r>:
 8013418:	898b      	ldrh	r3, [r1, #12]
 801341a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801341c:	079d      	lsls	r5, r3, #30
 801341e:	4606      	mov	r6, r0
 8013420:	460c      	mov	r4, r1
 8013422:	d507      	bpl.n	8013434 <__smakebuf_r+0x1c>
 8013424:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013428:	6023      	str	r3, [r4, #0]
 801342a:	6123      	str	r3, [r4, #16]
 801342c:	2301      	movs	r3, #1
 801342e:	6163      	str	r3, [r4, #20]
 8013430:	b002      	add	sp, #8
 8013432:	bd70      	pop	{r4, r5, r6, pc}
 8013434:	ab01      	add	r3, sp, #4
 8013436:	466a      	mov	r2, sp
 8013438:	f7ff ffca 	bl	80133d0 <__swhatbuf_r>
 801343c:	9900      	ldr	r1, [sp, #0]
 801343e:	4605      	mov	r5, r0
 8013440:	4630      	mov	r0, r6
 8013442:	f000 fc9f 	bl	8013d84 <_malloc_r>
 8013446:	b948      	cbnz	r0, 801345c <__smakebuf_r+0x44>
 8013448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801344c:	059a      	lsls	r2, r3, #22
 801344e:	d4ef      	bmi.n	8013430 <__smakebuf_r+0x18>
 8013450:	f023 0303 	bic.w	r3, r3, #3
 8013454:	f043 0302 	orr.w	r3, r3, #2
 8013458:	81a3      	strh	r3, [r4, #12]
 801345a:	e7e3      	b.n	8013424 <__smakebuf_r+0xc>
 801345c:	4b0d      	ldr	r3, [pc, #52]	; (8013494 <__smakebuf_r+0x7c>)
 801345e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013460:	89a3      	ldrh	r3, [r4, #12]
 8013462:	6020      	str	r0, [r4, #0]
 8013464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013468:	81a3      	strh	r3, [r4, #12]
 801346a:	9b00      	ldr	r3, [sp, #0]
 801346c:	6163      	str	r3, [r4, #20]
 801346e:	9b01      	ldr	r3, [sp, #4]
 8013470:	6120      	str	r0, [r4, #16]
 8013472:	b15b      	cbz	r3, 801348c <__smakebuf_r+0x74>
 8013474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013478:	4630      	mov	r0, r6
 801347a:	f001 f815 	bl	80144a8 <_isatty_r>
 801347e:	b128      	cbz	r0, 801348c <__smakebuf_r+0x74>
 8013480:	89a3      	ldrh	r3, [r4, #12]
 8013482:	f023 0303 	bic.w	r3, r3, #3
 8013486:	f043 0301 	orr.w	r3, r3, #1
 801348a:	81a3      	strh	r3, [r4, #12]
 801348c:	89a3      	ldrh	r3, [r4, #12]
 801348e:	431d      	orrs	r5, r3
 8013490:	81a5      	strh	r5, [r4, #12]
 8013492:	e7cd      	b.n	8013430 <__smakebuf_r+0x18>
 8013494:	08012c11 	.word	0x08012c11

08013498 <malloc>:
 8013498:	4b02      	ldr	r3, [pc, #8]	; (80134a4 <malloc+0xc>)
 801349a:	4601      	mov	r1, r0
 801349c:	6818      	ldr	r0, [r3, #0]
 801349e:	f000 bc71 	b.w	8013d84 <_malloc_r>
 80134a2:	bf00      	nop
 80134a4:	20000018 	.word	0x20000018

080134a8 <__ascii_mbtowc>:
 80134a8:	b082      	sub	sp, #8
 80134aa:	b901      	cbnz	r1, 80134ae <__ascii_mbtowc+0x6>
 80134ac:	a901      	add	r1, sp, #4
 80134ae:	b142      	cbz	r2, 80134c2 <__ascii_mbtowc+0x1a>
 80134b0:	b14b      	cbz	r3, 80134c6 <__ascii_mbtowc+0x1e>
 80134b2:	7813      	ldrb	r3, [r2, #0]
 80134b4:	600b      	str	r3, [r1, #0]
 80134b6:	7812      	ldrb	r2, [r2, #0]
 80134b8:	1c10      	adds	r0, r2, #0
 80134ba:	bf18      	it	ne
 80134bc:	2001      	movne	r0, #1
 80134be:	b002      	add	sp, #8
 80134c0:	4770      	bx	lr
 80134c2:	4610      	mov	r0, r2
 80134c4:	e7fb      	b.n	80134be <__ascii_mbtowc+0x16>
 80134c6:	f06f 0001 	mvn.w	r0, #1
 80134ca:	e7f8      	b.n	80134be <__ascii_mbtowc+0x16>

080134cc <_Balloc>:
 80134cc:	b570      	push	{r4, r5, r6, lr}
 80134ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80134d0:	4604      	mov	r4, r0
 80134d2:	460e      	mov	r6, r1
 80134d4:	b93d      	cbnz	r5, 80134e6 <_Balloc+0x1a>
 80134d6:	2010      	movs	r0, #16
 80134d8:	f7ff ffde 	bl	8013498 <malloc>
 80134dc:	6260      	str	r0, [r4, #36]	; 0x24
 80134de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80134e2:	6005      	str	r5, [r0, #0]
 80134e4:	60c5      	str	r5, [r0, #12]
 80134e6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80134e8:	68eb      	ldr	r3, [r5, #12]
 80134ea:	b183      	cbz	r3, 801350e <_Balloc+0x42>
 80134ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80134ee:	68db      	ldr	r3, [r3, #12]
 80134f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80134f4:	b9b8      	cbnz	r0, 8013526 <_Balloc+0x5a>
 80134f6:	2101      	movs	r1, #1
 80134f8:	fa01 f506 	lsl.w	r5, r1, r6
 80134fc:	1d6a      	adds	r2, r5, #5
 80134fe:	0092      	lsls	r2, r2, #2
 8013500:	4620      	mov	r0, r4
 8013502:	f000 fbe2 	bl	8013cca <_calloc_r>
 8013506:	b160      	cbz	r0, 8013522 <_Balloc+0x56>
 8013508:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801350c:	e00e      	b.n	801352c <_Balloc+0x60>
 801350e:	2221      	movs	r2, #33	; 0x21
 8013510:	2104      	movs	r1, #4
 8013512:	4620      	mov	r0, r4
 8013514:	f000 fbd9 	bl	8013cca <_calloc_r>
 8013518:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801351a:	60e8      	str	r0, [r5, #12]
 801351c:	68db      	ldr	r3, [r3, #12]
 801351e:	2b00      	cmp	r3, #0
 8013520:	d1e4      	bne.n	80134ec <_Balloc+0x20>
 8013522:	2000      	movs	r0, #0
 8013524:	bd70      	pop	{r4, r5, r6, pc}
 8013526:	6802      	ldr	r2, [r0, #0]
 8013528:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801352c:	2300      	movs	r3, #0
 801352e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013532:	e7f7      	b.n	8013524 <_Balloc+0x58>

08013534 <_Bfree>:
 8013534:	b570      	push	{r4, r5, r6, lr}
 8013536:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013538:	4606      	mov	r6, r0
 801353a:	460d      	mov	r5, r1
 801353c:	b93c      	cbnz	r4, 801354e <_Bfree+0x1a>
 801353e:	2010      	movs	r0, #16
 8013540:	f7ff ffaa 	bl	8013498 <malloc>
 8013544:	6270      	str	r0, [r6, #36]	; 0x24
 8013546:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801354a:	6004      	str	r4, [r0, #0]
 801354c:	60c4      	str	r4, [r0, #12]
 801354e:	b13d      	cbz	r5, 8013560 <_Bfree+0x2c>
 8013550:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013552:	686a      	ldr	r2, [r5, #4]
 8013554:	68db      	ldr	r3, [r3, #12]
 8013556:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801355a:	6029      	str	r1, [r5, #0]
 801355c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013560:	bd70      	pop	{r4, r5, r6, pc}

08013562 <__multadd>:
 8013562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013566:	690d      	ldr	r5, [r1, #16]
 8013568:	461f      	mov	r7, r3
 801356a:	4606      	mov	r6, r0
 801356c:	460c      	mov	r4, r1
 801356e:	f101 0c14 	add.w	ip, r1, #20
 8013572:	2300      	movs	r3, #0
 8013574:	f8dc 0000 	ldr.w	r0, [ip]
 8013578:	b281      	uxth	r1, r0
 801357a:	fb02 7101 	mla	r1, r2, r1, r7
 801357e:	0c0f      	lsrs	r7, r1, #16
 8013580:	0c00      	lsrs	r0, r0, #16
 8013582:	fb02 7000 	mla	r0, r2, r0, r7
 8013586:	b289      	uxth	r1, r1
 8013588:	3301      	adds	r3, #1
 801358a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801358e:	429d      	cmp	r5, r3
 8013590:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8013594:	f84c 1b04 	str.w	r1, [ip], #4
 8013598:	dcec      	bgt.n	8013574 <__multadd+0x12>
 801359a:	b1d7      	cbz	r7, 80135d2 <__multadd+0x70>
 801359c:	68a3      	ldr	r3, [r4, #8]
 801359e:	42ab      	cmp	r3, r5
 80135a0:	dc12      	bgt.n	80135c8 <__multadd+0x66>
 80135a2:	6861      	ldr	r1, [r4, #4]
 80135a4:	4630      	mov	r0, r6
 80135a6:	3101      	adds	r1, #1
 80135a8:	f7ff ff90 	bl	80134cc <_Balloc>
 80135ac:	6922      	ldr	r2, [r4, #16]
 80135ae:	3202      	adds	r2, #2
 80135b0:	f104 010c 	add.w	r1, r4, #12
 80135b4:	4680      	mov	r8, r0
 80135b6:	0092      	lsls	r2, r2, #2
 80135b8:	300c      	adds	r0, #12
 80135ba:	f7fc fd8b 	bl	80100d4 <memcpy>
 80135be:	4621      	mov	r1, r4
 80135c0:	4630      	mov	r0, r6
 80135c2:	f7ff ffb7 	bl	8013534 <_Bfree>
 80135c6:	4644      	mov	r4, r8
 80135c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80135cc:	3501      	adds	r5, #1
 80135ce:	615f      	str	r7, [r3, #20]
 80135d0:	6125      	str	r5, [r4, #16]
 80135d2:	4620      	mov	r0, r4
 80135d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080135d8 <__s2b>:
 80135d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135dc:	460c      	mov	r4, r1
 80135de:	4615      	mov	r5, r2
 80135e0:	461f      	mov	r7, r3
 80135e2:	2209      	movs	r2, #9
 80135e4:	3308      	adds	r3, #8
 80135e6:	4606      	mov	r6, r0
 80135e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80135ec:	2100      	movs	r1, #0
 80135ee:	2201      	movs	r2, #1
 80135f0:	429a      	cmp	r2, r3
 80135f2:	db20      	blt.n	8013636 <__s2b+0x5e>
 80135f4:	4630      	mov	r0, r6
 80135f6:	f7ff ff69 	bl	80134cc <_Balloc>
 80135fa:	9b08      	ldr	r3, [sp, #32]
 80135fc:	6143      	str	r3, [r0, #20]
 80135fe:	2d09      	cmp	r5, #9
 8013600:	f04f 0301 	mov.w	r3, #1
 8013604:	6103      	str	r3, [r0, #16]
 8013606:	dd19      	ble.n	801363c <__s2b+0x64>
 8013608:	f104 0809 	add.w	r8, r4, #9
 801360c:	46c1      	mov	r9, r8
 801360e:	442c      	add	r4, r5
 8013610:	f819 3b01 	ldrb.w	r3, [r9], #1
 8013614:	4601      	mov	r1, r0
 8013616:	3b30      	subs	r3, #48	; 0x30
 8013618:	220a      	movs	r2, #10
 801361a:	4630      	mov	r0, r6
 801361c:	f7ff ffa1 	bl	8013562 <__multadd>
 8013620:	45a1      	cmp	r9, r4
 8013622:	d1f5      	bne.n	8013610 <__s2b+0x38>
 8013624:	eb08 0405 	add.w	r4, r8, r5
 8013628:	3c08      	subs	r4, #8
 801362a:	1b2d      	subs	r5, r5, r4
 801362c:	1963      	adds	r3, r4, r5
 801362e:	42bb      	cmp	r3, r7
 8013630:	db07      	blt.n	8013642 <__s2b+0x6a>
 8013632:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013636:	0052      	lsls	r2, r2, #1
 8013638:	3101      	adds	r1, #1
 801363a:	e7d9      	b.n	80135f0 <__s2b+0x18>
 801363c:	340a      	adds	r4, #10
 801363e:	2509      	movs	r5, #9
 8013640:	e7f3      	b.n	801362a <__s2b+0x52>
 8013642:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013646:	4601      	mov	r1, r0
 8013648:	3b30      	subs	r3, #48	; 0x30
 801364a:	220a      	movs	r2, #10
 801364c:	4630      	mov	r0, r6
 801364e:	f7ff ff88 	bl	8013562 <__multadd>
 8013652:	e7eb      	b.n	801362c <__s2b+0x54>

08013654 <__hi0bits>:
 8013654:	0c02      	lsrs	r2, r0, #16
 8013656:	0412      	lsls	r2, r2, #16
 8013658:	4603      	mov	r3, r0
 801365a:	b9b2      	cbnz	r2, 801368a <__hi0bits+0x36>
 801365c:	0403      	lsls	r3, r0, #16
 801365e:	2010      	movs	r0, #16
 8013660:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013664:	bf04      	itt	eq
 8013666:	021b      	lsleq	r3, r3, #8
 8013668:	3008      	addeq	r0, #8
 801366a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801366e:	bf04      	itt	eq
 8013670:	011b      	lsleq	r3, r3, #4
 8013672:	3004      	addeq	r0, #4
 8013674:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013678:	bf04      	itt	eq
 801367a:	009b      	lsleq	r3, r3, #2
 801367c:	3002      	addeq	r0, #2
 801367e:	2b00      	cmp	r3, #0
 8013680:	db06      	blt.n	8013690 <__hi0bits+0x3c>
 8013682:	005b      	lsls	r3, r3, #1
 8013684:	d503      	bpl.n	801368e <__hi0bits+0x3a>
 8013686:	3001      	adds	r0, #1
 8013688:	4770      	bx	lr
 801368a:	2000      	movs	r0, #0
 801368c:	e7e8      	b.n	8013660 <__hi0bits+0xc>
 801368e:	2020      	movs	r0, #32
 8013690:	4770      	bx	lr

08013692 <__lo0bits>:
 8013692:	6803      	ldr	r3, [r0, #0]
 8013694:	f013 0207 	ands.w	r2, r3, #7
 8013698:	4601      	mov	r1, r0
 801369a:	d00b      	beq.n	80136b4 <__lo0bits+0x22>
 801369c:	07da      	lsls	r2, r3, #31
 801369e:	d423      	bmi.n	80136e8 <__lo0bits+0x56>
 80136a0:	0798      	lsls	r0, r3, #30
 80136a2:	bf49      	itett	mi
 80136a4:	085b      	lsrmi	r3, r3, #1
 80136a6:	089b      	lsrpl	r3, r3, #2
 80136a8:	2001      	movmi	r0, #1
 80136aa:	600b      	strmi	r3, [r1, #0]
 80136ac:	bf5c      	itt	pl
 80136ae:	600b      	strpl	r3, [r1, #0]
 80136b0:	2002      	movpl	r0, #2
 80136b2:	4770      	bx	lr
 80136b4:	b298      	uxth	r0, r3
 80136b6:	b9a8      	cbnz	r0, 80136e4 <__lo0bits+0x52>
 80136b8:	0c1b      	lsrs	r3, r3, #16
 80136ba:	2010      	movs	r0, #16
 80136bc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80136c0:	bf04      	itt	eq
 80136c2:	0a1b      	lsreq	r3, r3, #8
 80136c4:	3008      	addeq	r0, #8
 80136c6:	071a      	lsls	r2, r3, #28
 80136c8:	bf04      	itt	eq
 80136ca:	091b      	lsreq	r3, r3, #4
 80136cc:	3004      	addeq	r0, #4
 80136ce:	079a      	lsls	r2, r3, #30
 80136d0:	bf04      	itt	eq
 80136d2:	089b      	lsreq	r3, r3, #2
 80136d4:	3002      	addeq	r0, #2
 80136d6:	07da      	lsls	r2, r3, #31
 80136d8:	d402      	bmi.n	80136e0 <__lo0bits+0x4e>
 80136da:	085b      	lsrs	r3, r3, #1
 80136dc:	d006      	beq.n	80136ec <__lo0bits+0x5a>
 80136de:	3001      	adds	r0, #1
 80136e0:	600b      	str	r3, [r1, #0]
 80136e2:	4770      	bx	lr
 80136e4:	4610      	mov	r0, r2
 80136e6:	e7e9      	b.n	80136bc <__lo0bits+0x2a>
 80136e8:	2000      	movs	r0, #0
 80136ea:	4770      	bx	lr
 80136ec:	2020      	movs	r0, #32
 80136ee:	4770      	bx	lr

080136f0 <__i2b>:
 80136f0:	b510      	push	{r4, lr}
 80136f2:	460c      	mov	r4, r1
 80136f4:	2101      	movs	r1, #1
 80136f6:	f7ff fee9 	bl	80134cc <_Balloc>
 80136fa:	2201      	movs	r2, #1
 80136fc:	6144      	str	r4, [r0, #20]
 80136fe:	6102      	str	r2, [r0, #16]
 8013700:	bd10      	pop	{r4, pc}

08013702 <__multiply>:
 8013702:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013706:	4614      	mov	r4, r2
 8013708:	690a      	ldr	r2, [r1, #16]
 801370a:	6923      	ldr	r3, [r4, #16]
 801370c:	429a      	cmp	r2, r3
 801370e:	bfb8      	it	lt
 8013710:	460b      	movlt	r3, r1
 8013712:	4688      	mov	r8, r1
 8013714:	bfbc      	itt	lt
 8013716:	46a0      	movlt	r8, r4
 8013718:	461c      	movlt	r4, r3
 801371a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801371e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8013722:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013726:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801372a:	eb07 0609 	add.w	r6, r7, r9
 801372e:	42b3      	cmp	r3, r6
 8013730:	bfb8      	it	lt
 8013732:	3101      	addlt	r1, #1
 8013734:	f7ff feca 	bl	80134cc <_Balloc>
 8013738:	f100 0514 	add.w	r5, r0, #20
 801373c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8013740:	462b      	mov	r3, r5
 8013742:	2200      	movs	r2, #0
 8013744:	4573      	cmp	r3, lr
 8013746:	d316      	bcc.n	8013776 <__multiply+0x74>
 8013748:	f104 0214 	add.w	r2, r4, #20
 801374c:	f108 0114 	add.w	r1, r8, #20
 8013750:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8013754:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013758:	9300      	str	r3, [sp, #0]
 801375a:	9b00      	ldr	r3, [sp, #0]
 801375c:	9201      	str	r2, [sp, #4]
 801375e:	4293      	cmp	r3, r2
 8013760:	d80c      	bhi.n	801377c <__multiply+0x7a>
 8013762:	2e00      	cmp	r6, #0
 8013764:	dd03      	ble.n	801376e <__multiply+0x6c>
 8013766:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801376a:	2b00      	cmp	r3, #0
 801376c:	d05d      	beq.n	801382a <__multiply+0x128>
 801376e:	6106      	str	r6, [r0, #16]
 8013770:	b003      	add	sp, #12
 8013772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013776:	f843 2b04 	str.w	r2, [r3], #4
 801377a:	e7e3      	b.n	8013744 <__multiply+0x42>
 801377c:	f8b2 b000 	ldrh.w	fp, [r2]
 8013780:	f1bb 0f00 	cmp.w	fp, #0
 8013784:	d023      	beq.n	80137ce <__multiply+0xcc>
 8013786:	4689      	mov	r9, r1
 8013788:	46ac      	mov	ip, r5
 801378a:	f04f 0800 	mov.w	r8, #0
 801378e:	f859 4b04 	ldr.w	r4, [r9], #4
 8013792:	f8dc a000 	ldr.w	sl, [ip]
 8013796:	b2a3      	uxth	r3, r4
 8013798:	fa1f fa8a 	uxth.w	sl, sl
 801379c:	fb0b a303 	mla	r3, fp, r3, sl
 80137a0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80137a4:	f8dc 4000 	ldr.w	r4, [ip]
 80137a8:	4443      	add	r3, r8
 80137aa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80137ae:	fb0b 840a 	mla	r4, fp, sl, r8
 80137b2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80137b6:	46e2      	mov	sl, ip
 80137b8:	b29b      	uxth	r3, r3
 80137ba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80137be:	454f      	cmp	r7, r9
 80137c0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80137c4:	f84a 3b04 	str.w	r3, [sl], #4
 80137c8:	d82b      	bhi.n	8013822 <__multiply+0x120>
 80137ca:	f8cc 8004 	str.w	r8, [ip, #4]
 80137ce:	9b01      	ldr	r3, [sp, #4]
 80137d0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80137d4:	3204      	adds	r2, #4
 80137d6:	f1ba 0f00 	cmp.w	sl, #0
 80137da:	d020      	beq.n	801381e <__multiply+0x11c>
 80137dc:	682b      	ldr	r3, [r5, #0]
 80137de:	4689      	mov	r9, r1
 80137e0:	46a8      	mov	r8, r5
 80137e2:	f04f 0b00 	mov.w	fp, #0
 80137e6:	f8b9 c000 	ldrh.w	ip, [r9]
 80137ea:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80137ee:	fb0a 440c 	mla	r4, sl, ip, r4
 80137f2:	445c      	add	r4, fp
 80137f4:	46c4      	mov	ip, r8
 80137f6:	b29b      	uxth	r3, r3
 80137f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80137fc:	f84c 3b04 	str.w	r3, [ip], #4
 8013800:	f859 3b04 	ldr.w	r3, [r9], #4
 8013804:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8013808:	0c1b      	lsrs	r3, r3, #16
 801380a:	fb0a b303 	mla	r3, sl, r3, fp
 801380e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8013812:	454f      	cmp	r7, r9
 8013814:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8013818:	d805      	bhi.n	8013826 <__multiply+0x124>
 801381a:	f8c8 3004 	str.w	r3, [r8, #4]
 801381e:	3504      	adds	r5, #4
 8013820:	e79b      	b.n	801375a <__multiply+0x58>
 8013822:	46d4      	mov	ip, sl
 8013824:	e7b3      	b.n	801378e <__multiply+0x8c>
 8013826:	46e0      	mov	r8, ip
 8013828:	e7dd      	b.n	80137e6 <__multiply+0xe4>
 801382a:	3e01      	subs	r6, #1
 801382c:	e799      	b.n	8013762 <__multiply+0x60>
	...

08013830 <__pow5mult>:
 8013830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013834:	4615      	mov	r5, r2
 8013836:	f012 0203 	ands.w	r2, r2, #3
 801383a:	4606      	mov	r6, r0
 801383c:	460f      	mov	r7, r1
 801383e:	d007      	beq.n	8013850 <__pow5mult+0x20>
 8013840:	3a01      	subs	r2, #1
 8013842:	4c21      	ldr	r4, [pc, #132]	; (80138c8 <__pow5mult+0x98>)
 8013844:	2300      	movs	r3, #0
 8013846:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801384a:	f7ff fe8a 	bl	8013562 <__multadd>
 801384e:	4607      	mov	r7, r0
 8013850:	10ad      	asrs	r5, r5, #2
 8013852:	d035      	beq.n	80138c0 <__pow5mult+0x90>
 8013854:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013856:	b93c      	cbnz	r4, 8013868 <__pow5mult+0x38>
 8013858:	2010      	movs	r0, #16
 801385a:	f7ff fe1d 	bl	8013498 <malloc>
 801385e:	6270      	str	r0, [r6, #36]	; 0x24
 8013860:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013864:	6004      	str	r4, [r0, #0]
 8013866:	60c4      	str	r4, [r0, #12]
 8013868:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801386c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013870:	b94c      	cbnz	r4, 8013886 <__pow5mult+0x56>
 8013872:	f240 2171 	movw	r1, #625	; 0x271
 8013876:	4630      	mov	r0, r6
 8013878:	f7ff ff3a 	bl	80136f0 <__i2b>
 801387c:	2300      	movs	r3, #0
 801387e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013882:	4604      	mov	r4, r0
 8013884:	6003      	str	r3, [r0, #0]
 8013886:	f04f 0800 	mov.w	r8, #0
 801388a:	07eb      	lsls	r3, r5, #31
 801388c:	d50a      	bpl.n	80138a4 <__pow5mult+0x74>
 801388e:	4639      	mov	r1, r7
 8013890:	4622      	mov	r2, r4
 8013892:	4630      	mov	r0, r6
 8013894:	f7ff ff35 	bl	8013702 <__multiply>
 8013898:	4639      	mov	r1, r7
 801389a:	4681      	mov	r9, r0
 801389c:	4630      	mov	r0, r6
 801389e:	f7ff fe49 	bl	8013534 <_Bfree>
 80138a2:	464f      	mov	r7, r9
 80138a4:	106d      	asrs	r5, r5, #1
 80138a6:	d00b      	beq.n	80138c0 <__pow5mult+0x90>
 80138a8:	6820      	ldr	r0, [r4, #0]
 80138aa:	b938      	cbnz	r0, 80138bc <__pow5mult+0x8c>
 80138ac:	4622      	mov	r2, r4
 80138ae:	4621      	mov	r1, r4
 80138b0:	4630      	mov	r0, r6
 80138b2:	f7ff ff26 	bl	8013702 <__multiply>
 80138b6:	6020      	str	r0, [r4, #0]
 80138b8:	f8c0 8000 	str.w	r8, [r0]
 80138bc:	4604      	mov	r4, r0
 80138be:	e7e4      	b.n	801388a <__pow5mult+0x5a>
 80138c0:	4638      	mov	r0, r7
 80138c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138c6:	bf00      	nop
 80138c8:	08014848 	.word	0x08014848

080138cc <__lshift>:
 80138cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138d0:	460c      	mov	r4, r1
 80138d2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80138d6:	6923      	ldr	r3, [r4, #16]
 80138d8:	6849      	ldr	r1, [r1, #4]
 80138da:	eb0a 0903 	add.w	r9, sl, r3
 80138de:	68a3      	ldr	r3, [r4, #8]
 80138e0:	4607      	mov	r7, r0
 80138e2:	4616      	mov	r6, r2
 80138e4:	f109 0501 	add.w	r5, r9, #1
 80138e8:	42ab      	cmp	r3, r5
 80138ea:	db32      	blt.n	8013952 <__lshift+0x86>
 80138ec:	4638      	mov	r0, r7
 80138ee:	f7ff fded 	bl	80134cc <_Balloc>
 80138f2:	2300      	movs	r3, #0
 80138f4:	4680      	mov	r8, r0
 80138f6:	f100 0114 	add.w	r1, r0, #20
 80138fa:	461a      	mov	r2, r3
 80138fc:	4553      	cmp	r3, sl
 80138fe:	db2b      	blt.n	8013958 <__lshift+0x8c>
 8013900:	6920      	ldr	r0, [r4, #16]
 8013902:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013906:	f104 0314 	add.w	r3, r4, #20
 801390a:	f016 021f 	ands.w	r2, r6, #31
 801390e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013912:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013916:	d025      	beq.n	8013964 <__lshift+0x98>
 8013918:	f1c2 0e20 	rsb	lr, r2, #32
 801391c:	2000      	movs	r0, #0
 801391e:	681e      	ldr	r6, [r3, #0]
 8013920:	468a      	mov	sl, r1
 8013922:	4096      	lsls	r6, r2
 8013924:	4330      	orrs	r0, r6
 8013926:	f84a 0b04 	str.w	r0, [sl], #4
 801392a:	f853 0b04 	ldr.w	r0, [r3], #4
 801392e:	459c      	cmp	ip, r3
 8013930:	fa20 f00e 	lsr.w	r0, r0, lr
 8013934:	d814      	bhi.n	8013960 <__lshift+0x94>
 8013936:	6048      	str	r0, [r1, #4]
 8013938:	b108      	cbz	r0, 801393e <__lshift+0x72>
 801393a:	f109 0502 	add.w	r5, r9, #2
 801393e:	3d01      	subs	r5, #1
 8013940:	4638      	mov	r0, r7
 8013942:	f8c8 5010 	str.w	r5, [r8, #16]
 8013946:	4621      	mov	r1, r4
 8013948:	f7ff fdf4 	bl	8013534 <_Bfree>
 801394c:	4640      	mov	r0, r8
 801394e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013952:	3101      	adds	r1, #1
 8013954:	005b      	lsls	r3, r3, #1
 8013956:	e7c7      	b.n	80138e8 <__lshift+0x1c>
 8013958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801395c:	3301      	adds	r3, #1
 801395e:	e7cd      	b.n	80138fc <__lshift+0x30>
 8013960:	4651      	mov	r1, sl
 8013962:	e7dc      	b.n	801391e <__lshift+0x52>
 8013964:	3904      	subs	r1, #4
 8013966:	f853 2b04 	ldr.w	r2, [r3], #4
 801396a:	f841 2f04 	str.w	r2, [r1, #4]!
 801396e:	459c      	cmp	ip, r3
 8013970:	d8f9      	bhi.n	8013966 <__lshift+0x9a>
 8013972:	e7e4      	b.n	801393e <__lshift+0x72>

08013974 <__mcmp>:
 8013974:	6903      	ldr	r3, [r0, #16]
 8013976:	690a      	ldr	r2, [r1, #16]
 8013978:	1a9b      	subs	r3, r3, r2
 801397a:	b530      	push	{r4, r5, lr}
 801397c:	d10c      	bne.n	8013998 <__mcmp+0x24>
 801397e:	0092      	lsls	r2, r2, #2
 8013980:	3014      	adds	r0, #20
 8013982:	3114      	adds	r1, #20
 8013984:	1884      	adds	r4, r0, r2
 8013986:	4411      	add	r1, r2
 8013988:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801398c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013990:	4295      	cmp	r5, r2
 8013992:	d003      	beq.n	801399c <__mcmp+0x28>
 8013994:	d305      	bcc.n	80139a2 <__mcmp+0x2e>
 8013996:	2301      	movs	r3, #1
 8013998:	4618      	mov	r0, r3
 801399a:	bd30      	pop	{r4, r5, pc}
 801399c:	42a0      	cmp	r0, r4
 801399e:	d3f3      	bcc.n	8013988 <__mcmp+0x14>
 80139a0:	e7fa      	b.n	8013998 <__mcmp+0x24>
 80139a2:	f04f 33ff 	mov.w	r3, #4294967295
 80139a6:	e7f7      	b.n	8013998 <__mcmp+0x24>

080139a8 <__mdiff>:
 80139a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139ac:	460d      	mov	r5, r1
 80139ae:	4607      	mov	r7, r0
 80139b0:	4611      	mov	r1, r2
 80139b2:	4628      	mov	r0, r5
 80139b4:	4614      	mov	r4, r2
 80139b6:	f7ff ffdd 	bl	8013974 <__mcmp>
 80139ba:	1e06      	subs	r6, r0, #0
 80139bc:	d108      	bne.n	80139d0 <__mdiff+0x28>
 80139be:	4631      	mov	r1, r6
 80139c0:	4638      	mov	r0, r7
 80139c2:	f7ff fd83 	bl	80134cc <_Balloc>
 80139c6:	2301      	movs	r3, #1
 80139c8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80139cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139d0:	bfa4      	itt	ge
 80139d2:	4623      	movge	r3, r4
 80139d4:	462c      	movge	r4, r5
 80139d6:	4638      	mov	r0, r7
 80139d8:	6861      	ldr	r1, [r4, #4]
 80139da:	bfa6      	itte	ge
 80139dc:	461d      	movge	r5, r3
 80139de:	2600      	movge	r6, #0
 80139e0:	2601      	movlt	r6, #1
 80139e2:	f7ff fd73 	bl	80134cc <_Balloc>
 80139e6:	692b      	ldr	r3, [r5, #16]
 80139e8:	60c6      	str	r6, [r0, #12]
 80139ea:	6926      	ldr	r6, [r4, #16]
 80139ec:	f105 0914 	add.w	r9, r5, #20
 80139f0:	f104 0214 	add.w	r2, r4, #20
 80139f4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80139f8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80139fc:	f100 0514 	add.w	r5, r0, #20
 8013a00:	f04f 0e00 	mov.w	lr, #0
 8013a04:	f852 ab04 	ldr.w	sl, [r2], #4
 8013a08:	f859 4b04 	ldr.w	r4, [r9], #4
 8013a0c:	fa1e f18a 	uxtah	r1, lr, sl
 8013a10:	b2a3      	uxth	r3, r4
 8013a12:	1ac9      	subs	r1, r1, r3
 8013a14:	0c23      	lsrs	r3, r4, #16
 8013a16:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013a1a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013a1e:	b289      	uxth	r1, r1
 8013a20:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8013a24:	45c8      	cmp	r8, r9
 8013a26:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013a2a:	4694      	mov	ip, r2
 8013a2c:	f845 3b04 	str.w	r3, [r5], #4
 8013a30:	d8e8      	bhi.n	8013a04 <__mdiff+0x5c>
 8013a32:	45bc      	cmp	ip, r7
 8013a34:	d304      	bcc.n	8013a40 <__mdiff+0x98>
 8013a36:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013a3a:	b183      	cbz	r3, 8013a5e <__mdiff+0xb6>
 8013a3c:	6106      	str	r6, [r0, #16]
 8013a3e:	e7c5      	b.n	80139cc <__mdiff+0x24>
 8013a40:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013a44:	fa1e f381 	uxtah	r3, lr, r1
 8013a48:	141a      	asrs	r2, r3, #16
 8013a4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013a4e:	b29b      	uxth	r3, r3
 8013a50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a54:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8013a58:	f845 3b04 	str.w	r3, [r5], #4
 8013a5c:	e7e9      	b.n	8013a32 <__mdiff+0x8a>
 8013a5e:	3e01      	subs	r6, #1
 8013a60:	e7e9      	b.n	8013a36 <__mdiff+0x8e>
	...

08013a64 <__ulp>:
 8013a64:	4b12      	ldr	r3, [pc, #72]	; (8013ab0 <__ulp+0x4c>)
 8013a66:	ee10 2a90 	vmov	r2, s1
 8013a6a:	401a      	ands	r2, r3
 8013a6c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	dd04      	ble.n	8013a7e <__ulp+0x1a>
 8013a74:	2000      	movs	r0, #0
 8013a76:	4619      	mov	r1, r3
 8013a78:	ec41 0b10 	vmov	d0, r0, r1
 8013a7c:	4770      	bx	lr
 8013a7e:	425b      	negs	r3, r3
 8013a80:	151b      	asrs	r3, r3, #20
 8013a82:	2b13      	cmp	r3, #19
 8013a84:	f04f 0000 	mov.w	r0, #0
 8013a88:	f04f 0100 	mov.w	r1, #0
 8013a8c:	dc04      	bgt.n	8013a98 <__ulp+0x34>
 8013a8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013a92:	fa42 f103 	asr.w	r1, r2, r3
 8013a96:	e7ef      	b.n	8013a78 <__ulp+0x14>
 8013a98:	3b14      	subs	r3, #20
 8013a9a:	2b1e      	cmp	r3, #30
 8013a9c:	f04f 0201 	mov.w	r2, #1
 8013aa0:	bfda      	itte	le
 8013aa2:	f1c3 031f 	rsble	r3, r3, #31
 8013aa6:	fa02 f303 	lslle.w	r3, r2, r3
 8013aaa:	4613      	movgt	r3, r2
 8013aac:	4618      	mov	r0, r3
 8013aae:	e7e3      	b.n	8013a78 <__ulp+0x14>
 8013ab0:	7ff00000 	.word	0x7ff00000

08013ab4 <__b2d>:
 8013ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ab6:	6905      	ldr	r5, [r0, #16]
 8013ab8:	f100 0714 	add.w	r7, r0, #20
 8013abc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8013ac0:	1f2e      	subs	r6, r5, #4
 8013ac2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8013ac6:	4620      	mov	r0, r4
 8013ac8:	f7ff fdc4 	bl	8013654 <__hi0bits>
 8013acc:	f1c0 0320 	rsb	r3, r0, #32
 8013ad0:	280a      	cmp	r0, #10
 8013ad2:	600b      	str	r3, [r1, #0]
 8013ad4:	f8df c074 	ldr.w	ip, [pc, #116]	; 8013b4c <__b2d+0x98>
 8013ad8:	dc14      	bgt.n	8013b04 <__b2d+0x50>
 8013ada:	f1c0 0e0b 	rsb	lr, r0, #11
 8013ade:	fa24 f10e 	lsr.w	r1, r4, lr
 8013ae2:	42b7      	cmp	r7, r6
 8013ae4:	ea41 030c 	orr.w	r3, r1, ip
 8013ae8:	bf34      	ite	cc
 8013aea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013aee:	2100      	movcs	r1, #0
 8013af0:	3015      	adds	r0, #21
 8013af2:	fa04 f000 	lsl.w	r0, r4, r0
 8013af6:	fa21 f10e 	lsr.w	r1, r1, lr
 8013afa:	ea40 0201 	orr.w	r2, r0, r1
 8013afe:	ec43 2b10 	vmov	d0, r2, r3
 8013b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b04:	42b7      	cmp	r7, r6
 8013b06:	bf3a      	itte	cc
 8013b08:	f1a5 0608 	subcc.w	r6, r5, #8
 8013b0c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013b10:	2100      	movcs	r1, #0
 8013b12:	380b      	subs	r0, #11
 8013b14:	d015      	beq.n	8013b42 <__b2d+0x8e>
 8013b16:	4084      	lsls	r4, r0
 8013b18:	f1c0 0520 	rsb	r5, r0, #32
 8013b1c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8013b20:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8013b24:	42be      	cmp	r6, r7
 8013b26:	fa21 fc05 	lsr.w	ip, r1, r5
 8013b2a:	ea44 030c 	orr.w	r3, r4, ip
 8013b2e:	bf8c      	ite	hi
 8013b30:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8013b34:	2400      	movls	r4, #0
 8013b36:	fa01 f000 	lsl.w	r0, r1, r0
 8013b3a:	40ec      	lsrs	r4, r5
 8013b3c:	ea40 0204 	orr.w	r2, r0, r4
 8013b40:	e7dd      	b.n	8013afe <__b2d+0x4a>
 8013b42:	ea44 030c 	orr.w	r3, r4, ip
 8013b46:	460a      	mov	r2, r1
 8013b48:	e7d9      	b.n	8013afe <__b2d+0x4a>
 8013b4a:	bf00      	nop
 8013b4c:	3ff00000 	.word	0x3ff00000

08013b50 <__d2b>:
 8013b50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013b54:	460e      	mov	r6, r1
 8013b56:	2101      	movs	r1, #1
 8013b58:	ec59 8b10 	vmov	r8, r9, d0
 8013b5c:	4615      	mov	r5, r2
 8013b5e:	f7ff fcb5 	bl	80134cc <_Balloc>
 8013b62:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8013b66:	4607      	mov	r7, r0
 8013b68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b6c:	bb34      	cbnz	r4, 8013bbc <__d2b+0x6c>
 8013b6e:	9301      	str	r3, [sp, #4]
 8013b70:	f1b8 0300 	subs.w	r3, r8, #0
 8013b74:	d027      	beq.n	8013bc6 <__d2b+0x76>
 8013b76:	a802      	add	r0, sp, #8
 8013b78:	f840 3d08 	str.w	r3, [r0, #-8]!
 8013b7c:	f7ff fd89 	bl	8013692 <__lo0bits>
 8013b80:	9900      	ldr	r1, [sp, #0]
 8013b82:	b1f0      	cbz	r0, 8013bc2 <__d2b+0x72>
 8013b84:	9a01      	ldr	r2, [sp, #4]
 8013b86:	f1c0 0320 	rsb	r3, r0, #32
 8013b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8013b8e:	430b      	orrs	r3, r1
 8013b90:	40c2      	lsrs	r2, r0
 8013b92:	617b      	str	r3, [r7, #20]
 8013b94:	9201      	str	r2, [sp, #4]
 8013b96:	9b01      	ldr	r3, [sp, #4]
 8013b98:	61bb      	str	r3, [r7, #24]
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	bf14      	ite	ne
 8013b9e:	2102      	movne	r1, #2
 8013ba0:	2101      	moveq	r1, #1
 8013ba2:	6139      	str	r1, [r7, #16]
 8013ba4:	b1c4      	cbz	r4, 8013bd8 <__d2b+0x88>
 8013ba6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013baa:	4404      	add	r4, r0
 8013bac:	6034      	str	r4, [r6, #0]
 8013bae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013bb2:	6028      	str	r0, [r5, #0]
 8013bb4:	4638      	mov	r0, r7
 8013bb6:	b003      	add	sp, #12
 8013bb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013bbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013bc0:	e7d5      	b.n	8013b6e <__d2b+0x1e>
 8013bc2:	6179      	str	r1, [r7, #20]
 8013bc4:	e7e7      	b.n	8013b96 <__d2b+0x46>
 8013bc6:	a801      	add	r0, sp, #4
 8013bc8:	f7ff fd63 	bl	8013692 <__lo0bits>
 8013bcc:	9b01      	ldr	r3, [sp, #4]
 8013bce:	617b      	str	r3, [r7, #20]
 8013bd0:	2101      	movs	r1, #1
 8013bd2:	6139      	str	r1, [r7, #16]
 8013bd4:	3020      	adds	r0, #32
 8013bd6:	e7e5      	b.n	8013ba4 <__d2b+0x54>
 8013bd8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8013bdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013be0:	6030      	str	r0, [r6, #0]
 8013be2:	6918      	ldr	r0, [r3, #16]
 8013be4:	f7ff fd36 	bl	8013654 <__hi0bits>
 8013be8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8013bec:	e7e1      	b.n	8013bb2 <__d2b+0x62>

08013bee <__ratio>:
 8013bee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bf2:	4688      	mov	r8, r1
 8013bf4:	4669      	mov	r1, sp
 8013bf6:	4681      	mov	r9, r0
 8013bf8:	f7ff ff5c 	bl	8013ab4 <__b2d>
 8013bfc:	a901      	add	r1, sp, #4
 8013bfe:	4640      	mov	r0, r8
 8013c00:	ec57 6b10 	vmov	r6, r7, d0
 8013c04:	f7ff ff56 	bl	8013ab4 <__b2d>
 8013c08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013c0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013c10:	eba3 0c02 	sub.w	ip, r3, r2
 8013c14:	e9dd 3200 	ldrd	r3, r2, [sp]
 8013c18:	1a9b      	subs	r3, r3, r2
 8013c1a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013c1e:	ec5b ab10 	vmov	sl, fp, d0
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	bfce      	itee	gt
 8013c26:	463a      	movgt	r2, r7
 8013c28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013c2c:	465a      	movle	r2, fp
 8013c2e:	4659      	mov	r1, fp
 8013c30:	463d      	mov	r5, r7
 8013c32:	bfd4      	ite	le
 8013c34:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8013c38:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8013c3c:	4630      	mov	r0, r6
 8013c3e:	ee10 2a10 	vmov	r2, s0
 8013c42:	460b      	mov	r3, r1
 8013c44:	4629      	mov	r1, r5
 8013c46:	f7f4 fd39 	bl	80086bc <__aeabi_ddiv>
 8013c4a:	ec41 0b10 	vmov	d0, r0, r1
 8013c4e:	b003      	add	sp, #12
 8013c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013c54 <__copybits>:
 8013c54:	3901      	subs	r1, #1
 8013c56:	b510      	push	{r4, lr}
 8013c58:	1149      	asrs	r1, r1, #5
 8013c5a:	6914      	ldr	r4, [r2, #16]
 8013c5c:	3101      	adds	r1, #1
 8013c5e:	f102 0314 	add.w	r3, r2, #20
 8013c62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013c66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013c6a:	42a3      	cmp	r3, r4
 8013c6c:	4602      	mov	r2, r0
 8013c6e:	d303      	bcc.n	8013c78 <__copybits+0x24>
 8013c70:	2300      	movs	r3, #0
 8013c72:	428a      	cmp	r2, r1
 8013c74:	d305      	bcc.n	8013c82 <__copybits+0x2e>
 8013c76:	bd10      	pop	{r4, pc}
 8013c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c7c:	f840 2b04 	str.w	r2, [r0], #4
 8013c80:	e7f3      	b.n	8013c6a <__copybits+0x16>
 8013c82:	f842 3b04 	str.w	r3, [r2], #4
 8013c86:	e7f4      	b.n	8013c72 <__copybits+0x1e>

08013c88 <__any_on>:
 8013c88:	f100 0214 	add.w	r2, r0, #20
 8013c8c:	6900      	ldr	r0, [r0, #16]
 8013c8e:	114b      	asrs	r3, r1, #5
 8013c90:	4298      	cmp	r0, r3
 8013c92:	b510      	push	{r4, lr}
 8013c94:	db11      	blt.n	8013cba <__any_on+0x32>
 8013c96:	dd0a      	ble.n	8013cae <__any_on+0x26>
 8013c98:	f011 011f 	ands.w	r1, r1, #31
 8013c9c:	d007      	beq.n	8013cae <__any_on+0x26>
 8013c9e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013ca2:	fa24 f001 	lsr.w	r0, r4, r1
 8013ca6:	fa00 f101 	lsl.w	r1, r0, r1
 8013caa:	428c      	cmp	r4, r1
 8013cac:	d10b      	bne.n	8013cc6 <__any_on+0x3e>
 8013cae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013cb2:	4293      	cmp	r3, r2
 8013cb4:	d803      	bhi.n	8013cbe <__any_on+0x36>
 8013cb6:	2000      	movs	r0, #0
 8013cb8:	bd10      	pop	{r4, pc}
 8013cba:	4603      	mov	r3, r0
 8013cbc:	e7f7      	b.n	8013cae <__any_on+0x26>
 8013cbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013cc2:	2900      	cmp	r1, #0
 8013cc4:	d0f5      	beq.n	8013cb2 <__any_on+0x2a>
 8013cc6:	2001      	movs	r0, #1
 8013cc8:	e7f6      	b.n	8013cb8 <__any_on+0x30>

08013cca <_calloc_r>:
 8013cca:	b538      	push	{r3, r4, r5, lr}
 8013ccc:	fb02 f401 	mul.w	r4, r2, r1
 8013cd0:	4621      	mov	r1, r4
 8013cd2:	f000 f857 	bl	8013d84 <_malloc_r>
 8013cd6:	4605      	mov	r5, r0
 8013cd8:	b118      	cbz	r0, 8013ce2 <_calloc_r+0x18>
 8013cda:	4622      	mov	r2, r4
 8013cdc:	2100      	movs	r1, #0
 8013cde:	f7fc fa04 	bl	80100ea <memset>
 8013ce2:	4628      	mov	r0, r5
 8013ce4:	bd38      	pop	{r3, r4, r5, pc}
	...

08013ce8 <_free_r>:
 8013ce8:	b538      	push	{r3, r4, r5, lr}
 8013cea:	4605      	mov	r5, r0
 8013cec:	2900      	cmp	r1, #0
 8013cee:	d045      	beq.n	8013d7c <_free_r+0x94>
 8013cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cf4:	1f0c      	subs	r4, r1, #4
 8013cf6:	2b00      	cmp	r3, #0
 8013cf8:	bfb8      	it	lt
 8013cfa:	18e4      	addlt	r4, r4, r3
 8013cfc:	f000 fc0f 	bl	801451e <__malloc_lock>
 8013d00:	4a1f      	ldr	r2, [pc, #124]	; (8013d80 <_free_r+0x98>)
 8013d02:	6813      	ldr	r3, [r2, #0]
 8013d04:	4610      	mov	r0, r2
 8013d06:	b933      	cbnz	r3, 8013d16 <_free_r+0x2e>
 8013d08:	6063      	str	r3, [r4, #4]
 8013d0a:	6014      	str	r4, [r2, #0]
 8013d0c:	4628      	mov	r0, r5
 8013d0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013d12:	f000 bc05 	b.w	8014520 <__malloc_unlock>
 8013d16:	42a3      	cmp	r3, r4
 8013d18:	d90c      	bls.n	8013d34 <_free_r+0x4c>
 8013d1a:	6821      	ldr	r1, [r4, #0]
 8013d1c:	1862      	adds	r2, r4, r1
 8013d1e:	4293      	cmp	r3, r2
 8013d20:	bf04      	itt	eq
 8013d22:	681a      	ldreq	r2, [r3, #0]
 8013d24:	685b      	ldreq	r3, [r3, #4]
 8013d26:	6063      	str	r3, [r4, #4]
 8013d28:	bf04      	itt	eq
 8013d2a:	1852      	addeq	r2, r2, r1
 8013d2c:	6022      	streq	r2, [r4, #0]
 8013d2e:	6004      	str	r4, [r0, #0]
 8013d30:	e7ec      	b.n	8013d0c <_free_r+0x24>
 8013d32:	4613      	mov	r3, r2
 8013d34:	685a      	ldr	r2, [r3, #4]
 8013d36:	b10a      	cbz	r2, 8013d3c <_free_r+0x54>
 8013d38:	42a2      	cmp	r2, r4
 8013d3a:	d9fa      	bls.n	8013d32 <_free_r+0x4a>
 8013d3c:	6819      	ldr	r1, [r3, #0]
 8013d3e:	1858      	adds	r0, r3, r1
 8013d40:	42a0      	cmp	r0, r4
 8013d42:	d10b      	bne.n	8013d5c <_free_r+0x74>
 8013d44:	6820      	ldr	r0, [r4, #0]
 8013d46:	4401      	add	r1, r0
 8013d48:	1858      	adds	r0, r3, r1
 8013d4a:	4282      	cmp	r2, r0
 8013d4c:	6019      	str	r1, [r3, #0]
 8013d4e:	d1dd      	bne.n	8013d0c <_free_r+0x24>
 8013d50:	6810      	ldr	r0, [r2, #0]
 8013d52:	6852      	ldr	r2, [r2, #4]
 8013d54:	605a      	str	r2, [r3, #4]
 8013d56:	4401      	add	r1, r0
 8013d58:	6019      	str	r1, [r3, #0]
 8013d5a:	e7d7      	b.n	8013d0c <_free_r+0x24>
 8013d5c:	d902      	bls.n	8013d64 <_free_r+0x7c>
 8013d5e:	230c      	movs	r3, #12
 8013d60:	602b      	str	r3, [r5, #0]
 8013d62:	e7d3      	b.n	8013d0c <_free_r+0x24>
 8013d64:	6820      	ldr	r0, [r4, #0]
 8013d66:	1821      	adds	r1, r4, r0
 8013d68:	428a      	cmp	r2, r1
 8013d6a:	bf04      	itt	eq
 8013d6c:	6811      	ldreq	r1, [r2, #0]
 8013d6e:	6852      	ldreq	r2, [r2, #4]
 8013d70:	6062      	str	r2, [r4, #4]
 8013d72:	bf04      	itt	eq
 8013d74:	1809      	addeq	r1, r1, r0
 8013d76:	6021      	streq	r1, [r4, #0]
 8013d78:	605c      	str	r4, [r3, #4]
 8013d7a:	e7c7      	b.n	8013d0c <_free_r+0x24>
 8013d7c:	bd38      	pop	{r3, r4, r5, pc}
 8013d7e:	bf00      	nop
 8013d80:	20012088 	.word	0x20012088

08013d84 <_malloc_r>:
 8013d84:	b570      	push	{r4, r5, r6, lr}
 8013d86:	1ccd      	adds	r5, r1, #3
 8013d88:	f025 0503 	bic.w	r5, r5, #3
 8013d8c:	3508      	adds	r5, #8
 8013d8e:	2d0c      	cmp	r5, #12
 8013d90:	bf38      	it	cc
 8013d92:	250c      	movcc	r5, #12
 8013d94:	2d00      	cmp	r5, #0
 8013d96:	4606      	mov	r6, r0
 8013d98:	db01      	blt.n	8013d9e <_malloc_r+0x1a>
 8013d9a:	42a9      	cmp	r1, r5
 8013d9c:	d903      	bls.n	8013da6 <_malloc_r+0x22>
 8013d9e:	230c      	movs	r3, #12
 8013da0:	6033      	str	r3, [r6, #0]
 8013da2:	2000      	movs	r0, #0
 8013da4:	bd70      	pop	{r4, r5, r6, pc}
 8013da6:	f000 fbba 	bl	801451e <__malloc_lock>
 8013daa:	4a21      	ldr	r2, [pc, #132]	; (8013e30 <_malloc_r+0xac>)
 8013dac:	6814      	ldr	r4, [r2, #0]
 8013dae:	4621      	mov	r1, r4
 8013db0:	b991      	cbnz	r1, 8013dd8 <_malloc_r+0x54>
 8013db2:	4c20      	ldr	r4, [pc, #128]	; (8013e34 <_malloc_r+0xb0>)
 8013db4:	6823      	ldr	r3, [r4, #0]
 8013db6:	b91b      	cbnz	r3, 8013dc0 <_malloc_r+0x3c>
 8013db8:	4630      	mov	r0, r6
 8013dba:	f000 facf 	bl	801435c <_sbrk_r>
 8013dbe:	6020      	str	r0, [r4, #0]
 8013dc0:	4629      	mov	r1, r5
 8013dc2:	4630      	mov	r0, r6
 8013dc4:	f000 faca 	bl	801435c <_sbrk_r>
 8013dc8:	1c43      	adds	r3, r0, #1
 8013dca:	d124      	bne.n	8013e16 <_malloc_r+0x92>
 8013dcc:	230c      	movs	r3, #12
 8013dce:	6033      	str	r3, [r6, #0]
 8013dd0:	4630      	mov	r0, r6
 8013dd2:	f000 fba5 	bl	8014520 <__malloc_unlock>
 8013dd6:	e7e4      	b.n	8013da2 <_malloc_r+0x1e>
 8013dd8:	680b      	ldr	r3, [r1, #0]
 8013dda:	1b5b      	subs	r3, r3, r5
 8013ddc:	d418      	bmi.n	8013e10 <_malloc_r+0x8c>
 8013dde:	2b0b      	cmp	r3, #11
 8013de0:	d90f      	bls.n	8013e02 <_malloc_r+0x7e>
 8013de2:	600b      	str	r3, [r1, #0]
 8013de4:	50cd      	str	r5, [r1, r3]
 8013de6:	18cc      	adds	r4, r1, r3
 8013de8:	4630      	mov	r0, r6
 8013dea:	f000 fb99 	bl	8014520 <__malloc_unlock>
 8013dee:	f104 000b 	add.w	r0, r4, #11
 8013df2:	1d23      	adds	r3, r4, #4
 8013df4:	f020 0007 	bic.w	r0, r0, #7
 8013df8:	1ac3      	subs	r3, r0, r3
 8013dfa:	d0d3      	beq.n	8013da4 <_malloc_r+0x20>
 8013dfc:	425a      	negs	r2, r3
 8013dfe:	50e2      	str	r2, [r4, r3]
 8013e00:	e7d0      	b.n	8013da4 <_malloc_r+0x20>
 8013e02:	428c      	cmp	r4, r1
 8013e04:	684b      	ldr	r3, [r1, #4]
 8013e06:	bf16      	itet	ne
 8013e08:	6063      	strne	r3, [r4, #4]
 8013e0a:	6013      	streq	r3, [r2, #0]
 8013e0c:	460c      	movne	r4, r1
 8013e0e:	e7eb      	b.n	8013de8 <_malloc_r+0x64>
 8013e10:	460c      	mov	r4, r1
 8013e12:	6849      	ldr	r1, [r1, #4]
 8013e14:	e7cc      	b.n	8013db0 <_malloc_r+0x2c>
 8013e16:	1cc4      	adds	r4, r0, #3
 8013e18:	f024 0403 	bic.w	r4, r4, #3
 8013e1c:	42a0      	cmp	r0, r4
 8013e1e:	d005      	beq.n	8013e2c <_malloc_r+0xa8>
 8013e20:	1a21      	subs	r1, r4, r0
 8013e22:	4630      	mov	r0, r6
 8013e24:	f000 fa9a 	bl	801435c <_sbrk_r>
 8013e28:	3001      	adds	r0, #1
 8013e2a:	d0cf      	beq.n	8013dcc <_malloc_r+0x48>
 8013e2c:	6025      	str	r5, [r4, #0]
 8013e2e:	e7db      	b.n	8013de8 <_malloc_r+0x64>
 8013e30:	20012088 	.word	0x20012088
 8013e34:	2001208c 	.word	0x2001208c

08013e38 <__ssputs_r>:
 8013e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e3c:	688e      	ldr	r6, [r1, #8]
 8013e3e:	429e      	cmp	r6, r3
 8013e40:	4682      	mov	sl, r0
 8013e42:	460c      	mov	r4, r1
 8013e44:	4690      	mov	r8, r2
 8013e46:	4699      	mov	r9, r3
 8013e48:	d837      	bhi.n	8013eba <__ssputs_r+0x82>
 8013e4a:	898a      	ldrh	r2, [r1, #12]
 8013e4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013e50:	d031      	beq.n	8013eb6 <__ssputs_r+0x7e>
 8013e52:	6825      	ldr	r5, [r4, #0]
 8013e54:	6909      	ldr	r1, [r1, #16]
 8013e56:	1a6f      	subs	r7, r5, r1
 8013e58:	6965      	ldr	r5, [r4, #20]
 8013e5a:	2302      	movs	r3, #2
 8013e5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013e60:	fb95 f5f3 	sdiv	r5, r5, r3
 8013e64:	f109 0301 	add.w	r3, r9, #1
 8013e68:	443b      	add	r3, r7
 8013e6a:	429d      	cmp	r5, r3
 8013e6c:	bf38      	it	cc
 8013e6e:	461d      	movcc	r5, r3
 8013e70:	0553      	lsls	r3, r2, #21
 8013e72:	d530      	bpl.n	8013ed6 <__ssputs_r+0x9e>
 8013e74:	4629      	mov	r1, r5
 8013e76:	f7ff ff85 	bl	8013d84 <_malloc_r>
 8013e7a:	4606      	mov	r6, r0
 8013e7c:	b950      	cbnz	r0, 8013e94 <__ssputs_r+0x5c>
 8013e7e:	230c      	movs	r3, #12
 8013e80:	f8ca 3000 	str.w	r3, [sl]
 8013e84:	89a3      	ldrh	r3, [r4, #12]
 8013e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e8a:	81a3      	strh	r3, [r4, #12]
 8013e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8013e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e94:	463a      	mov	r2, r7
 8013e96:	6921      	ldr	r1, [r4, #16]
 8013e98:	f7fc f91c 	bl	80100d4 <memcpy>
 8013e9c:	89a3      	ldrh	r3, [r4, #12]
 8013e9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013ea6:	81a3      	strh	r3, [r4, #12]
 8013ea8:	6126      	str	r6, [r4, #16]
 8013eaa:	6165      	str	r5, [r4, #20]
 8013eac:	443e      	add	r6, r7
 8013eae:	1bed      	subs	r5, r5, r7
 8013eb0:	6026      	str	r6, [r4, #0]
 8013eb2:	60a5      	str	r5, [r4, #8]
 8013eb4:	464e      	mov	r6, r9
 8013eb6:	454e      	cmp	r6, r9
 8013eb8:	d900      	bls.n	8013ebc <__ssputs_r+0x84>
 8013eba:	464e      	mov	r6, r9
 8013ebc:	4632      	mov	r2, r6
 8013ebe:	4641      	mov	r1, r8
 8013ec0:	6820      	ldr	r0, [r4, #0]
 8013ec2:	f000 fb13 	bl	80144ec <memmove>
 8013ec6:	68a3      	ldr	r3, [r4, #8]
 8013ec8:	1b9b      	subs	r3, r3, r6
 8013eca:	60a3      	str	r3, [r4, #8]
 8013ecc:	6823      	ldr	r3, [r4, #0]
 8013ece:	441e      	add	r6, r3
 8013ed0:	6026      	str	r6, [r4, #0]
 8013ed2:	2000      	movs	r0, #0
 8013ed4:	e7dc      	b.n	8013e90 <__ssputs_r+0x58>
 8013ed6:	462a      	mov	r2, r5
 8013ed8:	f000 fb23 	bl	8014522 <_realloc_r>
 8013edc:	4606      	mov	r6, r0
 8013ede:	2800      	cmp	r0, #0
 8013ee0:	d1e2      	bne.n	8013ea8 <__ssputs_r+0x70>
 8013ee2:	6921      	ldr	r1, [r4, #16]
 8013ee4:	4650      	mov	r0, sl
 8013ee6:	f7ff feff 	bl	8013ce8 <_free_r>
 8013eea:	e7c8      	b.n	8013e7e <__ssputs_r+0x46>

08013eec <_svfiprintf_r>:
 8013eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ef0:	461d      	mov	r5, r3
 8013ef2:	898b      	ldrh	r3, [r1, #12]
 8013ef4:	061f      	lsls	r7, r3, #24
 8013ef6:	b09d      	sub	sp, #116	; 0x74
 8013ef8:	4680      	mov	r8, r0
 8013efa:	460c      	mov	r4, r1
 8013efc:	4616      	mov	r6, r2
 8013efe:	d50f      	bpl.n	8013f20 <_svfiprintf_r+0x34>
 8013f00:	690b      	ldr	r3, [r1, #16]
 8013f02:	b96b      	cbnz	r3, 8013f20 <_svfiprintf_r+0x34>
 8013f04:	2140      	movs	r1, #64	; 0x40
 8013f06:	f7ff ff3d 	bl	8013d84 <_malloc_r>
 8013f0a:	6020      	str	r0, [r4, #0]
 8013f0c:	6120      	str	r0, [r4, #16]
 8013f0e:	b928      	cbnz	r0, 8013f1c <_svfiprintf_r+0x30>
 8013f10:	230c      	movs	r3, #12
 8013f12:	f8c8 3000 	str.w	r3, [r8]
 8013f16:	f04f 30ff 	mov.w	r0, #4294967295
 8013f1a:	e0c8      	b.n	80140ae <_svfiprintf_r+0x1c2>
 8013f1c:	2340      	movs	r3, #64	; 0x40
 8013f1e:	6163      	str	r3, [r4, #20]
 8013f20:	2300      	movs	r3, #0
 8013f22:	9309      	str	r3, [sp, #36]	; 0x24
 8013f24:	2320      	movs	r3, #32
 8013f26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013f2a:	2330      	movs	r3, #48	; 0x30
 8013f2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013f30:	9503      	str	r5, [sp, #12]
 8013f32:	f04f 0b01 	mov.w	fp, #1
 8013f36:	4637      	mov	r7, r6
 8013f38:	463d      	mov	r5, r7
 8013f3a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013f3e:	b10b      	cbz	r3, 8013f44 <_svfiprintf_r+0x58>
 8013f40:	2b25      	cmp	r3, #37	; 0x25
 8013f42:	d13e      	bne.n	8013fc2 <_svfiprintf_r+0xd6>
 8013f44:	ebb7 0a06 	subs.w	sl, r7, r6
 8013f48:	d00b      	beq.n	8013f62 <_svfiprintf_r+0x76>
 8013f4a:	4653      	mov	r3, sl
 8013f4c:	4632      	mov	r2, r6
 8013f4e:	4621      	mov	r1, r4
 8013f50:	4640      	mov	r0, r8
 8013f52:	f7ff ff71 	bl	8013e38 <__ssputs_r>
 8013f56:	3001      	adds	r0, #1
 8013f58:	f000 80a4 	beq.w	80140a4 <_svfiprintf_r+0x1b8>
 8013f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f5e:	4453      	add	r3, sl
 8013f60:	9309      	str	r3, [sp, #36]	; 0x24
 8013f62:	783b      	ldrb	r3, [r7, #0]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	f000 809d 	beq.w	80140a4 <_svfiprintf_r+0x1b8>
 8013f6a:	2300      	movs	r3, #0
 8013f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8013f70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013f74:	9304      	str	r3, [sp, #16]
 8013f76:	9307      	str	r3, [sp, #28]
 8013f78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013f7c:	931a      	str	r3, [sp, #104]	; 0x68
 8013f7e:	462f      	mov	r7, r5
 8013f80:	2205      	movs	r2, #5
 8013f82:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013f86:	4850      	ldr	r0, [pc, #320]	; (80140c8 <_svfiprintf_r+0x1dc>)
 8013f88:	f7f4 f862 	bl	8008050 <memchr>
 8013f8c:	9b04      	ldr	r3, [sp, #16]
 8013f8e:	b9d0      	cbnz	r0, 8013fc6 <_svfiprintf_r+0xda>
 8013f90:	06d9      	lsls	r1, r3, #27
 8013f92:	bf44      	itt	mi
 8013f94:	2220      	movmi	r2, #32
 8013f96:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013f9a:	071a      	lsls	r2, r3, #28
 8013f9c:	bf44      	itt	mi
 8013f9e:	222b      	movmi	r2, #43	; 0x2b
 8013fa0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013fa4:	782a      	ldrb	r2, [r5, #0]
 8013fa6:	2a2a      	cmp	r2, #42	; 0x2a
 8013fa8:	d015      	beq.n	8013fd6 <_svfiprintf_r+0xea>
 8013faa:	9a07      	ldr	r2, [sp, #28]
 8013fac:	462f      	mov	r7, r5
 8013fae:	2000      	movs	r0, #0
 8013fb0:	250a      	movs	r5, #10
 8013fb2:	4639      	mov	r1, r7
 8013fb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013fb8:	3b30      	subs	r3, #48	; 0x30
 8013fba:	2b09      	cmp	r3, #9
 8013fbc:	d94d      	bls.n	801405a <_svfiprintf_r+0x16e>
 8013fbe:	b1b8      	cbz	r0, 8013ff0 <_svfiprintf_r+0x104>
 8013fc0:	e00f      	b.n	8013fe2 <_svfiprintf_r+0xf6>
 8013fc2:	462f      	mov	r7, r5
 8013fc4:	e7b8      	b.n	8013f38 <_svfiprintf_r+0x4c>
 8013fc6:	4a40      	ldr	r2, [pc, #256]	; (80140c8 <_svfiprintf_r+0x1dc>)
 8013fc8:	1a80      	subs	r0, r0, r2
 8013fca:	fa0b f000 	lsl.w	r0, fp, r0
 8013fce:	4318      	orrs	r0, r3
 8013fd0:	9004      	str	r0, [sp, #16]
 8013fd2:	463d      	mov	r5, r7
 8013fd4:	e7d3      	b.n	8013f7e <_svfiprintf_r+0x92>
 8013fd6:	9a03      	ldr	r2, [sp, #12]
 8013fd8:	1d11      	adds	r1, r2, #4
 8013fda:	6812      	ldr	r2, [r2, #0]
 8013fdc:	9103      	str	r1, [sp, #12]
 8013fde:	2a00      	cmp	r2, #0
 8013fe0:	db01      	blt.n	8013fe6 <_svfiprintf_r+0xfa>
 8013fe2:	9207      	str	r2, [sp, #28]
 8013fe4:	e004      	b.n	8013ff0 <_svfiprintf_r+0x104>
 8013fe6:	4252      	negs	r2, r2
 8013fe8:	f043 0302 	orr.w	r3, r3, #2
 8013fec:	9207      	str	r2, [sp, #28]
 8013fee:	9304      	str	r3, [sp, #16]
 8013ff0:	783b      	ldrb	r3, [r7, #0]
 8013ff2:	2b2e      	cmp	r3, #46	; 0x2e
 8013ff4:	d10c      	bne.n	8014010 <_svfiprintf_r+0x124>
 8013ff6:	787b      	ldrb	r3, [r7, #1]
 8013ff8:	2b2a      	cmp	r3, #42	; 0x2a
 8013ffa:	d133      	bne.n	8014064 <_svfiprintf_r+0x178>
 8013ffc:	9b03      	ldr	r3, [sp, #12]
 8013ffe:	1d1a      	adds	r2, r3, #4
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	9203      	str	r2, [sp, #12]
 8014004:	2b00      	cmp	r3, #0
 8014006:	bfb8      	it	lt
 8014008:	f04f 33ff 	movlt.w	r3, #4294967295
 801400c:	3702      	adds	r7, #2
 801400e:	9305      	str	r3, [sp, #20]
 8014010:	4d2e      	ldr	r5, [pc, #184]	; (80140cc <_svfiprintf_r+0x1e0>)
 8014012:	7839      	ldrb	r1, [r7, #0]
 8014014:	2203      	movs	r2, #3
 8014016:	4628      	mov	r0, r5
 8014018:	f7f4 f81a 	bl	8008050 <memchr>
 801401c:	b138      	cbz	r0, 801402e <_svfiprintf_r+0x142>
 801401e:	2340      	movs	r3, #64	; 0x40
 8014020:	1b40      	subs	r0, r0, r5
 8014022:	fa03 f000 	lsl.w	r0, r3, r0
 8014026:	9b04      	ldr	r3, [sp, #16]
 8014028:	4303      	orrs	r3, r0
 801402a:	3701      	adds	r7, #1
 801402c:	9304      	str	r3, [sp, #16]
 801402e:	7839      	ldrb	r1, [r7, #0]
 8014030:	4827      	ldr	r0, [pc, #156]	; (80140d0 <_svfiprintf_r+0x1e4>)
 8014032:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014036:	2206      	movs	r2, #6
 8014038:	1c7e      	adds	r6, r7, #1
 801403a:	f7f4 f809 	bl	8008050 <memchr>
 801403e:	2800      	cmp	r0, #0
 8014040:	d038      	beq.n	80140b4 <_svfiprintf_r+0x1c8>
 8014042:	4b24      	ldr	r3, [pc, #144]	; (80140d4 <_svfiprintf_r+0x1e8>)
 8014044:	bb13      	cbnz	r3, 801408c <_svfiprintf_r+0x1a0>
 8014046:	9b03      	ldr	r3, [sp, #12]
 8014048:	3307      	adds	r3, #7
 801404a:	f023 0307 	bic.w	r3, r3, #7
 801404e:	3308      	adds	r3, #8
 8014050:	9303      	str	r3, [sp, #12]
 8014052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014054:	444b      	add	r3, r9
 8014056:	9309      	str	r3, [sp, #36]	; 0x24
 8014058:	e76d      	b.n	8013f36 <_svfiprintf_r+0x4a>
 801405a:	fb05 3202 	mla	r2, r5, r2, r3
 801405e:	2001      	movs	r0, #1
 8014060:	460f      	mov	r7, r1
 8014062:	e7a6      	b.n	8013fb2 <_svfiprintf_r+0xc6>
 8014064:	2300      	movs	r3, #0
 8014066:	3701      	adds	r7, #1
 8014068:	9305      	str	r3, [sp, #20]
 801406a:	4619      	mov	r1, r3
 801406c:	250a      	movs	r5, #10
 801406e:	4638      	mov	r0, r7
 8014070:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014074:	3a30      	subs	r2, #48	; 0x30
 8014076:	2a09      	cmp	r2, #9
 8014078:	d903      	bls.n	8014082 <_svfiprintf_r+0x196>
 801407a:	2b00      	cmp	r3, #0
 801407c:	d0c8      	beq.n	8014010 <_svfiprintf_r+0x124>
 801407e:	9105      	str	r1, [sp, #20]
 8014080:	e7c6      	b.n	8014010 <_svfiprintf_r+0x124>
 8014082:	fb05 2101 	mla	r1, r5, r1, r2
 8014086:	2301      	movs	r3, #1
 8014088:	4607      	mov	r7, r0
 801408a:	e7f0      	b.n	801406e <_svfiprintf_r+0x182>
 801408c:	ab03      	add	r3, sp, #12
 801408e:	9300      	str	r3, [sp, #0]
 8014090:	4622      	mov	r2, r4
 8014092:	4b11      	ldr	r3, [pc, #68]	; (80140d8 <_svfiprintf_r+0x1ec>)
 8014094:	a904      	add	r1, sp, #16
 8014096:	4640      	mov	r0, r8
 8014098:	f7fc f8c4 	bl	8010224 <_printf_float>
 801409c:	f1b0 3fff 	cmp.w	r0, #4294967295
 80140a0:	4681      	mov	r9, r0
 80140a2:	d1d6      	bne.n	8014052 <_svfiprintf_r+0x166>
 80140a4:	89a3      	ldrh	r3, [r4, #12]
 80140a6:	065b      	lsls	r3, r3, #25
 80140a8:	f53f af35 	bmi.w	8013f16 <_svfiprintf_r+0x2a>
 80140ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80140ae:	b01d      	add	sp, #116	; 0x74
 80140b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140b4:	ab03      	add	r3, sp, #12
 80140b6:	9300      	str	r3, [sp, #0]
 80140b8:	4622      	mov	r2, r4
 80140ba:	4b07      	ldr	r3, [pc, #28]	; (80140d8 <_svfiprintf_r+0x1ec>)
 80140bc:	a904      	add	r1, sp, #16
 80140be:	4640      	mov	r0, r8
 80140c0:	f7fc fb66 	bl	8010790 <_printf_i>
 80140c4:	e7ea      	b.n	801409c <_svfiprintf_r+0x1b0>
 80140c6:	bf00      	nop
 80140c8:	08014854 	.word	0x08014854
 80140cc:	0801485a 	.word	0x0801485a
 80140d0:	0801485e 	.word	0x0801485e
 80140d4:	08010225 	.word	0x08010225
 80140d8:	08013e39 	.word	0x08013e39

080140dc <__sfputc_r>:
 80140dc:	6893      	ldr	r3, [r2, #8]
 80140de:	3b01      	subs	r3, #1
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	b410      	push	{r4}
 80140e4:	6093      	str	r3, [r2, #8]
 80140e6:	da08      	bge.n	80140fa <__sfputc_r+0x1e>
 80140e8:	6994      	ldr	r4, [r2, #24]
 80140ea:	42a3      	cmp	r3, r4
 80140ec:	db01      	blt.n	80140f2 <__sfputc_r+0x16>
 80140ee:	290a      	cmp	r1, #10
 80140f0:	d103      	bne.n	80140fa <__sfputc_r+0x1e>
 80140f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80140f6:	f7fd bdb1 	b.w	8011c5c <__swbuf_r>
 80140fa:	6813      	ldr	r3, [r2, #0]
 80140fc:	1c58      	adds	r0, r3, #1
 80140fe:	6010      	str	r0, [r2, #0]
 8014100:	7019      	strb	r1, [r3, #0]
 8014102:	4608      	mov	r0, r1
 8014104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014108:	4770      	bx	lr

0801410a <__sfputs_r>:
 801410a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801410c:	4606      	mov	r6, r0
 801410e:	460f      	mov	r7, r1
 8014110:	4614      	mov	r4, r2
 8014112:	18d5      	adds	r5, r2, r3
 8014114:	42ac      	cmp	r4, r5
 8014116:	d101      	bne.n	801411c <__sfputs_r+0x12>
 8014118:	2000      	movs	r0, #0
 801411a:	e007      	b.n	801412c <__sfputs_r+0x22>
 801411c:	463a      	mov	r2, r7
 801411e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014122:	4630      	mov	r0, r6
 8014124:	f7ff ffda 	bl	80140dc <__sfputc_r>
 8014128:	1c43      	adds	r3, r0, #1
 801412a:	d1f3      	bne.n	8014114 <__sfputs_r+0xa>
 801412c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014130 <_vfiprintf_r>:
 8014130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014134:	460c      	mov	r4, r1
 8014136:	b09d      	sub	sp, #116	; 0x74
 8014138:	4617      	mov	r7, r2
 801413a:	461d      	mov	r5, r3
 801413c:	4606      	mov	r6, r0
 801413e:	b118      	cbz	r0, 8014148 <_vfiprintf_r+0x18>
 8014140:	6983      	ldr	r3, [r0, #24]
 8014142:	b90b      	cbnz	r3, 8014148 <_vfiprintf_r+0x18>
 8014144:	f7fe fd80 	bl	8012c48 <__sinit>
 8014148:	4b7c      	ldr	r3, [pc, #496]	; (801433c <_vfiprintf_r+0x20c>)
 801414a:	429c      	cmp	r4, r3
 801414c:	d158      	bne.n	8014200 <_vfiprintf_r+0xd0>
 801414e:	6874      	ldr	r4, [r6, #4]
 8014150:	89a3      	ldrh	r3, [r4, #12]
 8014152:	0718      	lsls	r0, r3, #28
 8014154:	d55e      	bpl.n	8014214 <_vfiprintf_r+0xe4>
 8014156:	6923      	ldr	r3, [r4, #16]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d05b      	beq.n	8014214 <_vfiprintf_r+0xe4>
 801415c:	2300      	movs	r3, #0
 801415e:	9309      	str	r3, [sp, #36]	; 0x24
 8014160:	2320      	movs	r3, #32
 8014162:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014166:	2330      	movs	r3, #48	; 0x30
 8014168:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801416c:	9503      	str	r5, [sp, #12]
 801416e:	f04f 0b01 	mov.w	fp, #1
 8014172:	46b8      	mov	r8, r7
 8014174:	4645      	mov	r5, r8
 8014176:	f815 3b01 	ldrb.w	r3, [r5], #1
 801417a:	b10b      	cbz	r3, 8014180 <_vfiprintf_r+0x50>
 801417c:	2b25      	cmp	r3, #37	; 0x25
 801417e:	d154      	bne.n	801422a <_vfiprintf_r+0xfa>
 8014180:	ebb8 0a07 	subs.w	sl, r8, r7
 8014184:	d00b      	beq.n	801419e <_vfiprintf_r+0x6e>
 8014186:	4653      	mov	r3, sl
 8014188:	463a      	mov	r2, r7
 801418a:	4621      	mov	r1, r4
 801418c:	4630      	mov	r0, r6
 801418e:	f7ff ffbc 	bl	801410a <__sfputs_r>
 8014192:	3001      	adds	r0, #1
 8014194:	f000 80c2 	beq.w	801431c <_vfiprintf_r+0x1ec>
 8014198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801419a:	4453      	add	r3, sl
 801419c:	9309      	str	r3, [sp, #36]	; 0x24
 801419e:	f898 3000 	ldrb.w	r3, [r8]
 80141a2:	2b00      	cmp	r3, #0
 80141a4:	f000 80ba 	beq.w	801431c <_vfiprintf_r+0x1ec>
 80141a8:	2300      	movs	r3, #0
 80141aa:	f04f 32ff 	mov.w	r2, #4294967295
 80141ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80141b2:	9304      	str	r3, [sp, #16]
 80141b4:	9307      	str	r3, [sp, #28]
 80141b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80141ba:	931a      	str	r3, [sp, #104]	; 0x68
 80141bc:	46a8      	mov	r8, r5
 80141be:	2205      	movs	r2, #5
 80141c0:	f818 1b01 	ldrb.w	r1, [r8], #1
 80141c4:	485e      	ldr	r0, [pc, #376]	; (8014340 <_vfiprintf_r+0x210>)
 80141c6:	f7f3 ff43 	bl	8008050 <memchr>
 80141ca:	9b04      	ldr	r3, [sp, #16]
 80141cc:	bb78      	cbnz	r0, 801422e <_vfiprintf_r+0xfe>
 80141ce:	06d9      	lsls	r1, r3, #27
 80141d0:	bf44      	itt	mi
 80141d2:	2220      	movmi	r2, #32
 80141d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80141d8:	071a      	lsls	r2, r3, #28
 80141da:	bf44      	itt	mi
 80141dc:	222b      	movmi	r2, #43	; 0x2b
 80141de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80141e2:	782a      	ldrb	r2, [r5, #0]
 80141e4:	2a2a      	cmp	r2, #42	; 0x2a
 80141e6:	d02a      	beq.n	801423e <_vfiprintf_r+0x10e>
 80141e8:	9a07      	ldr	r2, [sp, #28]
 80141ea:	46a8      	mov	r8, r5
 80141ec:	2000      	movs	r0, #0
 80141ee:	250a      	movs	r5, #10
 80141f0:	4641      	mov	r1, r8
 80141f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80141f6:	3b30      	subs	r3, #48	; 0x30
 80141f8:	2b09      	cmp	r3, #9
 80141fa:	d969      	bls.n	80142d0 <_vfiprintf_r+0x1a0>
 80141fc:	b360      	cbz	r0, 8014258 <_vfiprintf_r+0x128>
 80141fe:	e024      	b.n	801424a <_vfiprintf_r+0x11a>
 8014200:	4b50      	ldr	r3, [pc, #320]	; (8014344 <_vfiprintf_r+0x214>)
 8014202:	429c      	cmp	r4, r3
 8014204:	d101      	bne.n	801420a <_vfiprintf_r+0xda>
 8014206:	68b4      	ldr	r4, [r6, #8]
 8014208:	e7a2      	b.n	8014150 <_vfiprintf_r+0x20>
 801420a:	4b4f      	ldr	r3, [pc, #316]	; (8014348 <_vfiprintf_r+0x218>)
 801420c:	429c      	cmp	r4, r3
 801420e:	bf08      	it	eq
 8014210:	68f4      	ldreq	r4, [r6, #12]
 8014212:	e79d      	b.n	8014150 <_vfiprintf_r+0x20>
 8014214:	4621      	mov	r1, r4
 8014216:	4630      	mov	r0, r6
 8014218:	f7fd fd72 	bl	8011d00 <__swsetup_r>
 801421c:	2800      	cmp	r0, #0
 801421e:	d09d      	beq.n	801415c <_vfiprintf_r+0x2c>
 8014220:	f04f 30ff 	mov.w	r0, #4294967295
 8014224:	b01d      	add	sp, #116	; 0x74
 8014226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801422a:	46a8      	mov	r8, r5
 801422c:	e7a2      	b.n	8014174 <_vfiprintf_r+0x44>
 801422e:	4a44      	ldr	r2, [pc, #272]	; (8014340 <_vfiprintf_r+0x210>)
 8014230:	1a80      	subs	r0, r0, r2
 8014232:	fa0b f000 	lsl.w	r0, fp, r0
 8014236:	4318      	orrs	r0, r3
 8014238:	9004      	str	r0, [sp, #16]
 801423a:	4645      	mov	r5, r8
 801423c:	e7be      	b.n	80141bc <_vfiprintf_r+0x8c>
 801423e:	9a03      	ldr	r2, [sp, #12]
 8014240:	1d11      	adds	r1, r2, #4
 8014242:	6812      	ldr	r2, [r2, #0]
 8014244:	9103      	str	r1, [sp, #12]
 8014246:	2a00      	cmp	r2, #0
 8014248:	db01      	blt.n	801424e <_vfiprintf_r+0x11e>
 801424a:	9207      	str	r2, [sp, #28]
 801424c:	e004      	b.n	8014258 <_vfiprintf_r+0x128>
 801424e:	4252      	negs	r2, r2
 8014250:	f043 0302 	orr.w	r3, r3, #2
 8014254:	9207      	str	r2, [sp, #28]
 8014256:	9304      	str	r3, [sp, #16]
 8014258:	f898 3000 	ldrb.w	r3, [r8]
 801425c:	2b2e      	cmp	r3, #46	; 0x2e
 801425e:	d10e      	bne.n	801427e <_vfiprintf_r+0x14e>
 8014260:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014264:	2b2a      	cmp	r3, #42	; 0x2a
 8014266:	d138      	bne.n	80142da <_vfiprintf_r+0x1aa>
 8014268:	9b03      	ldr	r3, [sp, #12]
 801426a:	1d1a      	adds	r2, r3, #4
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	9203      	str	r2, [sp, #12]
 8014270:	2b00      	cmp	r3, #0
 8014272:	bfb8      	it	lt
 8014274:	f04f 33ff 	movlt.w	r3, #4294967295
 8014278:	f108 0802 	add.w	r8, r8, #2
 801427c:	9305      	str	r3, [sp, #20]
 801427e:	4d33      	ldr	r5, [pc, #204]	; (801434c <_vfiprintf_r+0x21c>)
 8014280:	f898 1000 	ldrb.w	r1, [r8]
 8014284:	2203      	movs	r2, #3
 8014286:	4628      	mov	r0, r5
 8014288:	f7f3 fee2 	bl	8008050 <memchr>
 801428c:	b140      	cbz	r0, 80142a0 <_vfiprintf_r+0x170>
 801428e:	2340      	movs	r3, #64	; 0x40
 8014290:	1b40      	subs	r0, r0, r5
 8014292:	fa03 f000 	lsl.w	r0, r3, r0
 8014296:	9b04      	ldr	r3, [sp, #16]
 8014298:	4303      	orrs	r3, r0
 801429a:	f108 0801 	add.w	r8, r8, #1
 801429e:	9304      	str	r3, [sp, #16]
 80142a0:	f898 1000 	ldrb.w	r1, [r8]
 80142a4:	482a      	ldr	r0, [pc, #168]	; (8014350 <_vfiprintf_r+0x220>)
 80142a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80142aa:	2206      	movs	r2, #6
 80142ac:	f108 0701 	add.w	r7, r8, #1
 80142b0:	f7f3 fece 	bl	8008050 <memchr>
 80142b4:	2800      	cmp	r0, #0
 80142b6:	d037      	beq.n	8014328 <_vfiprintf_r+0x1f8>
 80142b8:	4b26      	ldr	r3, [pc, #152]	; (8014354 <_vfiprintf_r+0x224>)
 80142ba:	bb1b      	cbnz	r3, 8014304 <_vfiprintf_r+0x1d4>
 80142bc:	9b03      	ldr	r3, [sp, #12]
 80142be:	3307      	adds	r3, #7
 80142c0:	f023 0307 	bic.w	r3, r3, #7
 80142c4:	3308      	adds	r3, #8
 80142c6:	9303      	str	r3, [sp, #12]
 80142c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80142ca:	444b      	add	r3, r9
 80142cc:	9309      	str	r3, [sp, #36]	; 0x24
 80142ce:	e750      	b.n	8014172 <_vfiprintf_r+0x42>
 80142d0:	fb05 3202 	mla	r2, r5, r2, r3
 80142d4:	2001      	movs	r0, #1
 80142d6:	4688      	mov	r8, r1
 80142d8:	e78a      	b.n	80141f0 <_vfiprintf_r+0xc0>
 80142da:	2300      	movs	r3, #0
 80142dc:	f108 0801 	add.w	r8, r8, #1
 80142e0:	9305      	str	r3, [sp, #20]
 80142e2:	4619      	mov	r1, r3
 80142e4:	250a      	movs	r5, #10
 80142e6:	4640      	mov	r0, r8
 80142e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80142ec:	3a30      	subs	r2, #48	; 0x30
 80142ee:	2a09      	cmp	r2, #9
 80142f0:	d903      	bls.n	80142fa <_vfiprintf_r+0x1ca>
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d0c3      	beq.n	801427e <_vfiprintf_r+0x14e>
 80142f6:	9105      	str	r1, [sp, #20]
 80142f8:	e7c1      	b.n	801427e <_vfiprintf_r+0x14e>
 80142fa:	fb05 2101 	mla	r1, r5, r1, r2
 80142fe:	2301      	movs	r3, #1
 8014300:	4680      	mov	r8, r0
 8014302:	e7f0      	b.n	80142e6 <_vfiprintf_r+0x1b6>
 8014304:	ab03      	add	r3, sp, #12
 8014306:	9300      	str	r3, [sp, #0]
 8014308:	4622      	mov	r2, r4
 801430a:	4b13      	ldr	r3, [pc, #76]	; (8014358 <_vfiprintf_r+0x228>)
 801430c:	a904      	add	r1, sp, #16
 801430e:	4630      	mov	r0, r6
 8014310:	f7fb ff88 	bl	8010224 <_printf_float>
 8014314:	f1b0 3fff 	cmp.w	r0, #4294967295
 8014318:	4681      	mov	r9, r0
 801431a:	d1d5      	bne.n	80142c8 <_vfiprintf_r+0x198>
 801431c:	89a3      	ldrh	r3, [r4, #12]
 801431e:	065b      	lsls	r3, r3, #25
 8014320:	f53f af7e 	bmi.w	8014220 <_vfiprintf_r+0xf0>
 8014324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014326:	e77d      	b.n	8014224 <_vfiprintf_r+0xf4>
 8014328:	ab03      	add	r3, sp, #12
 801432a:	9300      	str	r3, [sp, #0]
 801432c:	4622      	mov	r2, r4
 801432e:	4b0a      	ldr	r3, [pc, #40]	; (8014358 <_vfiprintf_r+0x228>)
 8014330:	a904      	add	r1, sp, #16
 8014332:	4630      	mov	r0, r6
 8014334:	f7fc fa2c 	bl	8010790 <_printf_i>
 8014338:	e7ec      	b.n	8014314 <_vfiprintf_r+0x1e4>
 801433a:	bf00      	nop
 801433c:	08014708 	.word	0x08014708
 8014340:	08014854 	.word	0x08014854
 8014344:	08014728 	.word	0x08014728
 8014348:	080146e8 	.word	0x080146e8
 801434c:	0801485a 	.word	0x0801485a
 8014350:	0801485e 	.word	0x0801485e
 8014354:	08010225 	.word	0x08010225
 8014358:	0801410b 	.word	0x0801410b

0801435c <_sbrk_r>:
 801435c:	b538      	push	{r3, r4, r5, lr}
 801435e:	4c06      	ldr	r4, [pc, #24]	; (8014378 <_sbrk_r+0x1c>)
 8014360:	2300      	movs	r3, #0
 8014362:	4605      	mov	r5, r0
 8014364:	4608      	mov	r0, r1
 8014366:	6023      	str	r3, [r4, #0]
 8014368:	f7f6 ffc0 	bl	800b2ec <_sbrk>
 801436c:	1c43      	adds	r3, r0, #1
 801436e:	d102      	bne.n	8014376 <_sbrk_r+0x1a>
 8014370:	6823      	ldr	r3, [r4, #0]
 8014372:	b103      	cbz	r3, 8014376 <_sbrk_r+0x1a>
 8014374:	602b      	str	r3, [r5, #0]
 8014376:	bd38      	pop	{r3, r4, r5, pc}
 8014378:	2001a470 	.word	0x2001a470

0801437c <__sread>:
 801437c:	b510      	push	{r4, lr}
 801437e:	460c      	mov	r4, r1
 8014380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014384:	f000 f8f4 	bl	8014570 <_read_r>
 8014388:	2800      	cmp	r0, #0
 801438a:	bfab      	itete	ge
 801438c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801438e:	89a3      	ldrhlt	r3, [r4, #12]
 8014390:	181b      	addge	r3, r3, r0
 8014392:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014396:	bfac      	ite	ge
 8014398:	6563      	strge	r3, [r4, #84]	; 0x54
 801439a:	81a3      	strhlt	r3, [r4, #12]
 801439c:	bd10      	pop	{r4, pc}

0801439e <__swrite>:
 801439e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143a2:	461f      	mov	r7, r3
 80143a4:	898b      	ldrh	r3, [r1, #12]
 80143a6:	05db      	lsls	r3, r3, #23
 80143a8:	4605      	mov	r5, r0
 80143aa:	460c      	mov	r4, r1
 80143ac:	4616      	mov	r6, r2
 80143ae:	d505      	bpl.n	80143bc <__swrite+0x1e>
 80143b0:	2302      	movs	r3, #2
 80143b2:	2200      	movs	r2, #0
 80143b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143b8:	f000 f886 	bl	80144c8 <_lseek_r>
 80143bc:	89a3      	ldrh	r3, [r4, #12]
 80143be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80143c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80143c6:	81a3      	strh	r3, [r4, #12]
 80143c8:	4632      	mov	r2, r6
 80143ca:	463b      	mov	r3, r7
 80143cc:	4628      	mov	r0, r5
 80143ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80143d2:	f000 b835 	b.w	8014440 <_write_r>

080143d6 <__sseek>:
 80143d6:	b510      	push	{r4, lr}
 80143d8:	460c      	mov	r4, r1
 80143da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143de:	f000 f873 	bl	80144c8 <_lseek_r>
 80143e2:	1c43      	adds	r3, r0, #1
 80143e4:	89a3      	ldrh	r3, [r4, #12]
 80143e6:	bf15      	itete	ne
 80143e8:	6560      	strne	r0, [r4, #84]	; 0x54
 80143ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80143ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80143f2:	81a3      	strheq	r3, [r4, #12]
 80143f4:	bf18      	it	ne
 80143f6:	81a3      	strhne	r3, [r4, #12]
 80143f8:	bd10      	pop	{r4, pc}

080143fa <__sclose>:
 80143fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143fe:	f000 b831 	b.w	8014464 <_close_r>

08014402 <strncmp>:
 8014402:	b510      	push	{r4, lr}
 8014404:	b16a      	cbz	r2, 8014422 <strncmp+0x20>
 8014406:	3901      	subs	r1, #1
 8014408:	1884      	adds	r4, r0, r2
 801440a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801440e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8014412:	4293      	cmp	r3, r2
 8014414:	d103      	bne.n	801441e <strncmp+0x1c>
 8014416:	42a0      	cmp	r0, r4
 8014418:	d001      	beq.n	801441e <strncmp+0x1c>
 801441a:	2b00      	cmp	r3, #0
 801441c:	d1f5      	bne.n	801440a <strncmp+0x8>
 801441e:	1a98      	subs	r0, r3, r2
 8014420:	bd10      	pop	{r4, pc}
 8014422:	4610      	mov	r0, r2
 8014424:	e7fc      	b.n	8014420 <strncmp+0x1e>

08014426 <__ascii_wctomb>:
 8014426:	b149      	cbz	r1, 801443c <__ascii_wctomb+0x16>
 8014428:	2aff      	cmp	r2, #255	; 0xff
 801442a:	bf85      	ittet	hi
 801442c:	238a      	movhi	r3, #138	; 0x8a
 801442e:	6003      	strhi	r3, [r0, #0]
 8014430:	700a      	strbls	r2, [r1, #0]
 8014432:	f04f 30ff 	movhi.w	r0, #4294967295
 8014436:	bf98      	it	ls
 8014438:	2001      	movls	r0, #1
 801443a:	4770      	bx	lr
 801443c:	4608      	mov	r0, r1
 801443e:	4770      	bx	lr

08014440 <_write_r>:
 8014440:	b538      	push	{r3, r4, r5, lr}
 8014442:	4c07      	ldr	r4, [pc, #28]	; (8014460 <_write_r+0x20>)
 8014444:	4605      	mov	r5, r0
 8014446:	4608      	mov	r0, r1
 8014448:	4611      	mov	r1, r2
 801444a:	2200      	movs	r2, #0
 801444c:	6022      	str	r2, [r4, #0]
 801444e:	461a      	mov	r2, r3
 8014450:	f7f6 fefb 	bl	800b24a <_write>
 8014454:	1c43      	adds	r3, r0, #1
 8014456:	d102      	bne.n	801445e <_write_r+0x1e>
 8014458:	6823      	ldr	r3, [r4, #0]
 801445a:	b103      	cbz	r3, 801445e <_write_r+0x1e>
 801445c:	602b      	str	r3, [r5, #0]
 801445e:	bd38      	pop	{r3, r4, r5, pc}
 8014460:	2001a470 	.word	0x2001a470

08014464 <_close_r>:
 8014464:	b538      	push	{r3, r4, r5, lr}
 8014466:	4c06      	ldr	r4, [pc, #24]	; (8014480 <_close_r+0x1c>)
 8014468:	2300      	movs	r3, #0
 801446a:	4605      	mov	r5, r0
 801446c:	4608      	mov	r0, r1
 801446e:	6023      	str	r3, [r4, #0]
 8014470:	f7f6 ff07 	bl	800b282 <_close>
 8014474:	1c43      	adds	r3, r0, #1
 8014476:	d102      	bne.n	801447e <_close_r+0x1a>
 8014478:	6823      	ldr	r3, [r4, #0]
 801447a:	b103      	cbz	r3, 801447e <_close_r+0x1a>
 801447c:	602b      	str	r3, [r5, #0]
 801447e:	bd38      	pop	{r3, r4, r5, pc}
 8014480:	2001a470 	.word	0x2001a470

08014484 <_fstat_r>:
 8014484:	b538      	push	{r3, r4, r5, lr}
 8014486:	4c07      	ldr	r4, [pc, #28]	; (80144a4 <_fstat_r+0x20>)
 8014488:	2300      	movs	r3, #0
 801448a:	4605      	mov	r5, r0
 801448c:	4608      	mov	r0, r1
 801448e:	4611      	mov	r1, r2
 8014490:	6023      	str	r3, [r4, #0]
 8014492:	f7f6 ff02 	bl	800b29a <_fstat>
 8014496:	1c43      	adds	r3, r0, #1
 8014498:	d102      	bne.n	80144a0 <_fstat_r+0x1c>
 801449a:	6823      	ldr	r3, [r4, #0]
 801449c:	b103      	cbz	r3, 80144a0 <_fstat_r+0x1c>
 801449e:	602b      	str	r3, [r5, #0]
 80144a0:	bd38      	pop	{r3, r4, r5, pc}
 80144a2:	bf00      	nop
 80144a4:	2001a470 	.word	0x2001a470

080144a8 <_isatty_r>:
 80144a8:	b538      	push	{r3, r4, r5, lr}
 80144aa:	4c06      	ldr	r4, [pc, #24]	; (80144c4 <_isatty_r+0x1c>)
 80144ac:	2300      	movs	r3, #0
 80144ae:	4605      	mov	r5, r0
 80144b0:	4608      	mov	r0, r1
 80144b2:	6023      	str	r3, [r4, #0]
 80144b4:	f7f6 ff01 	bl	800b2ba <_isatty>
 80144b8:	1c43      	adds	r3, r0, #1
 80144ba:	d102      	bne.n	80144c2 <_isatty_r+0x1a>
 80144bc:	6823      	ldr	r3, [r4, #0]
 80144be:	b103      	cbz	r3, 80144c2 <_isatty_r+0x1a>
 80144c0:	602b      	str	r3, [r5, #0]
 80144c2:	bd38      	pop	{r3, r4, r5, pc}
 80144c4:	2001a470 	.word	0x2001a470

080144c8 <_lseek_r>:
 80144c8:	b538      	push	{r3, r4, r5, lr}
 80144ca:	4c07      	ldr	r4, [pc, #28]	; (80144e8 <_lseek_r+0x20>)
 80144cc:	4605      	mov	r5, r0
 80144ce:	4608      	mov	r0, r1
 80144d0:	4611      	mov	r1, r2
 80144d2:	2200      	movs	r2, #0
 80144d4:	6022      	str	r2, [r4, #0]
 80144d6:	461a      	mov	r2, r3
 80144d8:	f7f6 fefa 	bl	800b2d0 <_lseek>
 80144dc:	1c43      	adds	r3, r0, #1
 80144de:	d102      	bne.n	80144e6 <_lseek_r+0x1e>
 80144e0:	6823      	ldr	r3, [r4, #0]
 80144e2:	b103      	cbz	r3, 80144e6 <_lseek_r+0x1e>
 80144e4:	602b      	str	r3, [r5, #0]
 80144e6:	bd38      	pop	{r3, r4, r5, pc}
 80144e8:	2001a470 	.word	0x2001a470

080144ec <memmove>:
 80144ec:	4288      	cmp	r0, r1
 80144ee:	b510      	push	{r4, lr}
 80144f0:	eb01 0302 	add.w	r3, r1, r2
 80144f4:	d807      	bhi.n	8014506 <memmove+0x1a>
 80144f6:	1e42      	subs	r2, r0, #1
 80144f8:	4299      	cmp	r1, r3
 80144fa:	d00a      	beq.n	8014512 <memmove+0x26>
 80144fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014500:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014504:	e7f8      	b.n	80144f8 <memmove+0xc>
 8014506:	4283      	cmp	r3, r0
 8014508:	d9f5      	bls.n	80144f6 <memmove+0xa>
 801450a:	1881      	adds	r1, r0, r2
 801450c:	1ad2      	subs	r2, r2, r3
 801450e:	42d3      	cmn	r3, r2
 8014510:	d100      	bne.n	8014514 <memmove+0x28>
 8014512:	bd10      	pop	{r4, pc}
 8014514:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014518:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801451c:	e7f7      	b.n	801450e <memmove+0x22>

0801451e <__malloc_lock>:
 801451e:	4770      	bx	lr

08014520 <__malloc_unlock>:
 8014520:	4770      	bx	lr

08014522 <_realloc_r>:
 8014522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014524:	4607      	mov	r7, r0
 8014526:	4614      	mov	r4, r2
 8014528:	460e      	mov	r6, r1
 801452a:	b921      	cbnz	r1, 8014536 <_realloc_r+0x14>
 801452c:	4611      	mov	r1, r2
 801452e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014532:	f7ff bc27 	b.w	8013d84 <_malloc_r>
 8014536:	b922      	cbnz	r2, 8014542 <_realloc_r+0x20>
 8014538:	f7ff fbd6 	bl	8013ce8 <_free_r>
 801453c:	4625      	mov	r5, r4
 801453e:	4628      	mov	r0, r5
 8014540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014542:	f000 f827 	bl	8014594 <_malloc_usable_size_r>
 8014546:	42a0      	cmp	r0, r4
 8014548:	d20f      	bcs.n	801456a <_realloc_r+0x48>
 801454a:	4621      	mov	r1, r4
 801454c:	4638      	mov	r0, r7
 801454e:	f7ff fc19 	bl	8013d84 <_malloc_r>
 8014552:	4605      	mov	r5, r0
 8014554:	2800      	cmp	r0, #0
 8014556:	d0f2      	beq.n	801453e <_realloc_r+0x1c>
 8014558:	4631      	mov	r1, r6
 801455a:	4622      	mov	r2, r4
 801455c:	f7fb fdba 	bl	80100d4 <memcpy>
 8014560:	4631      	mov	r1, r6
 8014562:	4638      	mov	r0, r7
 8014564:	f7ff fbc0 	bl	8013ce8 <_free_r>
 8014568:	e7e9      	b.n	801453e <_realloc_r+0x1c>
 801456a:	4635      	mov	r5, r6
 801456c:	e7e7      	b.n	801453e <_realloc_r+0x1c>
	...

08014570 <_read_r>:
 8014570:	b538      	push	{r3, r4, r5, lr}
 8014572:	4c07      	ldr	r4, [pc, #28]	; (8014590 <_read_r+0x20>)
 8014574:	4605      	mov	r5, r0
 8014576:	4608      	mov	r0, r1
 8014578:	4611      	mov	r1, r2
 801457a:	2200      	movs	r2, #0
 801457c:	6022      	str	r2, [r4, #0]
 801457e:	461a      	mov	r2, r3
 8014580:	f7f6 fe46 	bl	800b210 <_read>
 8014584:	1c43      	adds	r3, r0, #1
 8014586:	d102      	bne.n	801458e <_read_r+0x1e>
 8014588:	6823      	ldr	r3, [r4, #0]
 801458a:	b103      	cbz	r3, 801458e <_read_r+0x1e>
 801458c:	602b      	str	r3, [r5, #0]
 801458e:	bd38      	pop	{r3, r4, r5, pc}
 8014590:	2001a470 	.word	0x2001a470

08014594 <_malloc_usable_size_r>:
 8014594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014598:	1f18      	subs	r0, r3, #4
 801459a:	2b00      	cmp	r3, #0
 801459c:	bfbc      	itt	lt
 801459e:	580b      	ldrlt	r3, [r1, r0]
 80145a0:	18c0      	addlt	r0, r0, r3
 80145a2:	4770      	bx	lr

080145a4 <_init>:
 80145a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145a6:	bf00      	nop
 80145a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80145aa:	bc08      	pop	{r3}
 80145ac:	469e      	mov	lr, r3
 80145ae:	4770      	bx	lr

080145b0 <_fini>:
 80145b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145b2:	bf00      	nop
 80145b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80145b6:	bc08      	pop	{r3}
 80145b8:	469e      	mov	lr, r3
 80145ba:	4770      	bx	lr
