#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 15 17:40:35 2017
# Process ID: 3300
# Current directory: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8960 E:\work\FPGA\zedboard\Vivado\axi_txdesc_middleware_v1_0_project\axi_txdesc_middleware_v1_0_project.xpr
# Log file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/vivado.log
# Journal file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/simple_adder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 775.117 ; gain = 94.066
update_compile_order -fileset sources_1
ipx::open_ipxact_file E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_user_parameter CCC [ipx::current_core]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-2228] Inferred bus interface 'm00_axi_lite' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'm00_axi_lite_aresetn' as interface 'm00_axi_lite_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_lite_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'm00_axi_lite_aclk' as interface 'm00_axi_lite_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_lite_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi_lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axi_lite_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axi_lite_aresetn'.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
ipgui::add_param -name {C_M00_AXI_LITE_ADDR_WIDTH} -component [ipx::current_core] -display_name {C M00 Axi Lite Addr Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::move_param -component [ipx::current_core] -order 0 [ipgui::get_guiparamspec -name "C_M00_AXI_LITE_ADDR_WIDTH" -component [ipx::current_core]] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
ipgui::add_param -name {C_M00_AXI_LITE_DATA_WIDTH} -component [ipx::current_core] -display_name {C M00 Axi Lite Data Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::move_param -component [ipx::current_core] -order 0 [ipgui::get_guiparamspec -name "C_M00_AXI_LITE_DATA_WIDTH" -component [ipx::current_core]] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property version 1.1 [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
set_property display_name axi_txdesc_middleware_v1.1 [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:acc_fifo_read_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-2228] Inferred bus interface 'fifo' of definition 'xilinx.com:interface:acc_fifo_read:1.0'.
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3164] Bus Interface 'm00_axi_lite': References existing address space 'm00_axi_lite'.
ipx::remove_bus_interface fifo [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:fifo_read_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-2228] Inferred bus interface 'fifo' of definition 'xilinx.com:interface:fifo_read:1.0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3164] Bus Interface 'm00_axi_lite': References existing address space 'm00_axi_lite'.
ipx::infer_bus_interfaces xilinx.com:interface:fifo_write_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
WARNING: [IP_Flow 19-2999] Will not infer bus interface "fifo" for "xilinx.com:interface:fifo_write:1.0". The interface exists with different type "xilinx.com:interface:fifo_read:1.0".
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3164] Bus Interface 'm00_axi_lite': References existing address space 'm00_axi_lite'.
set_property name fifo_read [ipx::get_bus_interfaces fifo -of_objects [ipx::current_core]]
ipx::infer_bus_interfaces xilinx.com:interface:fifo_write_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-1793] Cannot infer any bus interface that matches bus definition xilinx.com:interface:axis:1.0.
INFO: [IP_Flow 19-2228] Inferred bus interface 'fifo' of definition 'xilinx.com:interface:fifo_write:1.0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3164] Bus Interface 'm00_axi_lite': References existing address space 'm00_axi_lite'.
set_property name fifo_write [ipx::get_bus_interfaces fifo -of_objects [ipx::current_core]]
ipx::add_port_map WR_DATA [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property physical_name fifo_dwrite [ipx::get_port_maps WR_DATA -of_objects [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
ipx::unload_core e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/component.xml
ipx::open_ipxact_file E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/component.xml
ipx::merge_project_changes ports [ipx::current_core]
ipx::add_port_map ALMOST_EMPTY [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property physical_name fifo_almost_empty [ipx::get_port_maps ALMOST_EMPTY -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::add_port_map RD_DATA [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]
set_property physical_name fifo_dread [ipx::get_port_maps RD_DATA -of_objects [ipx::get_bus_interfaces fifo_read -of_objects [ipx::current_core]]]
ipx::add_port_map ALMOST_FULL [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]
set_property physical_name fifo_almost_full [ipx::get_port_maps ALMOST_FULL -of_objects [ipx::get_bus_interfaces fifo_write -of_objects [ipx::current_core]]]
set_property version 1.2 [ipx::current_core]
set_property display_name axi_txdesc_middleware_v1.2 [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
ipx::unload_core e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/component.xml
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v:1]
[Wed Feb 15 21:10:17 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/txdesc_processor.v:1]
[Wed Feb 15 22:02:51 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v:1]
[Wed Feb 15 22:04:35 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
ipx::open_ipxact_file E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/component.xml
ipx::merge_project_changes ports [ipx::current_core]
set_property version 2.0 [ipx::current_core]
set_property display_name axi_txdesc_middleware_v2.0 [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
set_property version 2.1 [ipx::current_core]
set_property display_name axi_txdesc_middleware_v2.1 [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v" into library work [E:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0/hdl/axi_txdesc_middleware_v1_0_S00_AXI.v:1]
[Thu Feb 16 00:19:42 2017] Launched synth_1...
Run output will be captured here: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 00:20:21 2017...
