Cadence Genus(TM) Synthesis Solution.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:45:30.185729] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu

Version: 25.11-s095_1, built Tue Aug 12 07:59:05 PDT 2025
Options: -batch -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/syn_generic -disable_user_startup -execute {if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 53b6f14c-6a66-4c9a-a875-dbaf3ce9fe31 top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/syn_generic_7 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/syn_generic_7 run_tag {} db {{} {} {} {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 1012514} flow {flow flow:flow_current dir . db {{} {} {} {}} branch {} tool genus caller_data {group 0 process_branch 0} uuid 53b6f14c-6a66-4c9a-a875-dbaf3ce9fe31 tool_options {} start_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:schedule_syn_generic_report_synth} step flow_step:schedule_syn_generic_report_synth features {} str synthesis.syn_generic.schedule_syn_generic_report_synth} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/syn_generic}; run_flow -from {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} -to {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:schedule_syn_generic_report_synth} step flow_step:schedule_syn_generic_report_synth features {} str synthesis.syn_generic.schedule_syn_generic_report_synth}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/syn_generic_7} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {{} {} {} {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0} 
Date:    Mon Feb 09 13:45:30 2026
Host:    ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*2physical cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB) (264007036KB)
PID:     1016480
OS:      Red Hat Enterprise Linux 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[13:45:30.242073] Periodic Lic check successful
[13:45:30.242088] Feature usage summary:
[13:45:30.242089] Genus_Synthesis  
License checkout complete (0 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (7 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (19 seconds elapsed).

#@ Processing -execute option
@genus:root: 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid 53b6f14c-6a66-4c9a-a875-dbaf3ce9fe31 top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/syn_generic_7 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/syn_generic_7 run_tag {} db {{} {} {} {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 1012514} flow {flow flow:flow_current dir . db {{} {} {} {}} branch {} tool genus caller_data {group 0 process_branch 0} uuid 53b6f14c-6a66-4c9a-a875-dbaf3ce9fe31 tool_options {} start_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:schedule_syn_generic_report_synth} step flow_step:schedule_syn_generic_report_synth features {} str synthesis.syn_generic.schedule_syn_generic_report_synth} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/syn_generic}; run_flow -from {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:block_start} step flow_step:block_start features {} str synthesis.syn_generic.block_start} -to {tool genus flow flow:flow_current canonical_path {.steps flow:synthesis .steps flow:syn_generic .steps flow_step:schedule_syn_generic_report_synth} step flow_step:schedule_syn_generic_report_synth features {} str synthesis.syn_generic.schedule_syn_generic_report_synth}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/syn_generic_7} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {{} {} {} {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
init_flow summary:
  Flow script        : 
  YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
  Flow               : flow:flow_current
  From               : synthesis.syn_generic.block_start
  To                 : synthesis.syn_generic.schedule_syn_generic_report_synth
  Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
  Working directory  : .
  Starting database  : 
  Run tag            : 
  Branch name        : 
  Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/syn_generic_7
  Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/syn_generic_7
reading previous metrics...
Sourcing flow scripts...
  Setting attribute of root '/': 'flow_template_type' = stylus
  Setting attribute of root '/': 'flow_template_version' = 1
  Setting attribute of root '/': 'flow_template_tools' = genus innovus tempus quantus voltus
  Setting attribute of root '/': 'flow_template_feature_definition' = flow_express 0 report_inline {} report_defer 0 report_none 0 report_clp 0 report_lec {} use_common_db 0 report_pba {} dft_simple 0 dft_compressor 0 synth_hybrid 0 synth_ispatial 0 synth_placev2 0 opt_early_cts 0 clock_design 0 clock_flexible_htree 0 opt_clock 0 opt_postcts_hold_disable 0 opt_postcts_split 0 route_filler_disable 0 route_track_opt 0 route_secondary_nets 0 opt_postroute_split 0 opt_route 0 opt_signoff {} opt_em 0 opt_eco 0 sta_use_setup_yaml 0 sta_dmmmc 0 sta_glitch 0 sta_eco 0 report_early_static_ir 0 report_early_dynamic_ir 0 report_grid_resistance 0 report_static_ir {} report_dynamic_ir {} report_rampup 0 report_signal_em 0 report_power_em 0 report_power_parallel 0 ff_setup 0
  Setting attribute of root '/': 'flowtool_metrics_qor_vivid' = reports/qor.html
  Setting attribute of root '/': 'flow_header_tcl' = 
  #- extend flow report name based on context
  if {[is_flow -quiet -inside flow:sta] || [is_flow -quiet -inside flow:sta_dmmmc] || [is_flow -quiet -inside flow:sta_eco]} {
    if {![regexp {sta$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "sta" : "[get_db flow_report_name].sta"}]
    }
  } elseif {[is_flow -quiet -inside flow:ir_early_static] || [is_flow -quiet -inside flow:ir_early_dynamic]} {
    if {![regexp {era$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "era" : "[get_db flow_report_name].era"}]
    }
  } elseif {[is_flow -quiet -inside flow:ir_grid] || [is_flow -quiet -inside flow:ir_static] || [is_flow -quiet -inside flow:ir_dynamic] || [is_flow -quiet -inside flow:ir_rampup]} {
    if {![regexp {ir$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "ir" : "[get_db flow_report_name].ir"}]
    }
  } elseif {[is_flow -quiet -inside flow:sta_subflows] && [get_db flow_branch] ne {}} {
    set_db flow_report_name [get_db flow_branch]
  } elseif {[regexp {block_start|hier_start|eco_start} [get_db flow_step_current]]} {
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
  } else {
  }

  #- Create report dir (if necessary)
  file mkdir [file normalize [file join [get_db flow_report_directory] [get_db flow_report_name]]]

  Setting attribute of root '/': 'flow_top' = flow:block
  Setting attribute of root '/': 'flow_top' = flow_current
Sourcing flow scripts done.
Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
#@ Begin verbose flow_step activate_views
@flow_step(activate_views)  2:   apply {{} {
                                   set db [get_db flow_starting_db]
                                   set flow [lindex [get_db flow_hier_path] end]
                                   set setup_views [get_feature -obj $flow setup_views]
                                   set hold_views [get_feature -obj $flow hold_views]
                                   set leakage_view [get_feature -obj $flow leakage_view]
                                   set dynamic_view [get_feature -obj $flow dynamic_view]
                                 
                                   if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
                                     #- use read_db args for DB types and set_analysis_views for TCL
                                     if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
                                       set cmd "set_analysis_view"
                                       if {$setup_views ne ""} {
                                         append cmd " -setup [list $setup_views]"
                                       } else {
                                         append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
                                       }
                                       if {$hold_views ne ""} {
                                         append cmd " -hold [list $hold_views]"
                                       } else {
                                         append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
                                       }
                                       if {$leakage_view ne ""} {
                                         append cmd " -leakage [list $leakage_view]"
                                       } else {
                                         if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
                                           append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
                                         }
                                       }
                                       if {$dynamic_view ne ""} {
                                         append cmd " -dynamic [list $dynamic_view]"
                                       } else {
                                         if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
                                           append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
                                         }
                                       }
                                       eval $cmd
                                     } elseif {[llength [get_db analysis_views]] == 0} {
                                       set cmd "set_flowkit_read_db_args"
                                       if {$setup_views ne ""} {
                                         append cmd " -setup_views [list $setup_views]"
                                       }
                                       if {$hold_views ne ""} {
                                         append cmd " -hold_views [list $hold_views]"
                                       }
                                       if {$leakage_view ne ""} {
                                         append cmd " -leakage_view [list $leakage_view]"
                                       }
                                       if {$dynamic_view ne ""} {
                                         append cmd " -dynamic_view [list $dynamic_view]"
                                       }
                                       eval $cmd
                                     } else {
                                     }
                                   }
                                 }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow_step(init_mcpu)  2:   apply {{} {
                              # Multi host/cpu attributes
                              #-----------------------------------------------------------------------------
                              # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
                              # the specified dist script.  This connects the number of CPUs being reserved
                              # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
                              # a typical environment variable exported by distribution platforms and is
                              # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
                              if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
                                set max_cpus $::env(FLOWTOOL_NUM_CPUS)
                              } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
                                set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
                              } else {
                                set max_cpus 1
                              }
                              switch -glob [get_db program_short_name] {
                                default       {}
                                joules*       -
                                genus*        -
                                innovus*      -
                                tempus*       -
                                voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
                              }
                          if {[get_feature opt_signoff]} {
                                if {[is_flow -inside flow:opt_signoff]} {
                                  set_multi_cpu_usage -verbose -remote_host 1
                                  set_multi_cpu_usage -verbose -cpu_per_remote_host 16
                                  set_distributed_hosts -local
                                }
                          }
                            }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.pre
Sourcing flow scripts...
  Setting attribute of root '/': 'flow_template_type' = stylus
  Setting attribute of root '/': 'flow_template_version' = 1
  Setting attribute of root '/': 'flow_template_tools' = genus innovus tempus quantus voltus
  Setting attribute of root '/': 'flow_template_feature_definition' = flow_express 0 report_inline {} report_defer 0 report_none 0 report_clp 0 report_lec {} use_common_db 0 report_pba {} dft_simple 0 dft_compressor 0 synth_hybrid 0 synth_ispatial 0 synth_placev2 0 opt_early_cts 0 clock_design 0 clock_flexible_htree 0 opt_clock 0 opt_postcts_hold_disable 0 opt_postcts_split 0 route_filler_disable 0 route_track_opt 0 route_secondary_nets 0 opt_postroute_split 0 opt_route 0 opt_signoff {} opt_em 0 opt_eco 0 sta_use_setup_yaml 0 sta_dmmmc 0 sta_glitch 0 sta_eco 0 report_early_static_ir 0 report_early_dynamic_ir 0 report_grid_resistance 0 report_static_ir {} report_dynamic_ir {} report_rampup 0 report_signal_em 0 report_power_em 0 report_power_parallel 0 ff_setup 0
  Setting attribute of root '/': 'flowtool_metrics_qor_vivid' = reports/qor.html
  Setting attribute of root '/': 'flow_header_tcl' = 
  #- extend flow report name based on context
  if {[is_flow -quiet -inside flow:sta] || [is_flow -quiet -inside flow:sta_dmmmc] || [is_flow -quiet -inside flow:sta_eco]} {
    if {![regexp {sta$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "sta" : "[get_db flow_report_name].sta"}]
    }
  } elseif {[is_flow -quiet -inside flow:ir_early_static] || [is_flow -quiet -inside flow:ir_early_dynamic]} {
    if {![regexp {era$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "era" : "[get_db flow_report_name].era"}]
    }
  } elseif {[is_flow -quiet -inside flow:ir_grid] || [is_flow -quiet -inside flow:ir_static] || [is_flow -quiet -inside flow:ir_dynamic] || [is_flow -quiet -inside flow:ir_rampup]} {
    if {![regexp {ir$} [get_db flow_report_name]]} {
      set_db flow_report_name [expr {[string is space [get_db flow_report_name]] ? "ir" : "[get_db flow_report_name].ir"}]
    }
  } elseif {[is_flow -quiet -inside flow:sta_subflows] && [get_db flow_branch] ne {}} {
    set_db flow_report_name [get_db flow_branch]
  } elseif {[regexp {block_start|hier_start|eco_start} [get_db flow_step_current]]} {
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
  } else {
  }

  #- Create report dir (if necessary)
  file mkdir [file normalize [file join [get_db flow_report_directory] [get_db flow_report_name]]]

  Setting attribute of root '/': 'flow_top' = flow:block
  Setting attribute of root '/': 'flow_top' = flow_current
Sourcing flow scripts done.
reading previous metrics...
Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
#@ Begin verbose flow_step activate_views
@flow_step(activate_views)  2:   apply {{} {
                                   set db [get_db flow_starting_db]
                                   set flow [lindex [get_db flow_hier_path] end]
                                   set setup_views [get_feature -obj $flow setup_views]
                                   set hold_views [get_feature -obj $flow hold_views]
                                   set leakage_view [get_feature -obj $flow leakage_view]
                                   set dynamic_view [get_feature -obj $flow dynamic_view]
                                 
                                   if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
                                     #- use read_db args for DB types and set_analysis_views for TCL
                                     if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
                                       set cmd "set_analysis_view"
                                       if {$setup_views ne ""} {
                                         append cmd " -setup [list $setup_views]"
                                       } else {
                                         append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
                                       }
                                       if {$hold_views ne ""} {
                                         append cmd " -hold [list $hold_views]"
                                       } else {
                                         append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
                                       }
                                       if {$leakage_view ne ""} {
                                         append cmd " -leakage [list $leakage_view]"
                                       } else {
                                         if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
                                           append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
                                         }
                                       }
                                       if {$dynamic_view ne ""} {
                                         append cmd " -dynamic [list $dynamic_view]"
                                       } else {
                                         if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
                                           append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
                                         }
                                       }
                                       eval $cmd
                                     } elseif {[llength [get_db analysis_views]] == 0} {
                                       set cmd "set_flowkit_read_db_args"
                                       if {$setup_views ne ""} {
                                         append cmd " -setup_views [list $setup_views]"
                                       }
                                       if {$hold_views ne ""} {
                                         append cmd " -hold_views [list $hold_views]"
                                       }
                                       if {$leakage_view ne ""} {
                                         append cmd " -leakage_view [list $leakage_view]"
                                       }
                                       if {$dynamic_view ne ""} {
                                         append cmd " -dynamic_view [list $dynamic_view]"
                                       }
                                       eval $cmd
                                     } else {
                                     }
                                   }
                                 }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow_step(init_mcpu)  2:   apply {{} {
                              # Multi host/cpu attributes
                              #-----------------------------------------------------------------------------
                              # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
                              # the specified dist script.  This connects the number of CPUs being reserved
                              # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
                              # a typical environment variable exported by distribution platforms and is
                              # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
                              if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
                                set max_cpus $::env(FLOWTOOL_NUM_CPUS)
                              } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
                                set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
                              } else {
                                set max_cpus 1
                              }
                              switch -glob [get_db program_short_name] {
                                default       {}
                                joules*       -
                                genus*        -
                                innovus*      -
                                tempus*       -
                                voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
                              }
                          if {[get_feature opt_signoff]} {
                                if {[is_flow -inside flow:opt_signoff]} {
                                  set_multi_cpu_usage -verbose -remote_host 1
                                  set_multi_cpu_usage -verbose -cpu_per_remote_host 16
                                  set_distributed_hosts -local
                                }
                          }
                            }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.post
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_flow
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_generic
  Setting attribute of root '/': 'flow_report_name' = syn_generic
#@ Begin verbose flow_step synthesis.syn_generic.block_start
@flow_step(block_start) 2:     set_db flow_write_db_common false
  Setting attribute of root '/': 'flow_write_db_common' = false
#@ End verbose flow_step synthesis.syn_generic.block_start
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             31             36                                      block_start
#@ Begin verbose flow_step synthesis.syn_generic.init_elaborate
@flow_step(init_elaborate) 2:   # HDL attributes [get_db -category hdl]
@flow_step(init_elaborate) 3:   #-----------------------------------------------------------------------------
@flow_step(init_elaborate) 5:   # Low Power attributes [get_db -category lp_cg]
@flow_step(init_elaborate) 6:   #-----------------------------------------------------------------------------
@flow_step(init_elaborate) 7:   set_db lp_insert_clock_gating 1
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
#@ End verbose flow_step synthesis.syn_generic.init_elaborate
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              5                                      init_elaborate
#@ Begin verbose flow_step synthesis.syn_generic.init_design.read_mmmc
@flow_step(read_mmmc)   2:   apply {{} {
                               set FH [open [file join [get_db flow_db_directory] [get_db flow_report_name].mmmc_config.tcl] w]
                             
                               puts $FH "##############################################################################"
                               puts $FH "## LIBRARY SETS"
                               puts $FH "##############################################################################"
                               foreach name [dict keys [get_flow_config library_sets]] {
                             
                                 set library_files [get_flow_config -quiet library_sets $name library_files]
                                 set link_files    [get_flow_config -quiet library_sets $name link_library_files]
                                 set target_files  [get_flow_config -quiet library_sets $name target_library_files]
                                 set aocv_files    [get_flow_config -quiet library_sets $name aocv_files]
                                 set lvf_files     [get_flow_config -quiet library_sets $name lvf_files]
                                 set si_files      [get_flow_config -quiet library_sets $name si_files]
                                 set socv_files    [get_flow_config -quiet library_sets $name socv_files]
                             
                                 puts $FH "create_library_set \\"
                                 puts $FH "  -name $name \\"
                                 #- define timing_files (.ldb/.lib)
                                 if {[llength $library_files] > 0} {
                                   puts $FH "  -timing \\"
                                   puts $FH "    \[list \\"
                                   if {[llength $library_files] != [llength [join $library_files]]} {
                                     foreach inner_list $library_files {
                                       puts $FH "      \[list \\"
                                       foreach file $inner_list {
                                         puts $FH "        [file normalize $file] \\"
                                       }
                                       puts $FH "      \] \\"
                                     }
                                   } else {
                                     foreach file $library_files {
                                       puts $FH "      [file normalize $file] \\"
                                     }
                                   }
                                   if {[llength [concat $aocv_files $lvf_files $si_files $socv_files]] > 0 } {
                                     puts $FH "    \] \\"
                                   } else {
                                     puts $FH "    \]"
                                   }
                                 }
                                 #- define link/target timing_files (.ldb/.lib)
                                 if {[llength $link_files] > 0 && [llength $target_files] > 0} {
                                   puts $FH "  -link_timing \\"
                                   puts $FH "    \[list \\"
                                   foreach file $link_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   puts $FH "    \] \\"
                                   puts $FH "  -target_timing \\"
                                   puts $FH "    \[list \\"
                                   foreach file $target_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   if {[llength [concat $aocv_files $lvf_files $si_files $socv_files]] > 0 } {
                                     puts $FH "    \] \\"
                                   } else {
                                     puts $FH "    \]"
                                   }
                                 }
                                 #- define aocv files
                                 if {[llength $aocv_files] > 0 } {
                                   puts $FH "  -aocv \\"
                                   puts $FH "    \[list \\"
                                   foreach file $aocv_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   if {[llength [concat $lvf_files $si_files $socv_files]] > 0 } {
                                     puts $FH "    \] \\"
                                   } else {
                                     puts $FH "    \]"
                                   }
                                 }
                                 #- define lvf files
                                 if {[llength $lvf_files] > 0 } {
                                   puts $FH "  -lvf \\"
                                   puts $FH "    \[list \\"
                                   foreach file $lvf_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   if {[llength [concat $si_files $socv_files]] > 0 } {
                                     puts $FH "    \] \\"
                                   } else {
                                     puts $FH "    \]"
                                   }
                                 }
                                 #- define si files (.cdb)
                                 if {[llength $si_files] > 0 } {
                                   puts $FH "  -si     \\"
                                   puts $FH "    \[list \\"
                                   foreach file $si_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   if {[llength [concat $socv_files]] > 0 } {
                                     puts $FH "    \] \\"
                                   } else {
                                     puts $FH "    \]"
                                   }
                                 }
                                 #- define socv files
                                 if {[llength $socv_files] > 0 } {
                                   puts $FH "  -socv   \\"
                                   puts $FH "    \[list \\"
                                   foreach file $socv_files {
                                     puts $FH "      [file normalize $file] \\"
                                   }
                                   puts $FH "    \]"
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "##############################################################################"
                               puts $FH "## OPERATING CONDITIONS"
                               puts $FH "##############################################################################"
                               foreach name [dict keys [get_flow_config -quiet opconds]] {
                                 set op_cond_process      [get_flow_config -quiet opconds $name process]
                                 set op_cond_voltage      [get_flow_config -quiet opconds $name voltage]
                                 set op_cond_temperature  [get_flow_config -quiet opconds $name temperature]
                             
                                 puts $FH "create_opcond \\"
                                 puts $FH "  -name $name \\"
                                 if ![string is space $op_cond_process] {
                                   puts $FH "  -process $op_cond_process \\"
                                 }
                                 if ![string is space $op_cond_voltage] {
                                   puts $FH "  -voltage $op_cond_voltage \\"
                                 }
                                 if ![string is space $op_cond_temperature] {
                                   puts $FH "  -temperature $op_cond_temperature \\"
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "###############################################################################"
                               puts $FH "### RC CORNERS"
                               puts $FH "###############################################################################"
                               foreach name [dict keys [get_flow_config rc_corners]] {
                                 set rc_corner_qrc_tech    [get_flow_config -quiet rc_corners $name qrc_tech_file]
                                 set rc_corner_temperature [get_flow_config -quiet rc_corners $name temperature]
                             
                                 puts $FH "create_rc_corner \\"
                                 puts $FH "  -name $name \\"
                                 if ![string is space $rc_corner_temperature] {
                                   puts $FH "  -temperature $rc_corner_temperature \\"
                                 }
                                 if ![string is space $rc_corner_qrc_tech] {
                                   puts $FH "  -qrc_tech $rc_corner_qrc_tech"
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "##############################################################################"
                               puts $FH "## TIMING CONDITIONS"
                               puts $FH "##############################################################################"
                               foreach name [dict keys [get_flow_config timing_conditions]] {
                                 set timing_condition_lib_set [get_flow_config -quiet timing_conditions $name library_sets]
                                 set timing_condition_opcond  [get_flow_config -quiet timing_conditions $name opcond]
                                 set timing_condition_opcond_lib  [get_flow_config -quiet timing_conditions $name opcond_library]
                             
                                 puts $FH "create_timing_condition \\"
                                 puts $FH "  -name $name \\"
                             
                                 #- Timing Condition library sets validation
                                 puts $FH "  -library_sets \\"
                                 puts $FH "    \[list \\"
                                 foreach tc_lib_set $timing_condition_lib_set {
                                   puts $FH "        $tc_lib_set \\"
                                 }
                                 if {[llength [concat $timing_condition_opcond $timing_condition_opcond_lib]] > 0 } {
                                   puts $FH "    \] \\"
                                 } else {
                                   puts $FH "    \]"
                                 }
                                 if {![string is space $timing_condition_opcond]} {
                                   if {![string is space $timing_condition_opcond_lib]} {
                                     puts $FH "  -opcond $timing_condition_opcond \\"
                                     puts $FH "  -opcond_library $timing_condition_opcond_lib"
                                   } else {
                                    puts $FH "  -opcond $timing_condition_opcond"
                                  }
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "###############################################################################"
                               puts $FH "### DELAY CORNERS"
                               puts $FH "###############################################################################"
                               foreach name [dict keys [get_flow_config delay_corners]] {
                                 set delay_corner_early_rc_corner  [get_flow_config -quiet delay_corners $name rc_corner early]
                                 set delay_corner_late_rc_corner   [get_flow_config -quiet delay_corners $name rc_corner late]
                                 set delay_corner_early_timing_condition [get_flow_config -quiet delay_corners $name timing_condition early]
                                 set delay_corner_late_timing_condition  [get_flow_config -quiet delay_corners $name timing_condition late]
                             
                                 puts $FH "create_delay_corner \\"
                                 puts $FH "  -name $name \\"
                             
                                 #- define delay_corner -rc_corner
                                 if {![string is space $delay_corner_early_rc_corner] && ![string is space $delay_corner_late_rc_corner]} {
                                   if {$delay_corner_early_rc_corner eq $delay_corner_late_rc_corner} {
                                     puts $FH "  -rc_corner $delay_corner_early_rc_corner \\"
                                   } else {
                                     puts $FH "  -early_rc_corner $delay_corner_early_rc_corner \\"
                                     puts $FH "  -late_rc_corner $delay_corner_late_rc_corner \\"
                                   }
                                 }
                                 #- define delay_corner -timing_condition
                                 if {![string is space $delay_corner_early_timing_condition] && ![string is space $delay_corner_late_timing_condition]} {
                                   if {$delay_corner_early_timing_condition eq $delay_corner_late_timing_condition} {
                                     puts $FH "  -timing_condition [list $delay_corner_early_timing_condition]"
                                   } else {
                                     puts $FH "  -early_timing_condition [list $delay_corner_early_timing_condition] \\"
                                     puts $FH "  -late_timing_condition [list $delay_corner_late_timing_condition]"
                                   }
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "###############################################################################"
                               puts $FH "### CONSTRAINT MODES"
                               puts $FH "###############################################################################"
                               foreach name [dict keys [get_flow_config constraint_modes]] {
                                 set constraint_mode_sdc       [get_flow_config -quiet constraint_modes $name sdc_files]
                                 set constraint_mode_tcl_vars  [get_flow_config -quiet constraint_modes $name tcl_variables]
                             
                                 puts $FH "create_constraint_mode \\"
                                 puts $FH "  -name $name \\"
                                 #- Constraint_mode -sdc_files
                                 puts $FH "  -sdc_files \\"
                                 puts $FH "    \[list \\"
                                 foreach file $constraint_mode_sdc {
                                   puts $FH "      [file normalize $file] \\"
                                 }
                                 #- Constraint_mode -tcl_vars
                                 if ![string is space $constraint_mode_tcl_vars] {
                                   puts $FH "    \] \\"
                                   puts $FH "  -tcl_variables \{$constraint_mode_tcl_vars\}"
                                 } else {
                                   puts $FH "    \]"
                                 }
                                 puts $FH ""
                               }
                               puts $FH ""
                               puts $FH "###############################################################################"
                               puts $FH "### ANALYSIS VIEWS"
                               puts $FH "###############################################################################"
                               set analysis_view_is_setup_list   ""
                               set analysis_view_is_hold_list    ""
                               set analysis_view_is_dynamic_list ""
                               set analysis_view_is_leakage_list ""
                               foreach name [dict keys [get_flow_config analysis_views]] {
                                 puts $FH "create_analysis_view \\"
                                 puts $FH "  -name $name \\"
                                 puts $FH "  -constraint_mode [get_flow_config -quiet analysis_views $name constraint_mode] \\"
                                 if {![string is space [get_flow_config -quiet analysis_views $name power_modes]]} {
                                   puts $FH "  -power_modes [get_flow_config -quiet analysis_views $name power_modes] \\"
                                 }
                                 puts $FH "  -delay_corner [get_flow_config -quiet analysis_views $name delay_corner]"
                                 #- Sort views by purpose
                                 if {[string is true -strict [get_flow_config -quiet analysis_views $name is_setup]]} {
                                   lappend analysis_view_is_setup_list $name
                                 }
                                 if {[string is true -strict [get_flow_config -quiet analysis_views $name is_hold]]} {
                                   lappend analysis_view_is_hold_list $name
                                 }
                                 if {[string is true -strict [get_flow_config -quiet analysis_views $name is_leakage]]} {
                                   lappend analysis_view_is_leakage_list $name
                                 }
                                 if {[string is true -strict [get_flow_config -quiet analysis_views $name is_dynamic]]} {
                                   lappend analysis_view_is_dynamic_list $name
                                 }
                                 puts $FH ""
                               }
                             
                               #- Override view list with feature values when available
                               if {[get_feature setup_views] ne ""} {
                                 set analysis_view_is_setup_list [get_feature setup_views]
                               }
                               if {[get_feature hold_views] ne ""} {
                                 set analysis_view_is_hold_list [get_feature hold_views]
                               }
                               if {[get_feature leakage_view] ne ""} {
                                 set analysis_view_is_leakage_list [get_feature leakage_view]
                               }
                               if {[get_feature dynamic_view] ne ""} {
                                 set analysis_view_is_dynamic_list [get_feature dynamic_view]
                               }
                             
                               #- Configure the Analysis View
                               puts $FH "set_analysis_view \\"
                               puts $FH "  -setup   \[list $analysis_view_is_setup_list\] \\"
                               if {[llength $analysis_view_is_leakage_list] > 0 && [llength $analysis_view_is_dynamic_list] > 0} {
                                 puts $FH "  -hold    \[list $analysis_view_is_hold_list\] \\"
                                 puts $FH "  -leakage \[list $analysis_view_is_leakage_list\] \\"
                                 puts $FH "  -dynamic \[list $analysis_view_is_dynamic_list\]"
                               } elseif {[llength $analysis_view_is_leakage_list] > 0 && [llength $analysis_view_is_dynamic_list] == 0} {
                                 puts $FH "  -hold    \[list $analysis_view_is_hold_list\] \\"
                                 puts $FH "  -leakage \[list $analysis_view_is_leakage_list\]"
                               } elseif {[llength $analysis_view_is_leakage_list] == 0 && [llength $analysis_view_is_dynamic_list] > 0} {
                                 puts $FH "  -hold    \[list $analysis_view_is_hold_list\] \\"
                                 puts $FH "  -dynamic \[list $analysis_view_is_dynamic_list\]"
                               } else {
                                 puts $FH "  -hold    \[list $analysis_view_is_hold_list\]"
                               }
                               puts $FH ""
                               close $FH
                             
                               #- Read MMMC file
                               if {[is_flow -inside flow:init_design]} {
                                 read_mmmc [file join [get_db flow_db_directory] [get_db flow_report_name].mmmc_config.tcl]
                               }
                             }}
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing './dbs/syn_generic.mmmc_config.tcl' (Mon Feb 09 13:46:08 EST 2026)...
#@ Begin verbose source ./dbs/syn_generic.mmmc_config.tcl
@file(syn_generic.mmmc_config.tcl) 4: create_library_set \
  -name ff_v1.98_0C \
  -timing \
    [list \
      /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_ff_1.98_0_nldm.lib \
    ]
@file(syn_generic.mmmc_config.tcl) 11: create_library_set \
  -name ss_v1.62_125C \
  -timing \
    [list \
      /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_ss_1.62_125_nldm.lib \
    ]
@file(syn_generic.mmmc_config.tcl) 18: create_library_set \
  -name tt_v1.8_25C \
  -timing \
    [list \
      /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib \
      /nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib \
    ]
@file(syn_generic.mmmc_config.tcl) 34: create_rc_corner \
  -name Nominal_25C \
  -temperature 25 \
  -qrc_tech ../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile
@file(syn_generic.mmmc_config.tcl) 43: create_timing_condition \
  -name ff_v1.98_0C \
  -library_sets \
    [list \
        ff_v1.98_0C \
    ]
@file(syn_generic.mmmc_config.tcl) 50: create_timing_condition \
  -name ss_v1.62_125C \
  -library_sets \
    [list \
        ss_v1.62_125C \
    ]
@file(syn_generic.mmmc_config.tcl) 57: create_timing_condition \
  -name tt_v1.8_25C \
  -library_sets \
    [list \
        tt_v1.8_25C \
    ]
@file(syn_generic.mmmc_config.tcl) 68: create_delay_corner \
  -name tt_v1.8_25C_Nominal_25 \
  -rc_corner Nominal_25C \
  -timing_condition tt_v1.8_25C
@file(syn_generic.mmmc_config.tcl) 73: create_delay_corner \
  -name ff_v1.98_0C_Nominal_25 \
  -rc_corner Nominal_25C \
  -timing_condition ff_v1.98_0C
@file(syn_generic.mmmc_config.tcl) 78: create_delay_corner \
  -name ss_v1.62_125C_Nominal_25 \
  -rc_corner Nominal_25C \
  -timing_condition ss_v1.62_125C
@file(syn_generic.mmmc_config.tcl) 87: create_constraint_mode \
  -name func \
  -sdc_files \
    [list \
      /nethome/dkhalil8/InnovateECE/RTL2GDS/pipeline_src/base.sdc \
    ]
@file(syn_generic.mmmc_config.tcl) 98: create_analysis_view \
  -name tt_v1.8_25C_Nominal_25_func \
  -constraint_mode func \
  -delay_corner tt_v1.8_25C_Nominal_25
@file(syn_generic.mmmc_config.tcl) 103: set_analysis_view \
  -setup   [list tt_v1.8_25C_Nominal_25_func] \
  -hold    [list tt_v1.8_25C_Nominal_25_func] \
  -leakage [list tt_v1.8_25C_Nominal_25_func] \
  -dynamic [list tt_v1.8_25C_Nominal_25_func]

  Message Summary for Library both libraries:
  *******************************************
  Missing library level attribute. [LBR-516]: 1
  An unsupported construct was detected in this library. [LBR-40]: 2
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_tt_1.8_25_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'ICGX1'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:tt_v1.8_25C'.
#@ End verbose source ./dbs/syn_generic.mmmc_config.tcl
#@ End verbose flow_step synthesis.syn_generic.init_design.read_mmmc
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              6                                      read_mmmc
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_design
#@ Begin verbose flow_step synthesis.syn_generic.init_design.read_physical
@flow_step(read_physical)  2:   apply {{} {
                                  if {![string is space [get_flow_config -quiet init_physical_files lef_files]]} {
                                    read_physical -lef [get_flow_config init_physical_files lef_files]
                                  }
                                  if {![string is space [get_flow_config -quiet init_physical_files oa_ref_libs]]} {
                                    set flow_startup_directory [get_db flow_startup_directory]
                                    set flow_top_directory [file normalize [get_db flow_working_directory]]
                                    if {![string is space [get_flow_config -quiet init_physical_files oa_search_libs]]} {
                                      set cmd "[list read_physical -oa_ref_libs [get_flow_config init_physical_files oa_ref_libs] -oa_search_libs [get_flow_config init_physical_files oa_search_libs]]"
                                    } else {
                                      set cmd "[list read_physical -oa_ref_libs [get_flow_config init_physical_files oa_ref_libs]]"
                                    }
                                
                                    if {$flow_startup_directory ne $flow_top_directory} {
                                      cd $flow_startup_directory
                                      eval $cmd
                                      cd $flow_top_directory
                                    } else {
                                      eval $cmd
                                    }
                                  }
                                }}

  According to lef_library, there are total 5 routing layers [ V(2) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met1' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ANTENNA cannot be found in library.
#@ End verbose flow_step synthesis.syn_generic.init_design.read_physical
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              4              4                                      read_physical
#@ Begin verbose flow_step synthesis.syn_generic.init_design.read_hdl
@flow_step(read_hdl) 2:   set hdl_file_list [list ../pipeline_src/test.sv]
@flow_step(read_hdl) 3:   read_hdl -sv $hdl_file_list
@flow_step(read_hdl) 4:   elaborate counter_16bit
  Libraries have 88 usable logic and 18 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'counter_16bit' from file '../pipeline_src/test.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'counter_16bit'.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: counter_16bit, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: counter_16bit, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: counter_16bit, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: counter_16bit, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose flow_step synthesis.syn_generic.init_design.read_hdl
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              5                                      read_hdl
#@ Begin verbose flow_step synthesis.syn_generic.init_design.read_power_intent
@flow_step(read_power_intent) 2:   if {![string is space [get_flow_config -quiet init_power_intent_files 1801]]} {
                                     read_power_intent -1801 [get_flow_config init_power_intent_files 1801]
                                   }
@flow_step(read_power_intent) 5:   if {![string is space [get_flow_config -quiet init_power_intent_files cpf]]} {
                                     read_power_intent -cpf [get_flow_config init_power_intent_files cpf]
                                   }
#@ End verbose flow_step synthesis.syn_generic.init_design.read_power_intent
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              5                                      read_power_intent
#@ Begin verbose flow_step synthesis.syn_generic.init_design.run_init_design
@flow_step(run_init_design) 2:   set_db init_ground_nets VSS
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = VSS
@flow_step(run_init_design) 3:   set_db init_power_nets VDD
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = VDD
@flow_step(run_init_design) 5:   init_design
Started checking and loading power intent for design counter_16bit...
=====================================================================
No power intent for design 'counter_16bit'.
Completed checking and loading power intent for design counter_16bit (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==========================================================================================================================
#
# Reading SDC /nethome/dkhalil8/InnovateECE/RTL2GDS/pipeline_src/base.sdc for view:tt_v1.8_25C_Nominal_25_func (constraint_mode:func)
#
[INFO] Setting load to: 0.033442
[INFO] Setting output delay to: 0
[INFO] Setting input delay to: 0
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: .15
[INFO] Setting timing derate to: 5%
Warning : Command set_timing_derate -delay_corner is expected in Common UI. [SDC-241]
        : .Now using delay corner tt_v1.8_25C_Nominal_25
        : Option -delay_corner is required by set_timing_derate in Common UI mode.
Warning : Command set_timing_derate -delay_corner is expected in Common UI. [SDC-241]
        : .Now using delay corner tt_v1.8_25C_Nominal_25
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_interactive_constraint_modes" - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_timing_derate"        - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
There is no ndr for this design!
INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6188): Importing multi-corner technology file(s) for preRoute extraction...

INFO (IMPEXT-5003): /nethome/dkhalil8/InnovateECE/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile

INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6209): Completed (cpu: 1165981.000000 real: 1165981.000000)


  According to qrc_tech_file, there are total 5 routing layers [ V(2) / H(3) ]

There is no ndr for this design!
INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6188): Importing multi-corner technology file(s) for preRoute extraction...

INFO (IMPEXT-5003): /nethome/dkhalil8/InnovateECE/RTL2GDS/design/../SiliconJackets/cadence_sky130/sky130_release_0.0.4/quantus/extraction/typical/qrcTechFile

INFO (IMPEXT-7048): Generating auto layer map file.

INFO (IMPEXT-6209): Completed (cpu: 1181186.000000 real: 1181186.000000)


  According to qrc_tech_file, there are total 5 routing layers [ V(2) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
#@ End verbose flow_step synthesis.syn_generic.init_design.run_init_design
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              7              8                                      run_init_design
Finished exporting design database to file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_generic.init_design.run_init_design.db_2' for 'counter_16bit' (command execution time mm:ss cpu = 00:00, real = 00:00).
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step synthesis.syn_generic.init_genus.init_genus_yaml
@flow_step(init_genus_yaml)  2:   # Timing attributes  [get_db -category tim]
@flow_step(init_genus_yaml)  3:   #-------------------------------------------------------------------------------
@flow_step(init_genus_yaml)  4:   set_db ocv_mode                         true
  Setting attribute of root '/': 'ocv_mode' = true
@flow_step(init_genus_yaml)  6:   # Routing attributes  [get_db -category route]
@flow_step(init_genus_yaml)  7:   #-------------------------------------------------------------------------------
@flow_step(init_genus_yaml)  8:   set_db design_top_routing_layer met5
Warning : Layer 'met1' has zero utilization. To include set a utilization value.
no gcells found!
  Setting attribute of root '/': 'design_top_routing_layer' = met5
@flow_step(init_genus_yaml)  9:   set_db design_bottom_routing_layer met1
  Setting attribute of root '/': 'design_bottom_routing_layer' = met1
@flow_step(init_genus_yaml) 11:   # Optimization attributes  [get_db -category netlist]
@flow_step(init_genus_yaml) 12:   #-------------------------------------------------------------------------------
@flow_step(init_genus_yaml) 13:   set_db design_flow_effort standard
  Setting attribute of root '/': 'design_flow_effort' = standard
@flow_step(init_genus_yaml) 14:   set_db design_power_effort none
  Setting attribute of root '/': 'design_power_effort' = none
@flow_step(init_genus_yaml) 15:   set_db opt_leakage_to_dynamic_ratio 0.5
  Setting attribute of root '/': 'opt_leakage_to_dynamic_ratio' = 0.5
@flow_step(init_genus_yaml) 16:   set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
  Setting attribute of root '/': 'cts_buffer_cells' = CLKBUFX2 CLKBUFX4 CLKBUFX8
@flow_step(init_genus_yaml) 17:   set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
  Setting attribute of root '/': 'cts_inverter_cells' = CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8
@flow_step(init_genus_yaml) 18:   set_db cts_clock_gating_cells ICGX1
  Setting attribute of root '/': 'cts_clock_gating_cells' = ICGX1
@flow_step(init_genus_yaml) 19:   set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
  Setting attribute of root '/': 'cts_logic_cells' = CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8
@flow_step(init_genus_yaml) 21:   # Physical attributes  [get_db -category phys]
@flow_step(init_genus_yaml) 22:   #-------------------------------------------------------------------------------
@flow_step(init_genus_yaml) 23:   set_db design_process_node 130
##  Process: 130            (User Set)
##     Node: (not set)
##  Check design process and node:
##  Design tech node is not set.
  Setting attribute of root '/': 'design_process_node' = 130
#@ End verbose flow_step synthesis.syn_generic.init_genus.init_genus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              4              5                                      init_genus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_genus
#@ Begin verbose flow_step synthesis.syn_generic.init_genus.init_genus_user
@flow_step(init_genus_user)  2:   set_db heartbeat 300
  Setting attribute of root '/': 'heartbeat' = 300
@flow_step(init_genus_user)  3:   set_db max_cpus_per_server 16
  Setting attribute of root '/': 'max_cpus_per_server' = 16
@flow_step(init_genus_user)  4:   # Timing attributes  [get_db -category tim]
@flow_step(init_genus_user)  5:   #-----------------------------------------------------------------------------
@flow_step(init_genus_user)  6:   set_db timing_apply_default_primary_input_assertion true
  Setting attribute of root '/': 'timing_apply_default_primary_input_assertion' = true
@flow_step(init_genus_user)  7:   set_db timing_analysis_async_checks     async
  Setting attribute of root '/': 'timing_analysis_async_checks' = async
@flow_step(init_genus_user)  9:   # Optimization attributes  [get_db -category netlist]
@flow_step(init_genus_user) 10:   #-----------------------------------------------------------------------------
@flow_step(init_genus_user) 12:   # Datapath attributes  [get_db -category dp]
@flow_step(init_genus_user) 13:   #-----------------------------------------------------------------------------
@flow_step(init_genus_user) 15:   # Leakage Power attributes  [get_db -category lp_opt lib_ui]
@flow_step(init_genus_user) 16:   #-----------------------------------------------------------------------------
#@ End verbose flow_step synthesis.syn_generic.init_genus.init_genus_user
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              4              5                                      init_genus_user
#@ Begin verbose flow_step synthesis.syn_generic.set_dont_use
@flow_step(set_dont_use) 2:   #- disable base_cell usage during optimization
#@ End verbose flow_step synthesis.syn_generic.set_dont_use
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              5                                      set_dont_use
#@ Begin verbose flow_step synthesis.syn_generic.commit_power_intent
@flow_step(commit_power_intent)  2:   if {[join [dict values [get_db init_power_intent_files]]] ne {}} {
                                        #- apply power intent rules
                                        if {[is_flow -quiet -inside synthesis]} {
                                          apply_power_intent -summary
                                        }
                                      
                                        #- commit power intent rules
                                        commit_power_intent
                                      }
#@ End verbose flow_step synthesis.syn_generic.commit_power_intent
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              4              5                                      commit_power_intent
#@ Begin verbose flow_step synthesis.syn_generic.run_syn_generic
@flow_step(run_syn_generic) 2:   #- Synthesize to generic gates
@flow_step(run_syn_generic) 3:   syn_generic
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:46:57 (Feb09) |   1.01 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 16 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in counter_16bit
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Multi-threaded constant propagation [4|0] ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from 'design:counter_16bit'
Inserting clock-gating logic .....
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | From cts_clock_gating_cells | 
--------------------------------------------------------------------------------------
| latch_posedge_precontrol | tt_v1.8_25C    | No       |                             | 
--------------------------------------------------------------------------------------
Warning : Cannot find any usable integrated clock-gating cell. [POPT-78]
        : The provided library does not have any usable integrated clock-gating cell for some required clock gate types.
        : If the library has an integrated clock-gating cell, but this cell has either a 'dont_use' or a 'dont_touch' attribute set to 'true', the cell is considered unusable.  To make the cell usable, set the 'dont_use' and 'dont_touch' attributes for the base_cell to 'false' in Synthesis.
Info    : Cannot find requested type of clock-gating integrated cell. [POPT-10]
        : The library has no integrated clock-gating cells of type 'latch_posedge_precontrol' and 'latch_negedge_precontrol'.
Warning : Cannot find any usable integrated clock-gating cell. [POPT-78]
        : The provided library does not have a usable integrated clock-gating cell.
Required integrated clock-gating cells: 
--------------------------------------------------------------------------------------
| Type of CG               | Library domain | Async CG | From cts_clock_gating_cells | 
--------------------------------------------------------------------------------------
| latch_posedge_precontrol | tt_v1.8_25C    | No       |                             | 
--------------------------------------------------------------------------------------
Warning : Cannot find any usable integrated clock-gating cell. [POPT-78]
        : The provided library does not have any usable integrated clock-gating cell for some required clock gate types.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         16		100%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        16		100%
Total CG Modules                        0
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_insertion
PBS_Generic-earlyCG - Elapsed_Time 0, CPU_Time -4.0000000041118255e-6
stamp 'PBS_Generic-earlyCG' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:46:57 (Feb09) |   1.01 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:27) | -01:59:56(00:00:01) | 100.0(100.0) |   13:46:58 (Feb09) |   1.01 GB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 16 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##Generic Timing Info: typical gate delay  121.6 ps   std_slew:   13.6 ps   std_load:  5.5 fF  for library domain tt_v1.8_25C
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: counter_16bit, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist counter_16bit)...
Running DP early redundancy removal
Completed DP early redundancy removal on counter_16bit (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, 0 seconds wall time, netlist counter_16bit).
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from qrc_tech_file)
Site size           : 4.600 um (from lef [tech+cell])

Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'number_of_routing_layers', object type: 'root'
        : Attribute, 'number_of_routing_layers' on root is going to be obsoleted. Use root attribute 'design_top_routing_layer' instead.
                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         1.00        0.000299  
metal2          V         1.00        0.000294  
metal3          H         1.00        0.000348  
metal4          V         1.00        0.000324  
metal5          H         1.00        0.000301  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         1.00         0.892857  
metal2          V         1.00         0.892857  
metal3          H         1.00         0.156667  
metal4          V         1.00         0.156667  
metal5          H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'counter_16bit' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 4.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: counter_16bit, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: counter_16bit, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from qrc_tech_file)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         1.00        0.000299  
metal2          V         1.00        0.000294  
metal3          H         1.00        0.000348  
metal4          V         1.00        0.000324  
metal5          H         1.00        0.000301  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         1.00         0.892857  
metal2          V         1.00         0.892857  
metal3          H         1.00         0.156667  
metal4          V         1.00         0.156667  
metal5          H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
#Special hiers formed inside counter_16bit = 0
No special hier is found 
End SDR optimization CTX_region 
Begin SDR optimization UME_region 
#Special hiers formed inside counter_16bit = 0
No special hier is found 
End SDR optimization UME_region 
Begin SDR optimization IMPL_BASED_region 
#Special hiers formed inside counter_16bit = 0
No special hier is found 
End SDR optimization IMPL_BASED_region 
Starting timing based select reordering [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.006s)
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.010s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: counter_16bit, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_timing_reorder          |       0 |       0 |        0.01 | 
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       1 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.01 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
----------------------------------------------------------
| Trick                | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------
| ume_sweep_aggressive |       0 |       0 |        0.00 | 
| ume_runtime          |       0 |       0 |        0.00 | 
----------------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'counter_16bit'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'counter_16bit'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
  CSAGen Prep Share:0 Re-Write:0 Speculation: 0

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in counter_16bit: area: 1099529700 , DP = 1  Mux = 1  other = 1  sg = slow     
    wns: 7345  norm_wns:  -1.0000 
    tns:  83694
Combined costing for score 0.00 is 0.00
 skipped
CDN_DP_region_0_0_c1 in counter_16bit: area: 532030500 , DP = 1  sg = fast     
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c2 in counter_16bit: area: 532030500 , DP = 1  sg = very_slow
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c3 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c4 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c5 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c6 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
CDN_DP_region_0_0_c7 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
 is current best
Best config: CDN_DP_region_0_0_c7 in counter_16bit: area: 532030500 , DP = 1  sg = very_fast
    wns: 5185  norm_wns:  -1.0000 
    tns:  58420
Combined costing for score 0.00 is 0.00
  Smallest config area : 532030500.  Fastest config wns;  5185
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1099529700          532030500          532030500          532030500          532030500          532030500          532030500          532030500  
##>            WNS          -734.50            -518.50            -518.50            -518.50            -518.50            -518.50            -518.50            -518.50  
##>            TNS            83694              58420              58420              58420              58420              58420              58420              58420  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>         Num DP                1                  1                  1                  1                  1                  1                  1                  1  
##>        Num Mux                1                  0                  0                  0                  0                  0                  0                  0  
##>      Num other                1                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1099529700 (       )     -734.50 (        )      83694 (        )                    0 (       )              
##> rewrite                        START             1625648750 ( +47.85)     -792.80 (  -58.30)      92488 (    8794)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             2890699050 ( +77.82)     -792.80 (   +0.00)      92488 (       0)                    0 (  +0.00)           0  
##>                                  END             1099529700 (  +0.00)     -734.50 (   +0.00)      83694 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             1099529700 (  +0.00)     -734.50 (   +0.00)      83694 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             1099529700 (  +0.00)     -734.50 (   +0.00)      83694 (       0)                    0 (  +0.00)              
##>  rewrite                       START             1099529700 (  +0.00)     -734.50 (   +0.00)      83694 (       0)                    0 (  +0.00)              (na,csaa) inc_with_select --> inc_ci
##>                                  END              738931250 ( -32.80)     -773.00 (  -38.50)      88960 (    5266)                    0 (  +0.00)           0  
##>  rewrite                       START             1099529700 ( +48.80)     -734.50 (  +38.50)      83694 (   -5266)                    0 (  +0.00)              (na,csaa) inc_ci_with_select_version1 --> inc_ci_with_select_version2
##>                                  END              738931250 ( -32.80)     -773.00 (  -38.50)      88960 (    5266)                    0 (  +0.00)           0  
##>  rewrite                       START             1099529700 ( +48.80)     -734.50 (  +38.50)      83694 (   -5266)                    0 (  +0.00)              (a,ar) add_c_ohmux_version1 --> add_c_ohmux_version2
##>                                  END              738931250 ( -32.80)     -773.00 (  -38.50)      88960 (    5266)                    0 (  +0.00)           0  
##>                                  END              738931250 ( -32.80)     -773.00 (  -38.50)      88960 (    5266)                    0 (  +0.00)           0  
##> csa_opto                       START              738931250 (  +0.00)     -773.00 (   +0.00)      88960 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  -9.60)     -569.40 ( +203.60)      63510 (  -25450)                    0 (  +0.00)           0  
##>                                  END              667993850 ( -39.25)     -569.40 ( +165.10)      63510 (  -20184)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>                                  END              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              667993850 (  +0.00)     -569.40 (   +0.00)      63510 (       0)                    0 (  +0.00)              
##>                                  END              532030500 ( -20.35)     -518.50 (  +50.90)      58420 (   -5090)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)              
##>                                  END              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)              
##>                                  END              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)           0  
##>create_score                    START              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)              
##>                                  END              532030500 (  +0.00)     -518.50 (   +0.00)      58420 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'counter_16bit'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: counter_16bit, recur: true)
Bit-level redundancy removal for def counter_16bit is saturated.
Bit-level redundancy removal for def counter_16bit is saturated.
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: counter_16bit, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: counter_16bit, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting timing based select reordering [v1.0] (stage: post_rtlopt, startdef: counter_16bit, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.007s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
| hlo_timing_reorder         |       0 |       0 |        0.01 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: counter_16bit, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.004s)
Starting timing based select reordering [v1.0] (stage: post_muxopt, startdef: counter_16bit, recur: true)
Completed timing based select reordering (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: post_muxopt
--------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------
| hlo_speculation    |       0 |       0 |        0.00 | 
| hlo_timing_reorder |       0 |       0 |        0.00 | 
--------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id    |  Sev  |Count|                  Message Text                   |
---------------------------------------------------------------------------
|CWD-19   |Info   |   24|An implementation was inferred.                  |
|DPOPT-1  |Info   |    1|Optimizing datapath logic.                       |
|DPOPT-2  |Info   |    1|Done optimizing datapath logic.                  |
|DPOPT-3  |Info   |    1|Implementing datapath configurations.            |
|DPOPT-4  |Info   |    1|Done implementing datapath configurations.       |
|DPOPT-6  |Info   |    1|Pre-processed datapath logic.                    |
|ELAB-1   |Info   |    1|Elaborating Design.                              |
|ELAB-3   |Info   |    1|Done Elaborating Design.                         |
|GLO-62   |Info   |    3|On tool_generated instance/module 'strict_no' is |
|         |       |     | set.                                            |
|         |       |     |This shall only be used for special purposes like|
|         |       |     | formal verification.                            |
|INVS-99  |Info   |    1|Setting Innovus attribute that is not used by    |
|         |       |     | Genus.                                          |
|         |       |     |This attribute exists to allow configuration of  |
|         |       |     | Innovus from Genus.                             |
|LBR-40   |Info   |    2|An unsupported construct was detected in this    |
|         |       |     | library.                                        |
|         |       |     |Check to see if this construct is really needed  |
|         |       |     | for synthesis. Many liberty constructs are not  |
|         |       |     | actually required.                              |
|LBR-41   |Info   |   64|An output library pin lacks a function attribute.|
|         |       |     |If the remainder of this library cell's semantic |
|         |       |     | checks are successful, it will be considered as |
|         |       |     | a timing-model                                  |
|         |       |     | (because one of its outputs does not have a vali|
|         |       |     | d function.                                     |
|LBR-101  |Warning|    1|Unusable clock gating integrated cell found at   |
|         |       |     | the time of loading libraries. This warning     |
|         |       |     | happens because a particular library cell is    |
|         |       |     | defined as 'clock_gating_integrated_cell', but  |
|         |       |     | 'dont_use' attribute is defined as true in the  |
|         |       |     | liberty library. To make Genus use this cell for|
|         |       |     | clock gating insertion, 'dont_use' attribute    |
|         |       |     | should be set to false.                         |
|         |       |     |To make the cell usable, change the value of     |
|         |       |     | 'dont_use' attribute to false.                  |
|LBR-109  |Info   |    1|Set default library domain.                      |
|LBR-162  |Info   |   26|Both 'pos_unate' and 'neg_unate' timing_sense    |
|         |       |     | arcs have been processed.                       |
|         |       |     |Setting the 'timing_sense' to non_unate.         |
|LBR-412  |Info   |    2|Created nominal operating condition.             |
|         |       |     |The nominal operating condition is represented,  |
|         |       |     | either by the nominal PVT values specified in   |
|         |       |     | the library source                              |
|         |       |     | (via nom_process,nom_voltage and nom_temperature|
|         |       |     | respectively)                                   |
|         |       |     | , or by the default PVT values (1.0,1.0,1.0).   |
|LBR-516  |Info   |    1|Missing library level attribute.                 |
|PHYS-12  |Warning|    2|The variant range of wire parameters is too      |
|         |       |     | large. An example of wire parameters are, a     |
|         |       |     | WIDTH for layer, PITCH for layer, MINSPACING for|
|         |       |     | layers, etc.                                    |
|         |       |     |Check the consistency of the parameters, and see |
|         |       |     | if you can ignore this message or you're using  |
|         |       |     | different LEF file with wrong parameters.       |
|PHYS-279 |Warning|    8|Physical cell not defined in library.            |
|         |       |     |Ensure that the proper library files are         |
|         |       |     | available and have been imported.               |
|PHYS-752 |Info   |    1|Partition Based Synthesis execution skipped.     |
|POPT-10  |Info   |    1|Cannot find requested type of clock-gating       |
|         |       |     | integrated cell.                                |
|POPT-12  |Info   |    1|Could not find any user created clock-gating     |
|         |       |     | module.                                         |
|         |       |     |Looking for Integrated clock-gating cell in      |
|         |       |     | library.                                        |
|POPT-78  |Warning|    3|Cannot find any usable integrated clock-gating   |
|         |       |     | cell.                                           |
|         |       |     |If the library has an integrated clock-gating    |
|         |       |     | cell, but this cell has either a 'dont_use' or a|
|         |       |     | 'dont_touch' attribute set to 'true', the cell  |
|         |       |     | is considered unusable.  To make the cell       |
|         |       |     | usable, set the 'dont_use' and 'dont_touch'     |
|         |       |     | attributes for the base_cell to 'false' in      |
|         |       |     | Synthesis.                                      |
|RTLOPT-40|Info   |    7|Transformed datapath macro.                      |
|SDC-241  |Warning|    2|Command set_timing_derate -delay_corner is       |
|         |       |     | expected in Common UI.                          |
|         |       |     |Option -delay_corner is required by              |
|         |       |     | set_timing_derate in Common UI mode.            |
|SYNTH-1  |Info   |    1|Synthesizing.                                    |
|TIM-1000 |Info   |    1|Multimode clock gating check is disabled.        |
|TUI-32   |Warning|    1|This attribute will be obsolete in a next major  |
|         |       |     | release.                                        |
|         |       |     |Attribute, 'number_of_routing_layers' on root is |
|         |       |     | going to be obsoleted. Use root attribute       |
|         |       |     | 'design_top_routing_layer' instead.             |
|TUI-58   |Info   |  118|Removed object.                                  |
---------------------------------------------------------------------------
no gcells found!
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from qrc_tech_file)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
metal1          H         1.00        0.000299  
metal2          V         1.00        0.000294  
metal3          H         1.00        0.000348  
metal4          V         1.00        0.000324  
metal5          H         1.00        0.000301  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
metal1          H         1.00         0.892857  
metal2          V         1.00         0.892857  
metal3          H         1.00         0.156667  
metal4          V         1.00         0.156667  
metal5          H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         1.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Warning : Total power has skewed contributions from leakage and dynamic power. [POPT-502]
        : With 'opt_leakage_to_dynamic_ratio' set to 0.5, the total power of 'NAND2X1' is being computed as:
	  Total Power = (Leakage Power * 0.5) + (Dynamic Power * (1 - 0.5))
	  Leakage Power:     0.1139330000 nW
	  Dynamic Power:  4821.5147780000 nW
	  Total Power:    2410.8143555000 nW
	  Leakage Power is contributing 0.00236% to the Total Power.
        : Dynamic power is typically calculated/specified for some 'active period'. For combination of leakage and dynamic power opt_leakage_to_dynamic_ratio must specify the percentage of overall time for which the design is not in the 'active period' but in 'idle mode', i.e. no dynamic power but only leakage power is consumed. For a reasonable optimization across dynamic and leakage power, leakage contribution is expected to be above 5% and below 95%. A contribution of less than 5% will result in limited leakage optimization and contribution of more than 95% will result in limited dynamic optimization. Adjust 'opt_leakage_to_dynamic_ratio' so that leakage contribution comes to an intermediate value if you intend both optimizations to occur.
Mapper: Libraries have:
	domain tt_v1.8_25C: 88 combo usable cells and 18 sequential usable cells
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             16		100%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        16		100%
Total CG Modules                        0
Multi-threaded Virtual Mapping    (8 threads, 8 of 88 CPUs usable)
Normal Structuring mode def=increment_unsigned_8
Normal Structuring mode def=mux_ctl_0x
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|POPT-502|Warning|    1|Total power has skewed contributions from leakage |
|        |       |     | and dynamic power.                               |
|        |       |     |Dynamic power is typically calculated/specified   |
|        |       |     | for some 'active period'. For combination of     |
|        |       |     | leakage and dynamic power                        |
|        |       |     | opt_leakage_to_dynamic_ratio must specify the    |
|        |       |     | percentage of overall time for which the design  |
|        |       |     | is not in the 'active period' but in 'idle mode',|
|        |       |     | i.e. no dynamic power but only leakage power is  |
|        |       |     | consumed. For a reasonable optimization across   |
|        |       |     | dynamic and leakage power, leakage contribution  |
|        |       |     | is expected to be above 5% and below 95%. A      |
|        |       |     | contribution of less than 5% will result in      |
|        |       |     | limited leakage optimization and contribution of |
|        |       |     | more than 95% will result in limited dynamic     |
|        |       |     | optimization. Adjust                             |
|        |       |     | 'opt_leakage_to_dynamic_ratio' so that leakage   |
|        |       |     | contribution comes to an intermediate value if   |
|        |       |     | you intend both optimizations to occur.          |
---------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'core_clock' target slack:  -273 ps
Target path end-point (Pin: count_reg[11]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    16        100.0
Excluded from State Retention      16        100.0
    - Will not convert             16        100.0
      - Preserved                   0          0.0
      - Power intent excluded      16        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

no gcells found!
Starting post first-condense unobservable FF removal
Detecting unobservable FF's ... (design is uniquified)
Detected 0 unobservable FF's cputime(detection/total) = 0.001 /0.003 seconds
Unobservable FF redundancy removal succeeded.
Done post first-condense unobservable FF removal (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Advanced structuring report (syn_gen):
info: no table 'advstr_report' registered on netlist 'counter_16bit'
PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 2.937197999999995
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:46:57 (Feb09) |   1.01 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:27) | -01:59:56(00:00:01) |  -0.0( 20.0) |   13:46:58 (Feb09) |   1.01 GB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:31) |  00:00:03(00:00:04) | 100.0( 80.0) |   13:47:02 (Feb09) |   1.01 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 16 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:46:57 (Feb09) |   1.01 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:27) | -01:59:56(00:00:01) |  -0.0( 20.0) |   13:46:58 (Feb09) |   1.01 GB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:31) |  00:00:03(00:00:04) | 100.0( 80.0) |   13:47:02 (Feb09) |   1.01 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:47:02 (Feb09) |   1.01 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 16 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'counter_16bit' to generic gates.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
no gcells found!
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from design:counter_16bit
Clock-Gating declone Status
===========================
Total number of Synthesis inserted clock-gating instances before: 0
Total number of Synthesis inserted clock-gating instances after : 0
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   power_ecg_cleanup
PBS_Generic-earlyCG_cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-earlyCG_cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:46:57 (Feb09) |   1.01 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:25(00:01:27) | -01:59:56(00:00:01) |  -0.0( 16.7) |   13:46:58 (Feb09) |   1.01 GB | PBS_Generic-earlyCG
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:31) |  00:00:03(00:00:04) | 100.0( 66.7) |   13:47:02 (Feb09) |   1.01 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:47:02 (Feb09) |   1.01 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:29(00:01:32) |  00:00:00(00:00:01) |   0.0( 16.7) |   13:47:03 (Feb09) |   1.25 GB | PBS_Generic-earlyCG_cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 16 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
#@ End verbose flow_step synthesis.syn_generic.run_syn_generic
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             10             10                                      run_syn_generic
#@ Begin verbose flow_step synthesis.syn_generic.block_finish
@flow_step(block_finish)  2:   apply {{} {
                                 #- Make sure flow_report_name is reset from any reports executed during the flow
                                 set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
                                 #- Set DB for handoff to Innovus
                                 if {[is_flow -inside flow:syn_opt]} {
                                   set_db flow_write_db_common true
                                 }
                               
                                 #- Set value for SPEF output file generation
                                 if {[get_db flow_branch] ne ""} {
                                   set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
                                 } else {
                                   set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
                                 }
                                 set_db flow_spef_directory $out_dir
                               
                                 #- Store non-default root attributes to metrics
                                 catch {report_obj -tcl} flow_root_config
                                 if {[dict exists $flow_root_config root:/]} {
                                   set flow_root_config [dict get $flow_root_config root:/]
                                 } elseif {[dict exists $flow_root_config root:]} {
                                   set flow_root_config [dict get $flow_root_config root:]
                                 } else {
                                 }
                                 foreach key [dict keys $flow_root_config] {
                                   if {[string length [dict get $flow_root_config $key]] > 200} {
                                     dict set flow_root_config $key "\[long value truncated\]"
                                   }
                                 }
                                 set_metric -name flow.root_config -value $flow_root_config
                               }}
  Setting attribute of root '/': 'flow_report_name' = syn_generic
  Setting attribute of root '/': 'flow_spef_directory' = dbs/syn_generic
#@ End verbose flow_step synthesis.syn_generic.block_finish
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              4              5                                      block_finish
Finished exporting design database to file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/syn_generic.db_2' for 'counter_16bit' (command execution time mm:ss cpu = 00:00, real = 00:01).
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step synthesis.syn_generic.schedule_syn_generic_report_synth
@flow_step(schedule_syn_generic_report_synth) 2:     schedule_flow -flow report_synth -include_in_metrics
#@ End verbose flow_step synthesis.syn_generic.schedule_syn_generic_report_synth

Program version = 25.11-s095_1
Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
Starting time = Feb 09, 2026 13:45:58
Ending time = Feb 09, 2026 13:47:18

Run Flow Summary
---------------------

Steps run:  synthesis.syn_generic.block_start synthesis.syn_generic.init_elaborate synthesis.syn_generic.init_design.read_mmmc synthesis.syn_generic.init_design.read_physical synthesis.syn_generic.init_design.read_hdl synthesis.syn_generic.init_design.read_power_intent synthesis.syn_generic.init_design.run_init_design synthesis.syn_generic.init_genus.init_genus_yaml synthesis.syn_generic.init_genus.init_genus_user synthesis.syn_generic.set_dont_use synthesis.syn_generic.commit_power_intent synthesis.syn_generic.run_syn_generic synthesis.syn_generic.block_finish synthesis.syn_generic.schedule_syn_generic_report_synth

Step status:
     synthesis.syn_generic.block_start                               success
     synthesis.syn_generic.init_elaborate                            success
     synthesis.syn_generic.init_design.read_mmmc                     success
     synthesis.syn_generic.init_design.read_physical                 success
     synthesis.syn_generic.init_design.read_hdl                      success
     synthesis.syn_generic.init_design.read_power_intent             success
     synthesis.syn_generic.init_design.run_init_design               success
     synthesis.syn_generic.init_genus.init_genus_yaml                success
     synthesis.syn_generic.init_genus.init_genus_user                success
     synthesis.syn_generic.set_dont_use                              success
     synthesis.syn_generic.commit_power_intent                       success
     synthesis.syn_generic.run_syn_generic                           success
     synthesis.syn_generic.block_finish                              success
     synthesis.syn_generic.schedule_syn_generic_report_synth         success

 ---------------------------------------------------------------------------------------------------- 
| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
|-------------+------------------+-------------------+-----------------------+-----------------------|
| syn_generic | 0:01:34          | 0:01:44           |                       |                       |
 ---------------------------------------------------------------------------------------------------- 

Lic Summary:
[13:47:18.442938] Cdslmd servers: ece-winlic
[13:47:18.967249] Feature usage summary:
[13:47:18.967249] Genus_Synthesis  
Normal exit.