/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 27 10:49:16 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_SAR_SAT_CORE_H__
#define BCHP_AIF_SAR_SAT_CORE_H__

/***************************************************************************
 *AIF_SAR_SAT_CORE - AIF SAR SAT Core Registers
 ***************************************************************************/
#define BCHP_AIF_SAR_SAT_CORE_REVID              0x01220000 /* Revision ID */
#define BCHP_AIF_SAR_SAT_CORE_GLB                0x01220004 /* Global */
#define BCHP_AIF_SAR_SAT_CORE_RST                0x01220008 /* Reset */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0        0x0122000c /* Control register 0 for Handoff circuit */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1        0x01220010 /* Control register 1 for Handoff circuit */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR        0x01220014 /* LFSR Control register for Handoff circuit */
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL          0x01220018 /* Correlator Input Data Select */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL            0x0122001c /* Correlator Global control Register */
#define BCHP_AIF_SAR_SAT_CORE_CORRFCW            0x01220020 /* Correlator DDFS FCW */
#define BCHP_AIF_SAR_SAT_CORE_CORRTHR            0x01220024 /* Correlator DDFS THR */
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN          0x01220028 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN0           0x0122002c /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1           0x01220030 /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_0 0x01220034 /* Correlator Data Lane 0 --> I output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0 0x01220038 /* Correlator Data Lane 0 --> I output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_1 0x0122003c /* Correlator Data Lane 1 --> I output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1 0x01220040 /* Correlator Data Lane 1 --> I output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_0 0x01220044 /* Correlator Data Lane 0 --> Q output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0 0x01220048 /* Correlator Data Lane 0 --> Q output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_1 0x0122004c /* Correlator Data Lane 1 --> Q output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1 0x01220050 /* Correlator Data Lane 1 --> Q output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_0 0x01220054 /* Correlator Data Lane 0 --> P output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0 0x01220058 /* Correlator Data Lane 0 --> P output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_1 0x0122005c /* Correlator Data Lane 1 --> P output bits [31:0] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1 0x01220060 /* Correlator Data Lane 1 --> P output bits [59:32] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2          0x01220064 /* RF AGC Control Register 2 */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE       0x01220068 /* RF AGC Decimate rate */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1          0x0122006c /* RF AGC Control Register 1 */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1         0x01220070 /* RF AGC Threshold Adjust Control 1 */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LF_INT_WDATA 0x01220074 /* RF AGC Shift Accumulator Integrator Write Data (tc8.26) */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LA_INT_WDATA 0x01220078 /* RF AGC Leaky Averager Integrator Write Data (tc1.31) */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA 0x0122007c /* RF AGC Shift Accumulator Integrator Write Data (tc4.19) */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA 0x01220080 /* RF AGC Leaky Averager Integrator Write Data (tc1.20) */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2         0x01220084 /* RF AGC Threshold Adjust Control 2 */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL          0x01220088 /* PGACLKCTL */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD            0x0122008c /* PGA Look up table data */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA            0x01220090 /* PGA Look up table address */
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR             0x01220094 /* AGC Threshold Control Register */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL             0x01220098 /* AGC Control for all lanes */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_0 0x0122009c /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0 0x012200a0 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_1 0x012200a4 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1 0x012200a8 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_2 0x012200ac /* AGC Loop filter integrator write data (tc0.54) for lane 2 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2 0x012200b0 /* AGC Leaky averager integrator write data (tc1.29) for lane 2 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_3 0x012200b4 /* AGC Loop filter integrator write data (tc0.54) for lane 3 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3 0x012200b8 /* AGC Leaky averager integrator write data (tc1.29) for lane 3 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_4 0x012200bc /* AGC Loop filter integrator write data (tc0.54) for lane 4 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4 0x012200c0 /* AGC Leaky averager integrator write data (tc1.29) for lane 4 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_5 0x012200c4 /* AGC Loop filter integrator write data (tc0.54) for lane 5 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5 0x012200c8 /* AGC Leaky averager integrator write data (tc1.29) for lane 5 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_6 0x012200cc /* AGC Loop filter integrator write data (tc0.54) for lane 6 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6 0x012200d0 /* AGC Leaky averager integrator write data (tc1.29) for lane 6 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_7 0x012200d4 /* AGC Loop filter integrator write data (tc0.54) for lane 7 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7 0x012200d8 /* AGC Leaky averager integrator write data (tc1.29) for lane 7 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_8 0x012200dc /* AGC Loop filter integrator write data (tc0.54) for lane 8 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8 0x012200e0 /* AGC Leaky averager integrator write data (tc1.29) for lane 8 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_9 0x012200e4 /* AGC Loop filter integrator write data (tc0.54) for lane 9 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9 0x012200e8 /* AGC Leaky averager integrator write data (tc1.29) for lane 9 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_10 0x012200ec /* AGC Loop filter integrator write data (tc0.54) for lane 10 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10 0x012200f0 /* AGC Leaky averager integrator write data (tc1.29) for lane 10 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_11 0x012200f4 /* AGC Loop filter integrator write data (tc0.54) for lane 11 */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11 0x012200f8 /* AGC Leaky averager integrator write data (tc1.29) for lane 11 */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL             0x012200fc /* DCO Control */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_0 0x01220100 /* DCO integrator write data Lane 0 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_1 0x01220104 /* DCO integrator write data Lane 1 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_2 0x01220108 /* DCO integrator write data Lane 2 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_3 0x0122010c /* DCO integrator write data Lane 3 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_4 0x01220110 /* DCO integrator write data Lane 4 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_5 0x01220114 /* DCO integrator write data Lane 5 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_6 0x01220118 /* DCO integrator write data Lane 6 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_7 0x0122011c /* DCO integrator write data Lane 7 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_8 0x01220120 /* DCO integrator write data Lane 8 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_9 0x01220124 /* DCO integrator write data Lane 9 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_10 0x01220128 /* DCO integrator write data Lane 10 */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_11 0x0122012c /* DCO integrator write data Lane 11 */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL       0x01220130 /* NOTCH DCO Control */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_0 0x01220134 /* NTCH_DCO integrator write data Lane 0 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_1 0x01220138 /* NTCH_DCO integrator write data Lane 1 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_2 0x0122013c /* NTCH_DCO integrator write data Lane 2 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_3 0x01220140 /* NTCH_DCO integrator write data Lane 3 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_4 0x01220144 /* NTCH_DCO integrator write data Lane 4 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_5 0x01220148 /* NTCH_DCO integrator write data Lane 5 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_6 0x0122014c /* NTCH_DCO integrator write data Lane 6 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_7 0x01220150 /* NTCH_DCO integrator write data Lane 7 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_8 0x01220154 /* NTCH_DCO integrator write data Lane 8 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_9 0x01220158 /* NTCH_DCO integrator write data Lane 9 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_10 0x0122015c /* NTCH_DCO integrator write data Lane 10 */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_11 0x01220160 /* NTCH_DCO integrator write data Lane 11 */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR         0x01220164 /* Threshold DCO Control */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_THR  0x01220168 /* Threshold DCO integrator write data */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0          0x0122016c /* TIMERCTL0 for Interrupt generation */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1          0x01220170 /* TIMERCTL1 for Interrupt generation */
#define BCHP_AIF_SAR_SAT_CORE_RESERVED0          0x01220174 /* Reserved Register0 */
#define BCHP_AIF_SAR_SAT_CORE_RESERVED1          0x01220178 /* Reserved Register1 */
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE0          0x0122017c /* SW Spare Register0 */
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE1          0x01220180 /* SW Spare Register1 */

/***************************************************************************
 *REVID - Revision ID
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: REVID :: reserved0 [31:16] */
#define BCHP_AIF_SAR_SAT_CORE_REVID_reserved0_MASK                 0xffff0000
#define BCHP_AIF_SAR_SAT_CORE_REVID_reserved0_SHIFT                16

/* AIF_SAR_SAT_CORE :: REVID :: MAJOR [15:08] */
#define BCHP_AIF_SAR_SAT_CORE_REVID_MAJOR_MASK                     0x0000ff00
#define BCHP_AIF_SAR_SAT_CORE_REVID_MAJOR_SHIFT                    8
#define BCHP_AIF_SAR_SAT_CORE_REVID_MAJOR_DEFAULT                  0x00000001

/* AIF_SAR_SAT_CORE :: REVID :: MINOR [07:00] */
#define BCHP_AIF_SAR_SAT_CORE_REVID_MINOR_MASK                     0x000000ff
#define BCHP_AIF_SAR_SAT_CORE_REVID_MINOR_SHIFT                    0
#define BCHP_AIF_SAR_SAT_CORE_REVID_MINOR_DEFAULT                  0x00000000

/***************************************************************************
 *GLB - Global
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: GLB :: reserved0 [31:14] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_reserved0_MASK                   0xffffc000
#define BCHP_AIF_SAR_SAT_CORE_GLB_reserved0_SHIFT                  14

/* AIF_SAR_SAT_CORE :: GLB :: SOFT_SHUTDOWN_STATUS [13:13] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_STATUS_MASK        0x00002000
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_STATUS_SHIFT       13
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_STATUS_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: GLB :: SOFT_SHUTDOWN [12:12] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_MASK               0x00001000
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_SHIFT              12
#define BCHP_AIF_SAR_SAT_CORE_GLB_SOFT_SHUTDOWN_DEFAULT            0x00000000

/* AIF_SAR_SAT_CORE :: GLB :: reserved1 [11:04] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_reserved1_MASK                   0x00000ff0
#define BCHP_AIF_SAR_SAT_CORE_GLB_reserved1_SHIFT                  4

/* AIF_SAR_SAT_CORE :: GLB :: TPOUT_SEL [03:01] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_SEL_MASK                   0x0000000e
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_SEL_SHIFT                  1
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_SEL_DEFAULT                0x00000000

/* AIF_SAR_SAT_CORE :: GLB :: TPOUT_EN [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_EN_MASK                    0x00000001
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_EN_SHIFT                   0
#define BCHP_AIF_SAR_SAT_CORE_GLB_TPOUT_EN_DEFAULT                 0x00000000

/***************************************************************************
 *RST - Reset
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RST :: reserved0 [31:06] */
#define BCHP_AIF_SAR_SAT_CORE_RST_reserved0_MASK                   0xffffffc0
#define BCHP_AIF_SAR_SAT_CORE_RST_reserved0_SHIFT                  6

/* AIF_SAR_SAT_CORE :: RST :: CORR_INPUT_MUX_RST [05:05] */
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_INPUT_MUX_RST_MASK          0x00000020
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_INPUT_MUX_RST_SHIFT         5
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_INPUT_MUX_RST_DEFAULT       0x00000000

/* AIF_SAR_SAT_CORE :: RST :: RFAGC_RST [04:04] */
#define BCHP_AIF_SAR_SAT_CORE_RST_RFAGC_RST_MASK                   0x00000010
#define BCHP_AIF_SAR_SAT_CORE_RST_RFAGC_RST_SHIFT                  4
#define BCHP_AIF_SAR_SAT_CORE_RST_RFAGC_RST_DEFAULT                0x00000000

/* AIF_SAR_SAT_CORE :: RST :: CORR_RST [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_RST_MASK                    0x00000008
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_RST_SHIFT                   3
#define BCHP_AIF_SAR_SAT_CORE_RST_CORR_RST_DEFAULT                 0x00000000

/* AIF_SAR_SAT_CORE :: RST :: AGC_RST [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_RST_AGC_RST_MASK                     0x00000004
#define BCHP_AIF_SAR_SAT_CORE_RST_AGC_RST_SHIFT                    2
#define BCHP_AIF_SAR_SAT_CORE_RST_AGC_RST_DEFAULT                  0x00000000

/* AIF_SAR_SAT_CORE :: RST :: DCO_RST [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_RST_DCO_RST_MASK                     0x00000002
#define BCHP_AIF_SAR_SAT_CORE_RST_DCO_RST_SHIFT                    1
#define BCHP_AIF_SAR_SAT_CORE_RST_DCO_RST_DEFAULT                  0x00000000

/* AIF_SAR_SAT_CORE :: RST :: HANDOFF_RST [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_RST_HANDOFF_RST_MASK                 0x00000001
#define BCHP_AIF_SAR_SAT_CORE_RST_HANDOFF_RST_SHIFT                0
#define BCHP_AIF_SAR_SAT_CORE_RST_HANDOFF_RST_DEFAULT              0x00000000

/***************************************************************************
 *HANDOFFCTL0 - Control register 0 for Handoff circuit
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_SEL_LANE_3 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_3_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_3_SHIFT   28
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_3_DEFAULT 0x00000003

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_SEL_LANE_2 [27:24] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_2_MASK    0x0f000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_2_SHIFT   24
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_2_DEFAULT 0x00000002

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_SEL_LANE_1 [23:20] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_1_MASK    0x00f00000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_1_SHIFT   20
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_1_DEFAULT 0x00000001

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_SEL_LANE_0 [19:16] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_0_MASK    0x000f0000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_0_SHIFT   16
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_SEL_LANE_0_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: reserved0 [15:12] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_reserved0_MASK           0x0000f000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_reserved0_SHIFT          12

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_11 [11:11] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_11_MASK  0x00000800
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_11_SHIFT 11
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_11_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_10 [10:10] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_10_MASK  0x00000400
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_10_SHIFT 10
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_10_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_9 [09:09] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_9_MASK   0x00000200
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_9_SHIFT  9
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_9_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_8 [08:08] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_8_MASK   0x00000100
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_8_SHIFT  8
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_8_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_7 [07:07] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_7_MASK   0x00000080
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_7_SHIFT  7
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_7_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_6 [06:06] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_6_MASK   0x00000040
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_6_SHIFT  6
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_6_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_5 [05:05] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_5_MASK   0x00000020
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_5_SHIFT  5
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_5_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_4 [04:04] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_4_MASK   0x00000010
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_4_SHIFT  4
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_4_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_3 [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_3_MASK   0x00000008
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_3_SHIFT  3
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_3_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_2 [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_2_MASK   0x00000004
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_2_SHIFT  2
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_2_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_1 [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_1_MASK   0x00000002
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_1_SHIFT  1
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_1_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFCTL0 :: ADCIN_EDGE_LANE_0 [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_0_MASK   0x00000001
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_0_SHIFT  0
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL0_ADCIN_EDGE_LANE_0_DEFAULT 0x00000000

/***************************************************************************
 *HANDOFFCTL1 - Control register 1 for Handoff circuit
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_11 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_11_MASK   0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_11_SHIFT  28
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_11_DEFAULT 0x0000000b

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_10 [27:24] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_10_MASK   0x0f000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_10_SHIFT  24
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_10_DEFAULT 0x0000000a

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_9 [23:20] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_9_MASK    0x00f00000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_9_SHIFT   20
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_9_DEFAULT 0x00000009

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_8 [19:16] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_8_MASK    0x000f0000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_8_SHIFT   16
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_8_DEFAULT 0x00000008

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_7 [15:12] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_7_MASK    0x0000f000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_7_SHIFT   12
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_7_DEFAULT 0x00000007

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_6 [11:08] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_6_MASK    0x00000f00
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_6_SHIFT   8
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_6_DEFAULT 0x00000006

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_5 [07:04] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_5_MASK    0x000000f0
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_5_SHIFT   4
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_5_DEFAULT 0x00000005

/* AIF_SAR_SAT_CORE :: HANDOFFCTL1 :: ADCIN_SEL_LANE_4 [03:00] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_4_MASK    0x0000000f
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_4_SHIFT   0
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFCTL1_ADCIN_SEL_LANE_4_DEFAULT 0x00000004

/***************************************************************************
 *HANDOFFLFSR - LFSR Control register for Handoff circuit
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: HANDOFFLFSR :: LFSR_ENABLE [31:31] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_ENABLE_MASK         0x80000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_ENABLE_SHIFT        31
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_ENABLE_DEFAULT      0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFLFSR :: LFSR_COMP_FAIL [30:30] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_COMP_FAIL_MASK      0x40000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_COMP_FAIL_SHIFT     30
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_COMP_FAIL_DEFAULT   0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFLFSR :: reserved0 [29:28] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_reserved0_MASK           0x30000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_reserved0_SHIFT          28

/* AIF_SAR_SAT_CORE :: HANDOFFLFSR :: LFSR_IN_SEL [27:24] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_IN_SEL_MASK         0x0f000000
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_IN_SEL_SHIFT        24
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_LFSR_IN_SEL_DEFAULT      0x00000000

/* AIF_SAR_SAT_CORE :: HANDOFFLFSR :: reserved1 [23:00] */
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_reserved1_MASK           0x00ffffff
#define BCHP_AIF_SAR_SAT_CORE_HANDOFFLFSR_reserved1_SHIFT          0

/***************************************************************************
 *CORRINSEL - Correlator Input Data Select
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRINSEL :: reserved0 [31:10] */
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_reserved0_MASK             0xfffffc00
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_reserved0_SHIFT            10

/* AIF_SAR_SAT_CORE :: CORRINSEL :: CORR_LANE_SEL_TWO [09:06] */
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_TWO_MASK     0x000003c0
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_TWO_SHIFT    6
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_TWO_DEFAULT  0x00000000

/* AIF_SAR_SAT_CORE :: CORRINSEL :: CORR_LANE_SEL_ONE [05:02] */
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_ONE_MASK     0x0000003c
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_ONE_SHIFT    2
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_LANE_SEL_ONE_DEFAULT  0x00000000

/* AIF_SAR_SAT_CORE :: CORRINSEL :: CORR_INPUT_SEL [01:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_INPUT_SEL_MASK        0x00000003
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_INPUT_SEL_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRINSEL_CORR_INPUT_SEL_DEFAULT     0x00000000

/***************************************************************************
 *CORRCTL - Correlator Global control Register
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRCTL :: reserved0 [31:05] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_reserved0_MASK               0xffffffe0
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_reserved0_SHIFT              5

/* AIF_SAR_SAT_CORE :: CORRCTL :: MIXER_ROUND [04:04] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_ROUND_MASK             0x00000010
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_ROUND_SHIFT            4
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_ROUND_DEFAULT          0x00000000

/* AIF_SAR_SAT_CORE :: CORRCTL :: MIXER_BYPASS [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_BYPASS_MASK            0x00000008
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_BYPASS_SHIFT           3
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_MIXER_BYPASS_DEFAULT         0x00000000

/* AIF_SAR_SAT_CORE :: CORRCTL :: DDFS_DITHER [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_DDFS_DITHER_MASK             0x00000004
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_DDFS_DITHER_SHIFT            2
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_DDFS_DITHER_DEFAULT          0x00000000

/* AIF_SAR_SAT_CORE :: CORRCTL :: START [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_START_MASK                   0x00000002
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_START_SHIFT                  1
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_START_DEFAULT                0x00000000

/* AIF_SAR_SAT_CORE :: CORRCTL :: CLEAR [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_CLEAR_MASK                   0x00000001
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_CLEAR_SHIFT                  0
#define BCHP_AIF_SAR_SAT_CORE_CORRCTL_CLEAR_DEFAULT                0x00000001

/***************************************************************************
 *CORRFCW - Correlator DDFS FCW
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRFCW :: FCW [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRFCW_FCW_MASK                     0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRFCW_FCW_SHIFT                    0
#define BCHP_AIF_SAR_SAT_CORE_CORRFCW_FCW_DEFAULT                  0x827715b0

/***************************************************************************
 *CORRTHR - Correlator DDFS THR
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRTHR :: THR [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRTHR_THR_MASK                     0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRTHR_THR_SHIFT                    0
#define BCHP_AIF_SAR_SAT_CORE_CORRTHR_THR_DEFAULT                  0xfffffea6

/***************************************************************************
 *CORRFCWEN - Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect.
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRFCWEN :: reserved0 [31:01] */
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN_reserved0_MASK             0xfffffffe
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN_reserved0_SHIFT            1

/* AIF_SAR_SAT_CORE :: CORRFCWEN :: CORR_FCW_LOAD_EN [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN_CORR_FCW_LOAD_EN_MASK      0x00000001
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN_CORR_FCW_LOAD_EN_SHIFT     0
#define BCHP_AIF_SAR_SAT_CORE_CORRFCWEN_CORR_FCW_LOAD_EN_DEFAULT   0x00000000

/***************************************************************************
 *CORRLEN0 - Correlator Accumulation Duration Bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRLEN0 :: DURATION [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN0_DURATION_MASK               0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN0_DURATION_SHIFT              0
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN0_DURATION_DEFAULT            0x00000000

/***************************************************************************
 *CORRLEN1 - Correlator Accumulation Duration Bits [35:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRLEN1 :: reserved0 [31:04] */
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1_reserved0_MASK              0xfffffff0
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1_reserved0_SHIFT             4

/* AIF_SAR_SAT_CORE :: CORRLEN1 :: DURATION [03:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1_DURATION_MASK               0x0000000f
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1_DURATION_SHIFT              0
#define BCHP_AIF_SAR_SAT_CORE_CORRLEN1_DURATION_DEFAULT            0x00000000

/***************************************************************************
 *CORRI0_DATA_LANE_0 - Correlator Data Lane 0 --> I output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRI0_DATA_LANE_0 :: CORRI [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_0_CORRI_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_0_CORRI_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_0_CORRI_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DATA_LANE_0 - Correlator Data Lane 0 --> I output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRI1_DATA_LANE_0 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRI1_DATA_LANE_0 :: CORRI [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0_CORRI_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0_CORRI_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_0_CORRI_DEFAULT     0x00000000

/***************************************************************************
 *CORRI0_DATA_LANE_1 - Correlator Data Lane 1 --> I output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRI0_DATA_LANE_1 :: CORRI [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_1_CORRI_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_1_CORRI_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRI0_DATA_LANE_1_CORRI_DEFAULT     0x00000000

/***************************************************************************
 *CORRI1_DATA_LANE_1 - Correlator Data Lane 1 --> I output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRI1_DATA_LANE_1 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRI1_DATA_LANE_1 :: CORRI [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1_CORRI_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1_CORRI_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRI1_DATA_LANE_1_CORRI_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DATA_LANE_0 - Correlator Data Lane 0 --> Q output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRQ0_DATA_LANE_0 :: CORRQ [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_0_CORRQ_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_0_CORRQ_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_0_CORRQ_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DATA_LANE_0 - Correlator Data Lane 0 --> Q output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRQ1_DATA_LANE_0 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRQ1_DATA_LANE_0 :: CORRQ [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0_CORRQ_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0_CORRQ_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_0_CORRQ_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ0_DATA_LANE_1 - Correlator Data Lane 1 --> Q output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRQ0_DATA_LANE_1 :: CORRQ [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_1_CORRQ_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_1_CORRQ_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRQ0_DATA_LANE_1_CORRQ_DEFAULT     0x00000000

/***************************************************************************
 *CORRQ1_DATA_LANE_1 - Correlator Data Lane 1 --> Q output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRQ1_DATA_LANE_1 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRQ1_DATA_LANE_1 :: CORRQ [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1_CORRQ_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1_CORRQ_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRQ1_DATA_LANE_1_CORRQ_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DATA_LANE_0 - Correlator Data Lane 0 --> P output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRP0_DATA_LANE_0 :: CORRP [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_0_CORRP_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_0_CORRP_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_0_CORRP_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DATA_LANE_0 - Correlator Data Lane 0 --> P output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRP1_DATA_LANE_0 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRP1_DATA_LANE_0 :: CORRP [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0_CORRP_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0_CORRP_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_0_CORRP_DEFAULT     0x00000000

/***************************************************************************
 *CORRP0_DATA_LANE_1 - Correlator Data Lane 1 --> P output bits [31:0]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRP0_DATA_LANE_1 :: CORRP [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_1_CORRP_MASK        0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_1_CORRP_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRP0_DATA_LANE_1_CORRP_DEFAULT     0x00000000

/***************************************************************************
 *CORRP1_DATA_LANE_1 - Correlator Data Lane 1 --> P output bits [59:32]
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: CORRP1_DATA_LANE_1 :: reserved0 [31:28] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1_reserved0_MASK    0xf0000000
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1_reserved0_SHIFT   28

/* AIF_SAR_SAT_CORE :: CORRP1_DATA_LANE_1 :: CORRP [27:00] */
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1_CORRP_MASK        0x0fffffff
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1_CORRP_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_CORRP1_DATA_LANE_1_CORRP_DEFAULT     0x00000000

/***************************************************************************
 *RFAGCCTL2 - RF AGC Control Register 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RFAGCCTL2 :: reserved0 [31:08] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_reserved0_MASK             0xffffff00
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_reserved0_SHIFT            8

/* AIF_SAR_SAT_CORE :: RFAGCCTL2 :: RF_AGC_DZ_RANGE [07:02] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_DZ_RANGE_MASK       0x000000fc
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_DZ_RANGE_SHIFT      2
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_DZ_RANGE_DEFAULT    0x00000008

/* AIF_SAR_SAT_CORE :: RFAGCCTL2 :: RF_AGC_LOG2_BYP [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LOG2_BYP_MASK       0x00000002
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LOG2_BYP_SHIFT      1
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LOG2_BYP_DEFAULT    0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCCTL2 :: RF_AGC_LFSR_EN [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LFSR_EN_MASK        0x00000001
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LFSR_EN_SHIFT       0
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL2_RF_AGC_LFSR_EN_DEFAULT     0x00000000

/***************************************************************************
 *RFAGCDECRATE - RF AGC Decimate rate
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RFAGCDECRATE :: reserved0 [31:11] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE_reserved0_MASK          0xfffff800
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE_reserved0_SHIFT         11

/* AIF_SAR_SAT_CORE :: RFAGCDECRATE :: RFAGCDECRATE [10:00] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE_RFAGCDECRATE_MASK       0x000007ff
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE_RFAGCDECRATE_SHIFT      0
#define BCHP_AIF_SAR_SAT_CORE_RFAGCDECRATE_RFAGCDECRATE_DEFAULT    0x000007ff

/***************************************************************************
 *RFAGCCTL1 - RF AGC Control Register 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: reserved0 [31:27] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_reserved0_MASK             0xf8000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_reserved0_SHIFT            27

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_LA_FRZ [26:26] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_FRZ_MASK         0x04000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_FRZ_SHIFT        26
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_FRZ_DEFAULT      0x00000001

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_LA_BYP [25:25] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BYP_MASK         0x02000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BYP_SHIFT        25
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BYP_DEFAULT      0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_LA_BETA [24:22] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BETA_MASK        0x01c00000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BETA_SHIFT       22
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LA_BETA_DEFAULT     0x00000007

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_LF_K1 [21:18] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_K1_MASK          0x003c0000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_K1_SHIFT         18
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_K1_DEFAULT       0x00000008

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_LF_FRZ [17:17] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_FRZ_MASK         0x00020000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_FRZ_SHIFT        17
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_LF_FRZ_DEFAULT      0x00000001

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: RF_AGC_SYNC_RST [16:16] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_SYNC_RST_MASK       0x00010000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_SYNC_RST_SHIFT      16
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_RF_AGC_SYNC_RST_DEFAULT    0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCCTL1 :: REG_AGC_THR [15:00] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_REG_AGC_THR_MASK           0x0000ffff
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_REG_AGC_THR_SHIFT          0
#define BCHP_AIF_SAR_SAT_CORE_RFAGCCTL1_REG_AGC_THR_DEFAULT        0x0000d800

/***************************************************************************
 *RFAGCTHRA1 - RF AGC Threshold Adjust Control 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: reserved0 [31:26] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_reserved0_MASK            0xfc000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_reserved0_SHIFT           26

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_BLOCK_RANGE_CTRL [25:24] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_BLOCK_RANGE_CTRL_MASK 0x03000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_BLOCK_RANGE_CTRL_SHIFT 24
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_BLOCK_RANGE_CTRL_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_LA_FRZ [23:23] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_FRZ_MASK   0x00800000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_FRZ_SHIFT  23
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_FRZ_DEFAULT 0x00000001

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_LA_BYP [22:22] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BYP_MASK   0x00400000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BYP_SHIFT  22
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BYP_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_LA_BETA [21:19] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BETA_MASK  0x00380000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BETA_SHIFT 19
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LA_BETA_DEFAULT 0x00000003

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_LF_K1 [18:16] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_K1_MASK    0x00070000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_K1_SHIFT   16
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_K1_DEFAULT 0x00000007

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_LF_FRZ [15:15] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_FRZ_MASK   0x00008000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_FRZ_SHIFT  15
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_LF_FRZ_DEFAULT 0x00000001

/* AIF_SAR_SAT_CORE :: RFAGCTHRA1 :: RF_AGC_CTRL_ABS_THR [14:00] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_ABS_THR_MASK  0x00007fff
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_ABS_THR_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA1_RF_AGC_CTRL_ABS_THR_DEFAULT 0x00007d00

/***************************************************************************
 *RF_AGC_LF_INT_WDATA - RF AGC Shift Accumulator Integrator Write Data (tc8.26)
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RF_AGC_LF_INT_WDATA :: RF_AGC_LF_INT_WDATA [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LF_INT_WDATA_RF_AGC_LF_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LF_INT_WDATA_RF_AGC_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LF_INT_WDATA_RF_AGC_LF_INT_WDATA_DEFAULT 0xf0000000

/***************************************************************************
 *RF_AGC_LA_INT_WDATA - RF AGC Leaky Averager Integrator Write Data (tc1.31)
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RF_AGC_LA_INT_WDATA :: RF_AGC_LA_INT_WDATA [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LA_INT_WDATA_RF_AGC_LA_INT_WDATA_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LA_INT_WDATA_RF_AGC_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_LA_INT_WDATA_RF_AGC_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *RF_AGC_CTRL_LF_INT_WDATA - RF AGC Shift Accumulator Integrator Write Data (tc4.19)
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RF_AGC_CTRL_LF_INT_WDATA :: reserved0 [31:23] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA_reserved0_MASK 0xff800000
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA_reserved0_SHIFT 23

/* AIF_SAR_SAT_CORE :: RF_AGC_CTRL_LF_INT_WDATA :: RF_AGC_CTRL_LF_INT_WDATA [22:00] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA_RF_AGC_CTRL_LF_INT_WDATA_MASK 0x007fffff
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA_RF_AGC_CTRL_LF_INT_WDATA_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LF_INT_WDATA_RF_AGC_CTRL_LF_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *RF_AGC_CTRL_LA_INT_WDATA - RF AGC Leaky Averager Integrator Write Data (tc1.20)
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RF_AGC_CTRL_LA_INT_WDATA :: reserved0 [31:21] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA_reserved0_MASK 0xffe00000
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA_reserved0_SHIFT 21

/* AIF_SAR_SAT_CORE :: RF_AGC_CTRL_LA_INT_WDATA :: REG_AGC_CTRL_LA_INT_WDATA [20:00] */
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_MASK 0x001fffff
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RF_AGC_CTRL_LA_INT_WDATA_REG_AGC_CTRL_LA_INT_WDATA_DEFAULT 0x00000000

/***************************************************************************
 *RFAGCTHRA2 - RF AGC Threshold Adjust Control 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RFAGCTHRA2 :: reserved0 [31:31] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_reserved0_MASK            0x80000000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_reserved0_SHIFT           31

/* AIF_SAR_SAT_CORE :: RFAGCTHRA2 :: RF_AGC_CTRL_LOWER_LIMIT [30:16] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_LOWER_LIMIT_MASK 0x7fff0000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_LOWER_LIMIT_SHIFT 16
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_LOWER_LIMIT_DEFAULT 0x00006400

/* AIF_SAR_SAT_CORE :: RFAGCTHRA2 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_reserved_for_eco1_MASK    0x00008000
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_reserved_for_eco1_SHIFT   15
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: RFAGCTHRA2 :: RF_AGC_CTRL_UPPER_LIMIT [14:00] */
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_UPPER_LIMIT_MASK 0x00007fff
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_UPPER_LIMIT_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_RFAGCTHRA2_RF_AGC_CTRL_UPPER_LIMIT_DEFAULT 0x00002400

/***************************************************************************
 *PGACLKCTL - PGACLKCTL
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: PGACLKCTL :: reserved0 [31:04] */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_reserved0_MASK             0xfffffff0
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_reserved0_SHIFT            4

/* AIF_SAR_SAT_CORE :: PGACLKCTL :: PGALNACLKINV [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKINV_MASK          0x00000008
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKINV_SHIFT         3
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKINV_DEFAULT       0x00000001

/* AIF_SAR_SAT_CORE :: PGACLKCTL :: PGALNACLKEN [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKEN_MASK           0x00000004
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKEN_SHIFT          2
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGALNACLKEN_DEFAULT        0x00000001

/* AIF_SAR_SAT_CORE :: PGACLKCTL :: PGACLKINV [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKINV_MASK             0x00000002
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKINV_SHIFT            1
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKINV_DEFAULT          0x00000001

/* AIF_SAR_SAT_CORE :: PGACLKCTL :: PGACLKEN [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKEN_MASK              0x00000001
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKEN_SHIFT             0
#define BCHP_AIF_SAR_SAT_CORE_PGACLKCTL_PGACLKEN_DEFAULT           0x00000001

/***************************************************************************
 *PGALUTD - PGA Look up table data
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: PGALUTD :: reserved0 [31:12] */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD_reserved0_MASK               0xfffff000
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD_reserved0_SHIFT              12

/* AIF_SAR_SAT_CORE :: PGALUTD :: PGALUTD [11:00] */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD_PGALUTD_MASK                 0x00000fff
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD_PGALUTD_SHIFT                0
#define BCHP_AIF_SAR_SAT_CORE_PGALUTD_PGALUTD_DEFAULT              0x00000000

/***************************************************************************
 *PGALUTA - PGA Look up table address
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: PGALUTA :: reserved0 [31:08] */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_reserved0_MASK               0xffffff00
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_reserved0_SHIFT              8

/* AIF_SAR_SAT_CORE :: PGALUTA :: PGALUT_MICRO_EN [07:07] */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUT_MICRO_EN_MASK         0x00000080
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUT_MICRO_EN_SHIFT        7
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUT_MICRO_EN_DEFAULT      0x00000000

/* AIF_SAR_SAT_CORE :: PGALUTA :: PGALUTA [06:00] */
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUTA_MASK                 0x0000007f
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUTA_SHIFT                0
#define BCHP_AIF_SAR_SAT_CORE_PGALUTA_PGALUTA_DEFAULT              0x00000000

/***************************************************************************
 *AGCTHR - AGC Threshold Control Register
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGCTHR :: reserved0 [31:21] */
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_reserved0_MASK                0xffe00000
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_reserved0_SHIFT               21

/* AIF_SAR_SAT_CORE :: AGCTHR :: AGC_USE_THR_OFFSET [20:20] */
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_AGC_USE_THR_OFFSET_MASK       0x00100000
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_AGC_USE_THR_OFFSET_SHIFT      20
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_AGC_USE_THR_OFFSET_DEFAULT    0x00000000

/* AIF_SAR_SAT_CORE :: AGCTHR :: reserved_for_eco1 [19:17] */
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_reserved_for_eco1_MASK        0x000e0000
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_reserved_for_eco1_SHIFT       17
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_reserved_for_eco1_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCTHR :: REG_NR_AGC_THR [16:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_REG_NR_AGC_THR_MASK           0x0001ffff
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_REG_NR_AGC_THR_SHIFT          0
#define BCHP_AIF_SAR_SAT_CORE_AGCTHR_REG_NR_AGC_THR_DEFAULT        0x00000000

/***************************************************************************
 *AGCCTL - AGC Control for all lanes
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved0 [31:26] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved0_MASK                0xfc000000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved0_SHIFT               26

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_LA_BETA [25:24] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BETA_MASK              0x03000000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BETA_SHIFT             24
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BETA_DEFAULT           0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved_for_eco1 [23:21] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco1_MASK        0x00e00000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco1_SHIFT       21
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco1_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_LA_FRZ [20:20] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_FRZ_MASK               0x00100000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_FRZ_SHIFT              20
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_FRZ_DEFAULT            0x00000001

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_LA_BYP [19:19] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BYP_MASK               0x00080000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BYP_SHIFT              19
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LA_BYP_DEFAULT            0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved_for_eco2 [18:17] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco2_MASK        0x00060000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco2_SHIFT       17
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco2_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_FIX_DEC_EN [16:16] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_EN_MASK           0x00010000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_EN_SHIFT          16
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_EN_DEFAULT        0x00000001

/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved_for_eco3 [15:15] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco3_MASK        0x00008000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco3_SHIFT       15
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco3_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_FIX_DEC [14:12] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_MASK              0x00007000
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_SHIFT             12
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_FIX_DEC_DEFAULT           0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved_for_eco4 [11:09] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco4_MASK        0x00000e00
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco4_SHIFT       9
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco4_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_NEG_LF_K1 [08:08] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_NEG_LF_K1_MASK            0x00000100
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_NEG_LF_K1_SHIFT           8
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_NEG_LF_K1_DEFAULT         0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_LF_K1 [07:04] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_K1_MASK                0x000000f0
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_K1_SHIFT               4
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_K1_DEFAULT             0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: reserved_for_eco5 [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco5_MASK        0x00000008
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco5_SHIFT       3
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_reserved_for_eco5_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_LF_FRZ [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_FRZ_MASK               0x00000004
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_FRZ_SHIFT              2
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_LF_FRZ_DEFAULT            0x00000001

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_BYP [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_BYP_MASK                  0x00000002
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_BYP_SHIFT                 1
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_BYP_DEFAULT               0x00000000

/* AIF_SAR_SAT_CORE :: AGCCTL :: AGC_SYNC_RST [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_SYNC_RST_MASK             0x00000001
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_SYNC_RST_SHIFT            0
#define BCHP_AIF_SAR_SAT_CORE_AGCCTL_AGC_SYNC_RST_DEFAULT          0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_0 - AGC Loop filter integrator write data (tc0.54) for lane 0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_0 :: AGC_LF_INT_WDATA_DATA_LANE_0 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_0_AGC_LF_INT_WDATA_DATA_LANE_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_0_AGC_LF_INT_WDATA_DATA_LANE_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_0_AGC_LF_INT_WDATA_DATA_LANE_0_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_0 - AGC Leaky averager integrator write data (tc1.29) for lane 0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_0 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_0 :: AGC_LA_INT_WDATA_DATA_LANE_0 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0_AGC_LA_INT_WDATA_DATA_LANE_0_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0_AGC_LA_INT_WDATA_DATA_LANE_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_0_AGC_LA_INT_WDATA_DATA_LANE_0_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_1 - AGC Loop filter integrator write data (tc0.54) for lane 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_1 :: AGC_LF_INT_WDATA_DATA_LANE_1 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_1_AGC_LF_INT_WDATA_DATA_LANE_1_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_1_AGC_LF_INT_WDATA_DATA_LANE_1_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_1_AGC_LF_INT_WDATA_DATA_LANE_1_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_1 - AGC Leaky averager integrator write data (tc1.29) for lane 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_1 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_1 :: AGC_LA_INT_WDATA_DATA_LANE_1 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1_AGC_LA_INT_WDATA_DATA_LANE_1_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1_AGC_LA_INT_WDATA_DATA_LANE_1_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_1_AGC_LA_INT_WDATA_DATA_LANE_1_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_2 - AGC Loop filter integrator write data (tc0.54) for lane 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_2 :: AGC_LF_INT_WDATA_DATA_LANE_2 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_2_AGC_LF_INT_WDATA_DATA_LANE_2_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_2_AGC_LF_INT_WDATA_DATA_LANE_2_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_2_AGC_LF_INT_WDATA_DATA_LANE_2_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_2 - AGC Leaky averager integrator write data (tc1.29) for lane 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_2 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_2 :: AGC_LA_INT_WDATA_DATA_LANE_2 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2_AGC_LA_INT_WDATA_DATA_LANE_2_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2_AGC_LA_INT_WDATA_DATA_LANE_2_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_2_AGC_LA_INT_WDATA_DATA_LANE_2_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_3 - AGC Loop filter integrator write data (tc0.54) for lane 3
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_3 :: AGC_LF_INT_WDATA_DATA_LANE_3 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_3_AGC_LF_INT_WDATA_DATA_LANE_3_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_3_AGC_LF_INT_WDATA_DATA_LANE_3_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_3_AGC_LF_INT_WDATA_DATA_LANE_3_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_3 - AGC Leaky averager integrator write data (tc1.29) for lane 3
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_3 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_3 :: AGC_LA_INT_WDATA_DATA_LANE_3 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3_AGC_LA_INT_WDATA_DATA_LANE_3_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3_AGC_LA_INT_WDATA_DATA_LANE_3_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_3_AGC_LA_INT_WDATA_DATA_LANE_3_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_4 - AGC Loop filter integrator write data (tc0.54) for lane 4
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_4 :: AGC_LF_INT_WDATA_DATA_LANE_4 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_4_AGC_LF_INT_WDATA_DATA_LANE_4_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_4_AGC_LF_INT_WDATA_DATA_LANE_4_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_4_AGC_LF_INT_WDATA_DATA_LANE_4_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_4 - AGC Leaky averager integrator write data (tc1.29) for lane 4
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_4 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_4 :: AGC_LA_INT_WDATA_DATA_LANE_4 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4_AGC_LA_INT_WDATA_DATA_LANE_4_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4_AGC_LA_INT_WDATA_DATA_LANE_4_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_4_AGC_LA_INT_WDATA_DATA_LANE_4_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_5 - AGC Loop filter integrator write data (tc0.54) for lane 5
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_5 :: AGC_LF_INT_WDATA_DATA_LANE_5 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_5_AGC_LF_INT_WDATA_DATA_LANE_5_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_5_AGC_LF_INT_WDATA_DATA_LANE_5_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_5_AGC_LF_INT_WDATA_DATA_LANE_5_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_5 - AGC Leaky averager integrator write data (tc1.29) for lane 5
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_5 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_5 :: AGC_LA_INT_WDATA_DATA_LANE_5 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5_AGC_LA_INT_WDATA_DATA_LANE_5_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5_AGC_LA_INT_WDATA_DATA_LANE_5_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_5_AGC_LA_INT_WDATA_DATA_LANE_5_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_6 - AGC Loop filter integrator write data (tc0.54) for lane 6
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_6 :: AGC_LF_INT_WDATA_DATA_LANE_6 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_6_AGC_LF_INT_WDATA_DATA_LANE_6_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_6_AGC_LF_INT_WDATA_DATA_LANE_6_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_6_AGC_LF_INT_WDATA_DATA_LANE_6_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_6 - AGC Leaky averager integrator write data (tc1.29) for lane 6
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_6 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_6 :: AGC_LA_INT_WDATA_DATA_LANE_6 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6_AGC_LA_INT_WDATA_DATA_LANE_6_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6_AGC_LA_INT_WDATA_DATA_LANE_6_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_6_AGC_LA_INT_WDATA_DATA_LANE_6_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_7 - AGC Loop filter integrator write data (tc0.54) for lane 7
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_7 :: AGC_LF_INT_WDATA_DATA_LANE_7 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_7_AGC_LF_INT_WDATA_DATA_LANE_7_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_7_AGC_LF_INT_WDATA_DATA_LANE_7_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_7_AGC_LF_INT_WDATA_DATA_LANE_7_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_7 - AGC Leaky averager integrator write data (tc1.29) for lane 7
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_7 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_7 :: AGC_LA_INT_WDATA_DATA_LANE_7 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7_AGC_LA_INT_WDATA_DATA_LANE_7_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7_AGC_LA_INT_WDATA_DATA_LANE_7_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_7_AGC_LA_INT_WDATA_DATA_LANE_7_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_8 - AGC Loop filter integrator write data (tc0.54) for lane 8
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_8 :: AGC_LF_INT_WDATA_DATA_LANE_8 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_8_AGC_LF_INT_WDATA_DATA_LANE_8_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_8_AGC_LF_INT_WDATA_DATA_LANE_8_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_8_AGC_LF_INT_WDATA_DATA_LANE_8_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_8 - AGC Leaky averager integrator write data (tc1.29) for lane 8
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_8 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_8 :: AGC_LA_INT_WDATA_DATA_LANE_8 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8_AGC_LA_INT_WDATA_DATA_LANE_8_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8_AGC_LA_INT_WDATA_DATA_LANE_8_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_8_AGC_LA_INT_WDATA_DATA_LANE_8_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_9 - AGC Loop filter integrator write data (tc0.54) for lane 9
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_9 :: AGC_LF_INT_WDATA_DATA_LANE_9 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_9_AGC_LF_INT_WDATA_DATA_LANE_9_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_9_AGC_LF_INT_WDATA_DATA_LANE_9_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_9_AGC_LF_INT_WDATA_DATA_LANE_9_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_9 - AGC Leaky averager integrator write data (tc1.29) for lane 9
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_9 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_9 :: AGC_LA_INT_WDATA_DATA_LANE_9 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9_AGC_LA_INT_WDATA_DATA_LANE_9_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9_AGC_LA_INT_WDATA_DATA_LANE_9_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_9_AGC_LA_INT_WDATA_DATA_LANE_9_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_10 - AGC Loop filter integrator write data (tc0.54) for lane 10
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_10 :: AGC_LF_INT_WDATA_DATA_LANE_10 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_10_AGC_LF_INT_WDATA_DATA_LANE_10_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_10_AGC_LF_INT_WDATA_DATA_LANE_10_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_10_AGC_LF_INT_WDATA_DATA_LANE_10_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_10 - AGC Leaky averager integrator write data (tc1.29) for lane 10
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_10 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_10 :: AGC_LA_INT_WDATA_DATA_LANE_10 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10_AGC_LA_INT_WDATA_DATA_LANE_10_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10_AGC_LA_INT_WDATA_DATA_LANE_10_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_10_AGC_LA_INT_WDATA_DATA_LANE_10_DEFAULT 0x00000000

/***************************************************************************
 *AGC_LF_INT_WDATA_DATA_LANE_11 - AGC Loop filter integrator write data (tc0.54) for lane 11
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LF_INT_WDATA_DATA_LANE_11 :: AGC_LF_INT_WDATA_DATA_LANE_11 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_11_AGC_LF_INT_WDATA_DATA_LANE_11_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_11_AGC_LF_INT_WDATA_DATA_LANE_11_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LF_INT_WDATA_DATA_LANE_11_AGC_LF_INT_WDATA_DATA_LANE_11_DEFAULT 0x90000000

/***************************************************************************
 *AGC_LA_INT_WDATA_DATA_LANE_11 - AGC Leaky averager integrator write data (tc1.29) for lane 11
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_11 :: reserved0 [31:30] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11_reserved0_MASK 0xc0000000
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11_reserved0_SHIFT 30

/* AIF_SAR_SAT_CORE :: AGC_LA_INT_WDATA_DATA_LANE_11 :: AGC_LA_INT_WDATA_DATA_LANE_11 [29:00] */
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11_AGC_LA_INT_WDATA_DATA_LANE_11_MASK 0x3fffffff
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11_AGC_LA_INT_WDATA_DATA_LANE_11_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_AGC_LA_INT_WDATA_DATA_LANE_11_AGC_LA_INT_WDATA_DATA_LANE_11_DEFAULT 0x00000000

/***************************************************************************
 *DCOCTL - DCO Control
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCOCTL :: reserved0 [31:08] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_reserved0_MASK                0xffffff00
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_reserved0_SHIFT               8

/* AIF_SAR_SAT_CORE :: DCOCTL :: DCO_BETA [07:04] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BETA_MASK                 0x000000f0
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BETA_SHIFT                4
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BETA_DEFAULT              0x00000003

/* AIF_SAR_SAT_CORE :: DCOCTL :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_reserved_for_eco1_MASK        0x00000008
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_reserved_for_eco1_SHIFT       3
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_reserved_for_eco1_DEFAULT     0x00000000

/* AIF_SAR_SAT_CORE :: DCOCTL :: DCO_FRZ [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_FRZ_MASK                  0x00000004
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_FRZ_SHIFT                 2
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_FRZ_DEFAULT               0x00000001

/* AIF_SAR_SAT_CORE :: DCOCTL :: DCO_BYP [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BYP_MASK                  0x00000002
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BYP_SHIFT                 1
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_BYP_DEFAULT               0x00000000

/* AIF_SAR_SAT_CORE :: DCOCTL :: DCO_RST [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_RST_MASK                  0x00000001
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_RST_SHIFT                 0
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_DCO_RST_DEFAULT               0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_0 - DCO integrator write data Lane 0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_0 :: DCO_INT_WDATA_DATA_LANE_0 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_0_DCO_INT_WDATA_DATA_LANE_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_0_DCO_INT_WDATA_DATA_LANE_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_0_DCO_INT_WDATA_DATA_LANE_0_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_1 - DCO integrator write data Lane 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_1 :: DCO_INT_WDATA_DATA_LANE_1 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_1_DCO_INT_WDATA_DATA_LANE_1_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_1_DCO_INT_WDATA_DATA_LANE_1_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_1_DCO_INT_WDATA_DATA_LANE_1_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_2 - DCO integrator write data Lane 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_2 :: DCO_INT_WDATA_DATA_LANE_2 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_2_DCO_INT_WDATA_DATA_LANE_2_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_2_DCO_INT_WDATA_DATA_LANE_2_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_2_DCO_INT_WDATA_DATA_LANE_2_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_3 - DCO integrator write data Lane 3
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_3 :: DCO_INT_WDATA_DATA_LANE_3 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_3_DCO_INT_WDATA_DATA_LANE_3_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_3_DCO_INT_WDATA_DATA_LANE_3_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_3_DCO_INT_WDATA_DATA_LANE_3_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_4 - DCO integrator write data Lane 4
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_4 :: DCO_INT_WDATA_DATA_LANE_4 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_4_DCO_INT_WDATA_DATA_LANE_4_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_4_DCO_INT_WDATA_DATA_LANE_4_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_4_DCO_INT_WDATA_DATA_LANE_4_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_5 - DCO integrator write data Lane 5
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_5 :: DCO_INT_WDATA_DATA_LANE_5 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_5_DCO_INT_WDATA_DATA_LANE_5_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_5_DCO_INT_WDATA_DATA_LANE_5_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_5_DCO_INT_WDATA_DATA_LANE_5_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_6 - DCO integrator write data Lane 6
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_6 :: DCO_INT_WDATA_DATA_LANE_6 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_6_DCO_INT_WDATA_DATA_LANE_6_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_6_DCO_INT_WDATA_DATA_LANE_6_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_6_DCO_INT_WDATA_DATA_LANE_6_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_7 - DCO integrator write data Lane 7
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_7 :: DCO_INT_WDATA_DATA_LANE_7 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_7_DCO_INT_WDATA_DATA_LANE_7_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_7_DCO_INT_WDATA_DATA_LANE_7_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_7_DCO_INT_WDATA_DATA_LANE_7_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_8 - DCO integrator write data Lane 8
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_8 :: DCO_INT_WDATA_DATA_LANE_8 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_8_DCO_INT_WDATA_DATA_LANE_8_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_8_DCO_INT_WDATA_DATA_LANE_8_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_8_DCO_INT_WDATA_DATA_LANE_8_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_9 - DCO integrator write data Lane 9
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_9 :: DCO_INT_WDATA_DATA_LANE_9 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_9_DCO_INT_WDATA_DATA_LANE_9_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_9_DCO_INT_WDATA_DATA_LANE_9_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_9_DCO_INT_WDATA_DATA_LANE_9_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_10 - DCO integrator write data Lane 10
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_10 :: DCO_INT_WDATA_DATA_LANE_10 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_10_DCO_INT_WDATA_DATA_LANE_10_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_10_DCO_INT_WDATA_DATA_LANE_10_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_10_DCO_INT_WDATA_DATA_LANE_10_DEFAULT 0x00000000

/***************************************************************************
 *DCO_INT_WDATA_DATA_LANE_11 - DCO integrator write data Lane 11
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_DATA_LANE_11 :: DCO_INT_WDATA_DATA_LANE_11 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_11_DCO_INT_WDATA_DATA_LANE_11_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_11_DCO_INT_WDATA_DATA_LANE_11_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_DATA_LANE_11_DCO_INT_WDATA_DATA_LANE_11_DEFAULT 0x00000000

/***************************************************************************
 *NOTCH_DCOCTL - NOTCH DCO Control
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: reserved0 [31:12] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_reserved0_MASK          0xfffff000
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_reserved0_SHIFT         12

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: PRENOTCH_INV [11:11] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_PRENOTCH_INV_MASK       0x00000800
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_PRENOTCH_INV_SHIFT      11
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_PRENOTCH_INV_DEFAULT    0x00000000

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: POSTNOTCH_INV [10:10] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_POSTNOTCH_INV_MASK      0x00000400
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_POSTNOTCH_INV_SHIFT     10
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_POSTNOTCH_INV_DEFAULT   0x00000000

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: DCO_OUTPUT_SEL [09:08] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_DCO_OUTPUT_SEL_MASK     0x00000300
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_DCO_OUTPUT_SEL_SHIFT    8
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_DCO_OUTPUT_SEL_DEFAULT  0x00000001

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: NOTCH_DCO_BETA [07:04] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BETA_MASK     0x000000f0
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BETA_SHIFT    4
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BETA_DEFAULT  0x00000003

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_reserved_for_eco1_MASK  0x00000008
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_reserved_for_eco1_SHIFT 3
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: NOTCH_DCO_FRZ [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_FRZ_MASK      0x00000004
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_FRZ_SHIFT     2
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_FRZ_DEFAULT   0x00000001

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: NOTCH_DCO_BYP [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BYP_MASK      0x00000002
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BYP_SHIFT     1
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_BYP_DEFAULT   0x00000000

/* AIF_SAR_SAT_CORE :: NOTCH_DCOCTL :: NOTCH_DCO_RST [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_RST_MASK      0x00000001
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_RST_SHIFT     0
#define BCHP_AIF_SAR_SAT_CORE_NOTCH_DCOCTL_NOTCH_DCO_RST_DEFAULT   0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_0 - NTCH_DCO integrator write data Lane 0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_0 :: NTCH_DCO_INT_WDATA_DATA_LANE_0 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_0_NTCH_DCO_INT_WDATA_DATA_LANE_0_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_0_NTCH_DCO_INT_WDATA_DATA_LANE_0_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_0_NTCH_DCO_INT_WDATA_DATA_LANE_0_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_1 - NTCH_DCO integrator write data Lane 1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_1 :: NTCH_DCO_INT_WDATA_DATA_LANE_1 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_1_NTCH_DCO_INT_WDATA_DATA_LANE_1_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_1_NTCH_DCO_INT_WDATA_DATA_LANE_1_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_1_NTCH_DCO_INT_WDATA_DATA_LANE_1_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_2 - NTCH_DCO integrator write data Lane 2
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_2 :: NTCH_DCO_INT_WDATA_DATA_LANE_2 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_2_NTCH_DCO_INT_WDATA_DATA_LANE_2_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_2_NTCH_DCO_INT_WDATA_DATA_LANE_2_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_2_NTCH_DCO_INT_WDATA_DATA_LANE_2_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_3 - NTCH_DCO integrator write data Lane 3
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_3 :: NTCH_DCO_INT_WDATA_DATA_LANE_3 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_3_NTCH_DCO_INT_WDATA_DATA_LANE_3_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_3_NTCH_DCO_INT_WDATA_DATA_LANE_3_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_3_NTCH_DCO_INT_WDATA_DATA_LANE_3_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_4 - NTCH_DCO integrator write data Lane 4
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_4 :: NTCH_DCO_INT_WDATA_DATA_LANE_4 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_4_NTCH_DCO_INT_WDATA_DATA_LANE_4_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_4_NTCH_DCO_INT_WDATA_DATA_LANE_4_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_4_NTCH_DCO_INT_WDATA_DATA_LANE_4_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_5 - NTCH_DCO integrator write data Lane 5
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_5 :: NTCH_DCO_INT_WDATA_DATA_LANE_5 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_5_NTCH_DCO_INT_WDATA_DATA_LANE_5_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_5_NTCH_DCO_INT_WDATA_DATA_LANE_5_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_5_NTCH_DCO_INT_WDATA_DATA_LANE_5_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_6 - NTCH_DCO integrator write data Lane 6
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_6 :: NTCH_DCO_INT_WDATA_DATA_LANE_6 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_6_NTCH_DCO_INT_WDATA_DATA_LANE_6_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_6_NTCH_DCO_INT_WDATA_DATA_LANE_6_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_6_NTCH_DCO_INT_WDATA_DATA_LANE_6_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_7 - NTCH_DCO integrator write data Lane 7
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_7 :: NTCH_DCO_INT_WDATA_DATA_LANE_7 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_7_NTCH_DCO_INT_WDATA_DATA_LANE_7_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_7_NTCH_DCO_INT_WDATA_DATA_LANE_7_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_7_NTCH_DCO_INT_WDATA_DATA_LANE_7_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_8 - NTCH_DCO integrator write data Lane 8
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_8 :: NTCH_DCO_INT_WDATA_DATA_LANE_8 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_8_NTCH_DCO_INT_WDATA_DATA_LANE_8_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_8_NTCH_DCO_INT_WDATA_DATA_LANE_8_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_8_NTCH_DCO_INT_WDATA_DATA_LANE_8_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_9 - NTCH_DCO integrator write data Lane 9
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_9 :: NTCH_DCO_INT_WDATA_DATA_LANE_9 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_9_NTCH_DCO_INT_WDATA_DATA_LANE_9_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_9_NTCH_DCO_INT_WDATA_DATA_LANE_9_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_9_NTCH_DCO_INT_WDATA_DATA_LANE_9_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_10 - NTCH_DCO integrator write data Lane 10
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_10 :: NTCH_DCO_INT_WDATA_DATA_LANE_10 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_10_NTCH_DCO_INT_WDATA_DATA_LANE_10_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_10_NTCH_DCO_INT_WDATA_DATA_LANE_10_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_10_NTCH_DCO_INT_WDATA_DATA_LANE_10_DEFAULT 0x00000000

/***************************************************************************
 *NTCH_DCO_INT_WDATA_DATA_LANE_11 - NTCH_DCO integrator write data Lane 11
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: NTCH_DCO_INT_WDATA_DATA_LANE_11 :: NTCH_DCO_INT_WDATA_DATA_LANE_11 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_11_NTCH_DCO_INT_WDATA_DATA_LANE_11_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_11_NTCH_DCO_INT_WDATA_DATA_LANE_11_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_NTCH_DCO_INT_WDATA_DATA_LANE_11_NTCH_DCO_INT_WDATA_DATA_LANE_11_DEFAULT 0x00000000

/***************************************************************************
 *DCOCTL_THR - Threshold DCO Control
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: reserved0 [31:08] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_reserved0_MASK            0xffffff00
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_reserved0_SHIFT           8

/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: DCO_BETA_THR [07:04] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BETA_THR_MASK         0x000000f0
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BETA_THR_SHIFT        4
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BETA_THR_DEFAULT      0x00000003

/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_reserved_for_eco1_MASK    0x00000008
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_reserved_for_eco1_SHIFT   3
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: DCO_FRZ_THR [02:02] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_FRZ_THR_MASK          0x00000004
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_FRZ_THR_SHIFT         2
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_FRZ_THR_DEFAULT       0x00000001

/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: DCO_BYP_THR [01:01] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BYP_THR_MASK          0x00000002
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BYP_THR_SHIFT         1
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_BYP_THR_DEFAULT       0x00000000

/* AIF_SAR_SAT_CORE :: DCOCTL_THR :: DCO_RST_THR [00:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_RST_THR_MASK          0x00000001
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_RST_THR_SHIFT         0
#define BCHP_AIF_SAR_SAT_CORE_DCOCTL_THR_DCO_RST_THR_DEFAULT       0x00000000

/***************************************************************************
 *DCO_INT_WDATA_THR - Threshold DCO integrator write data
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: DCO_INT_WDATA_THR :: DCO_INT_WDATA_THR [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_THR_DCO_INT_WDATA_THR_MASK 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_THR_DCO_INT_WDATA_THR_SHIFT 0
#define BCHP_AIF_SAR_SAT_CORE_DCO_INT_WDATA_THR_DCO_INT_WDATA_THR_DEFAULT 0x00000000

/***************************************************************************
 *TIMERCTL0 - TIMERCTL0 for Interrupt generation
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: TIMERCTL0 :: ENABLE [31:31] */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_ENABLE_MASK                0x80000000
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_ENABLE_SHIFT               31
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_ENABLE_DEFAULT             0x00000000

/* AIF_SAR_SAT_CORE :: TIMERCTL0 :: PERIOD [30:00] */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_PERIOD_MASK                0x7fffffff
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_PERIOD_SHIFT               0
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL0_PERIOD_DEFAULT             0x00000000

/***************************************************************************
 *TIMERCTL1 - TIMERCTL1 for Interrupt generation
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: TIMERCTL1 :: ENABLE [31:31] */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_ENABLE_MASK                0x80000000
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_ENABLE_SHIFT               31
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_ENABLE_DEFAULT             0x00000000

/* AIF_SAR_SAT_CORE :: TIMERCTL1 :: PERIOD [30:00] */
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_PERIOD_MASK                0x7fffffff
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_PERIOD_SHIFT               0
#define BCHP_AIF_SAR_SAT_CORE_TIMERCTL1_PERIOD_DEFAULT             0x00000000

/***************************************************************************
 *RESERVED0 - Reserved Register0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RESERVED0 :: reserved_for_eco0 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_RESERVED0_reserved_for_eco0_MASK     0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_RESERVED0_reserved_for_eco0_SHIFT    0
#define BCHP_AIF_SAR_SAT_CORE_RESERVED0_reserved_for_eco0_DEFAULT  0x00000000

/***************************************************************************
 *RESERVED1 - Reserved Register1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_RESERVED1_reserved_for_eco0_MASK     0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_RESERVED1_reserved_for_eco0_SHIFT    0
#define BCHP_AIF_SAR_SAT_CORE_RESERVED1_reserved_for_eco0_DEFAULT  0x00000000

/***************************************************************************
 *SW_SPARE0 - SW Spare Register0
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE0_SPARE_MASK                 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE0_SPARE_SHIFT                0
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE0_SPARE_DEFAULT              0x00000000

/***************************************************************************
 *SW_SPARE1 - SW Spare Register1
 ***************************************************************************/
/* AIF_SAR_SAT_CORE :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE1_SPARE_MASK                 0xffffffff
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE1_SPARE_SHIFT                0
#define BCHP_AIF_SAR_SAT_CORE_SW_SPARE1_SPARE_DEFAULT              0x00000000

#endif /* #ifndef BCHP_AIF_SAR_SAT_CORE_H__ */

/* End of File */
