<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="lut_fifo" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 08 13 10:55:44.656" version="5.8" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="lut_fifo.lpc" type="lpc" modified="2019 08 13 10:55:42.153"/>
		<File name="lut_fifo.v" type="top_level_verilog" modified="2019 08 13 10:55:42.306"/>
		<File name="lut_fifo_tmpl.v" type="template_verilog" modified="2019 08 13 10:55:42.425"/>
		<File name="tb_lut_fifo_tmpl.v" type="testbench_verilog" modified="2019 08 13 10:55:42.440"/>
  </Package>
</DiamondModule>
