// Seed: 213221033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output supply1 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_3 !== -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd49
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  wire [id_1  +  1 : -1  ==?  1] id_3[1 : (  1  )];
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
