

================================================================
== Vivado HLS Report for 'split_ip_RGB2Gray'
================================================================
* Date:           Tue Jan 07 22:24:09 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080081|  2080081|  2080081|  2080081|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_row   |  2080080|  2080080|      1926|          -|          -|  1080|    no    |
        | + L_col  |     1923|     1923|         5|          1|          1|  1920|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	8  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 1.57ns
:6  br label %1


 <State 2>: 3.48ns
ST_2: row [1/1] 0.00ns
:0  %row = phi i11 [ 0, %0 ], [ %row_1, %4 ]

ST_2: exitcond2 [1/1] 2.11ns
:1  %exitcond2 = icmp eq i11 %row, -968

ST_2: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_2: row_1 [1/1] 1.84ns
:3  %row_1 = add i11 %row, 1

ST_2: stg_20 [1/1] 0.00ns
:4  br i1 %exitcond2, label %5, label %2

ST_2: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1808) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1808)

ST_2: stg_23 [1/1] 1.57ns
:2  br label %3

ST_2: stg_24 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.11ns
ST_3: col [1/1] 0.00ns
:0  %col = phi i11 [ 0, %2 ], [ %col_1, %"operator>>.exit_ifconv" ]

ST_3: exitcond [1/1] 2.11ns
:1  %exitcond = icmp eq i11 %col, -128

ST_3: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_3: col_1 [1/1] 1.84ns
:3  %col_1 = add i11 %col, 1

ST_3: stg_29 [1/1] 0.00ns
:4  br i1 %exitcond, label %4, label %"operator>>.exit_ifconv"


 <State 4>: 4.38ns
ST_4: tmp_2 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1855)

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1809) nounwind

ST_4: tmp_8 [1/1] 4.38ns
operator>>.exit_ifconv:5  %tmp_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_0_V)

ST_4: tmp_9 [1/1] 4.38ns
operator>>.exit_ifconv:6  %tmp_9 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_1_V)

ST_4: tmp_6 [1/1] 4.38ns
operator>>.exit_ifconv:7  %tmp_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1855, i32 %tmp_2)


 <State 5>: 6.38ns
ST_5: OP2_V_1_cast [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_cast = zext i8 %tmp_9 to i16

ST_5: p_Val2_3 [1/1] 6.38ns
operator>>.exit_ifconv:12  %p_Val2_3 = mul i16 %OP2_V_1_cast, 150


 <State 6>: 9.40ns
ST_6: OP2_V_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_cast = zext i8 %tmp_8 to i14

ST_6: p_Val2_s [1/1] 3.36ns
operator>>.exit_ifconv:10  %p_Val2_s = mul i14 %OP2_V_cast, 29

ST_6: tmp_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %tmp_cast = zext i14 %p_Val2_s to i16

ST_6: OP2_V_2_cast [1/1] 0.00ns
operator>>.exit_ifconv:14  %OP2_V_2_cast = zext i8 %tmp_6 to i16

ST_6: p_Val2_1 [1/1] 3.36ns
operator>>.exit_ifconv:15  %p_Val2_1 = mul i16 %OP2_V_2_cast, 77

ST_6: tmp [1/1] 3.02ns
operator>>.exit_ifconv:16  %tmp = add i16 %p_Val2_3, %tmp_cast

ST_6: r_V [1/1] 3.02ns
operator>>.exit_ifconv:17  %r_V = add i16 %tmp, %p_Val2_1

ST_6: gray [1/1] 0.00ns
operator>>.exit_ifconv:18  %gray = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V, i32 8, i32 15)


 <State 7>: 4.38ns
ST_7: stg_46 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1810) nounwind

ST_7: tmp_1 [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1810)

ST_7: stg_48 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

ST_7: tmp_4 [1/1] 0.00ns
operator>>.exit_ifconv:19  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1853)

ST_7: stg_50 [1/1] 0.00ns
operator>>.exit_ifconv:20  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1809) nounwind

ST_7: stg_51 [1/1] 4.38ns
operator>>.exit_ifconv:21  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %gray)

ST_7: stg_52 [1/1] 4.38ns
operator>>.exit_ifconv:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %gray)

ST_7: stg_53 [1/1] 4.38ns
operator>>.exit_ifconv:23  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %gray)

ST_7: empty_41 [1/1] 0.00ns
operator>>.exit_ifconv:24  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1853, i32 %tmp_4)

ST_7: empty_42 [1/1] 0.00ns
operator>>.exit_ifconv:25  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1810, i32 %tmp_1)

ST_7: stg_56 [1/1] 0.00ns
operator>>.exit_ifconv:26  br label %3


 <State 8>: 0.00ns
ST_8: empty_43 [1/1] 0.00ns
:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1808, i32 %tmp_s)

ST_8: stg_58 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 6>: 9.4ns
The critical path consists of the following:
	'mul' operation ('__Val2__', example_split.cpp:31) (3.36 ns)
	'add' operation ('tmp', example_split.cpp:31) (3.02 ns)
	'add' operation ('r.V', example_split.cpp:31) (3.02 ns)
	'partselect' operation ('gray', example_split.cpp:31) (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
