Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 19:43:52 2022
| Host         : DKAH-L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cclk/a/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.792        0.000                      0                  222        0.222        0.000                      0                  222        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.792        0.000                      0                  222        0.222        0.000                      0                  222        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.857ns (22.888%)  route 2.887ns (77.112%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.539     5.123    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.851     6.430    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X56Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.554 r  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     7.006    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.130 r  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.933    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT2 (Prop_lut2_I0_O)        0.153     8.086 r  led_strip/M_rst_ctr_q[0]_i_2/O
                         net (fo=13, routed)          0.781     8.867    led_strip/M_rst_ctr_q[0]_i_2_n_0
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.428    14.832    led_strip/clk
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.271    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y76         FDRE (Setup_fdre_C_CE)      -0.408    14.660    led_strip/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 fancyWaveEffects/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_fancyWave_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.482ns (37.656%)  route 2.454ns (62.344%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.609     5.193    fancyWaveEffects/clk
    SLICE_X62Y77         FDRE                                         r  fancyWaveEffects/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  fancyWaveEffects/M_ctr_q_reg[24]/Q
                         net (fo=43, routed)          1.418     7.067    fancyWaveEffects/acmp1[8]
    SLICE_X63Y73         LUT3 (Prop_lut3_I2_O)        0.150     7.217 r  fancyWaveEffects/M_fancyWave_q[5]_i_10/O
                         net (fo=12, routed)          1.035     8.253    fancyWaveEffects/M_fancyWave_q[5]_i_10_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.326     8.579 r  fancyWaveEffects/M_fancyWave_q[1]_i_8/O
                         net (fo=1, routed)           0.000     8.579    fancyWaveEffects/M_fancyWave_q[1]_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.129 r  fancyWaveEffects/M_fancyWave_q_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.129    M_fancyWaveEffects_out[1]
    SLICE_X61Y73         FDRE                                         r  M_fancyWave_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.493    14.897    clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  M_fancyWave_q_reg[1]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)       -0.198    14.922    M_fancyWave_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.541     5.125    led_strip/clk
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.839     6.420    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.544 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     6.996    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.924    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.048 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.781     8.829    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y75         FDRE (Setup_fdre_C_R)       -0.429    14.637    led_strip/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.541     5.125    led_strip/clk
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.839     6.420    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.544 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     6.996    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.924    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.048 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.781     8.829    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y75         FDRE (Setup_fdre_C_R)       -0.429    14.637    led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.541     5.125    led_strip/clk
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.839     6.420    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.544 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     6.996    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.924    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.048 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.781     8.829    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[8]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y75         FDRE (Setup_fdre_C_R)       -0.429    14.637    led_strip/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.541     5.125    led_strip/clk
    SLICE_X57Y76         FDRE                                         r  led_strip/M_rst_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  led_strip/M_rst_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.839     6.420    led_strip/M_rst_ctr_q_reg[12]
    SLICE_X56Y74         LUT5 (Prop_lut5_I2_O)        0.124     6.544 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     6.996    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.120 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.924    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.048 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.781     8.829    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[9]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y75         FDRE (Setup_fdre_C_R)       -0.429    14.637    led_strip/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.828ns (22.606%)  route 2.835ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.539     5.123    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.851     6.430    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X56Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.554 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     7.006    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.130 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.933    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.057 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.728     8.786    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_R)       -0.429    14.624    led_strip/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.828ns (22.606%)  route 2.835ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.539     5.123    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.851     6.430    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X56Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.554 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     7.006    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.130 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.933    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.057 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.728     8.786    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[5]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_R)       -0.429    14.624    led_strip/M_rst_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.828ns (22.606%)  route 2.835ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.539     5.123    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.851     6.430    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X56Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.554 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     7.006    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.130 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.933    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.057 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.728     8.786    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[6]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_R)       -0.429    14.624    led_strip/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 led_strip/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.828ns (22.606%)  route 2.835ns (77.394%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.539     5.123    led_strip/clk
    SLICE_X57Y75         FDRE                                         r  led_strip/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  led_strip/M_rst_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.851     6.430    led_strip/M_rst_ctr_q_reg[11]
    SLICE_X56Y74         LUT5 (Prop_lut5_I1_O)        0.124     6.554 f  led_strip/M_rst_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.452     7.006    led_strip/M_rst_ctr_q[0]_i_7_n_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.130 f  led_strip/M_rst_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.804     7.933    led_strip/M_rst_ctr_q[0]_i_4_n_0
    SLICE_X59Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.057 r  led_strip/M_rst_ctr_q[0]_i_1/O
                         net (fo=13, routed)          0.728     8.786    led_strip/M_rst_ctr_q[0]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.426    14.830    led_strip/clk
    SLICE_X57Y74         FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_R)       -0.429    14.624    led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.582     1.526    led_strip/clk
    SLICE_X61Y72         FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  led_strip/M_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.127     1.794    led_strip/M_ctr_q[3]
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    led_strip/M_ctr_q[3]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.849     2.038    led_strip/clk
    SLICE_X61Y72         FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.091     1.617    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.741%)  route 0.153ns (42.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.580     1.524    led_strip/clk
    SLICE_X64Y74         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  led_strip/M_pixel_ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.153     1.841    led_strip/M_led_strip_pixel[2]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  led_strip/M_pixel_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.886    led_strip/p_1_in[5]
    SLICE_X64Y72         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850     2.040    led_strip/clk
    SLICE_X64Y72         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121     1.661    led_strip/M_pixel_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.580     1.524    led_strip/clk
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.134     1.799    led_strip/M_ctr_q[6]
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  led_strip/M_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    led_strip/M_ctr_q[6]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.846     2.036    led_strip/clk
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.092     1.616    led_strip/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.933%)  route 0.135ns (42.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.580     1.524    led_strip/clk
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  led_strip/M_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.135     1.800    led_strip/M_ctr_q[6]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  led_strip/M_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    led_strip/M_ctr_q[5]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.846     2.036    led_strip/clk
    SLICE_X59Y73         FDRE                                         r  led_strip/M_ctr_q_reg[5]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.091     1.615    led_strip/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.041%)  route 0.158ns (45.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.582     1.526    led_strip/clk
    SLICE_X61Y72         FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  led_strip/M_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.158     1.825    led_strip/M_ctr_q[3]
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850     2.039    led_strip/clk
    SLICE_X61Y71         FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.091     1.631    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.581     1.525    reset_cond/clk
    SLICE_X63Y73         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.836    reset_cond/M_stage_d[2]
    SLICE_X63Y73         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.848     2.038    reset_cond/clk
    SLICE_X63Y73         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X63Y73         FDSE (Hold_fdse_C_D)         0.070     1.595    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.188ns (47.942%)  route 0.204ns (52.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    led_strip/clk
    SLICE_X63Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.204     1.872    led_strip/M_bit_ctr_q[1]
    SLICE_X64Y71         LUT5 (Prop_lut5_I0_O)        0.047     1.919 r  led_strip/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.919    led_strip/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    led_strip/clk
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.131     1.672    led_strip/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.675%)  route 0.204ns (52.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    led_strip/clk
    SLICE_X63Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.204     1.872    led_strip/M_bit_ctr_q[1]
    SLICE_X64Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.917 r  led_strip/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    led_strip/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    led_strip/clk
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     1.662    led_strip/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 led_strip/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.554%)  route 0.205ns (52.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    led_strip/clk
    SLICE_X63Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  led_strip/M_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.205     1.873    led_strip/M_bit_ctr_q[1]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.918 r  led_strip/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    led_strip/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    led_strip/clk
    SLICE_X64Y71         FDRE                                         r  led_strip/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.120     1.661    led_strip/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    led_strip/clk
    SLICE_X64Y72         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  led_strip/M_pixel_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.175     1.866    led_strip/M_pixel_ctr_q_reg_n_0_[3]
    SLICE_X64Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.911 r  led_strip/M_pixel_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.911    led_strip/p_1_in[6]
    SLICE_X64Y72         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850     2.040    led_strip/clk
    SLICE_X64Y72         FDRE                                         r  led_strip/M_pixel_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121     1.648    led_strip/M_pixel_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   M_fancyWave_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73   M_fancyWave_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y74   M_fancyWave_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y73   M_fancyWave_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y75   M_fancyWave_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y74   M_fancyWave_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   M_fancyWave_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y74   M_fancyWave_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y71   cclk/a/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   M_fancyWave_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   cclk/a/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   cclk/a/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   cclk/a/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   cclk/a/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   fancyWaveEffects/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   fancyWaveEffects/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   fancyWaveEffects/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   fancyWaveEffects/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y76   fancyWaveEffects/M_ctr_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   M_fancyWave_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y74   M_fancyWave_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   M_fancyWave_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y74   M_fancyWave_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y74   M_fancyWave_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   cclk/a/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   cclk/a/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   cclk/a/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   cclk/a/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y75   cclk/a/M_ctr_q_reg[16]/C



