
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf5_readInputs41'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf5_readInputs41
Automatically selected td_fused_top_tdf5_readInputs41 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readInputs41

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_readInputs41
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:633$332 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:625$308 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:617$292 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:609$276 in module td_fused_top_tdf5_readInputs41.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:595$268 in module td_fused_top_tdf5_readInputs41.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:581$260 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:573$248 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:565$236 in module td_fused_top_tdf5_readInputs41.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:551$228 in module td_fused_top_tdf5_readInputs41.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:537$220 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:529$218 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:521$210 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:513$202 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:505$194 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:497$186 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:489$178 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:481$172 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:473$168 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:465$166 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:457$164 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:366$94 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:358$80 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:350$66 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:342$52 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:334$38 in module td_fused_top_tdf5_readInputs41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:322$27 in module td_fused_top_tdf5_readInputs41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20 in module td_fused_top_tdf5_readInputs41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:296$7 in module td_fused_top_tdf5_readInputs41.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:284$3 in module td_fused_top_tdf5_readInputs41.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:276$1 in module td_fused_top_tdf5_readInputs41.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 26 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:0$477'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:0$477'.
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:711$386'.
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:633$332'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:625$308'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:617$292'.
     1/1: $1\ifmap_vec_we1[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:609$276'.
     1/1: $1\ifmap_vec_we0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:595$268'.
     1/3: $3\ifmap_vec_d1[15:0]
     2/3: $2\ifmap_vec_d1[15:0]
     3/3: $1\ifmap_vec_d1[15:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:581$260'.
     1/3: $3\ifmap_vec_d0[15:0]
     2/3: $2\ifmap_vec_d0[15:0]
     3/3: $1\ifmap_vec_d0[15:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:573$248'.
     1/1: $1\ifmap_vec_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:565$236'.
     1/1: $1\ifmap_vec_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:551$228'.
     1/3: $3\ifmap_vec_address1[7:0]
     2/3: $2\ifmap_vec_address1[7:0]
     3/3: $1\ifmap_vec_address1[7:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:537$220'.
     1/3: $3\ifmap_vec_address0[7:0]
     2/3: $2\ifmap_vec_address0[7:0]
     3/3: $1\ifmap_vec_address0[7:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:529$218'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:521$210'.
     1/1: $1\ap_phi_mux_kk_0_i_phi_fu_245_p4[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:513$202'.
     1/1: $1\ap_phi_mux_jj_phi_fu_233_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:505$194'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_222_p4[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:497$186'.
     1/1: $1\ap_phi_mux_indvar_flatten47_phi_fu_198_p4[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:489$178'.
     1/1: $1\ap_phi_mux_ii_phi_fu_210_p4[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:481$172'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:473$168'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:465$166'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:457$164'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:450$158'.
     1/2: $0\select_ln33_15_reg_1106[15:0]
     2/2: $0\select_ln33_14_reg_1101[15:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
     1/3: $0\select_ln20_15_reg_1079[4:0]
     2/3: $0\select_ln20_11_reg_1053[1:0]
     3/3: $0\select_ln19_13_reg_1040[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
     1/6: $0\p_mid137_reg_960[11:0]
     2/6: $0\or_ln23_11_reg_955[0:0]
     3/6: $0\p_cast_reg_949[5:0]
     4/6: $0\sext_ln22_reg_943[17:0]
     5/6: $0\trunc_ln22_reg_937[11:0]
     6/6: $0\p_cast_i_reg_931[17:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
     1/5: $0\icmp_ln19_reg_978_pp0_iter2_reg[0:0]
     2/5: $0\icmp_ln19_reg_978_pp0_iter1_reg[0:0]
     3/5: $0\icmp_ln19_reg_978[0:0]
     4/5: $0\is_padding_reg_971[0:0]
     5/5: $0\p_cast5_i_reg_965[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:414$140'.
     1/2: $0\empty_87_reg_1067_pp0_iter1_reg[3:0]
     2/2: $0\select_ln20_12_reg_1059_pp0_iter1_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
     1/3: $0\empty_87_reg_1067[3:0]
     2/3: $0\select_ln20_12_reg_1059[0:0]
     3/3: $0\select_ln20_reg_1047[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:399$128'.
     1/2: $0\add_ln33_3_reg_1096[7:0]
     2/2: $0\add_ln33_reg_1089[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:393$120'.
     1/1: $0\add_ln25_reg_1084[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
     1/8: $0\add_ln20_3_reg_1030[4:0]
     2/8: $0\or_ln23_15_reg_1023[0:0]
     3/8: $0\add_ln20_reg_1017[1:0]
     4/8: $0\or_ln23_13_reg_1010[0:0]
     5/8: $0\p_cast5_i_mid1_reg_1004[5:0]
     6/8: $0\select_ln19_reg_999[1:0]
     7/8: $0\icmp_ln20_reg_987[0:0]
     8/8: $0\add_ln19_reg_982[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:374$108'.
     1/1: $0\add_ln19_3_reg_1035[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:366$94'.
     1/1: $0\kk_0_i_reg_241[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:358$80'.
     1/1: $0\jj_reg_229[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:350$66'.
     1/1: $0\indvar_flatten_reg_218[4:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:342$52'.
     1/1: $0\indvar_flatten47_reg_194[5:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:334$38'.
     1/1: $0\ii_reg_206[1:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:322$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:296$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:284$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:276$1'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_block_state1' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:711$386'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_NS_fsm' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:633$332'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\in_data_ce0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:625$308'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_we1' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:617$292'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_we0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:609$276'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_d1' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:595$268'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_d0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:581$260'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_ce1' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:573$248'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_ce0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:565$236'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_address1' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:551$228'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ifmap_vec_address0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:537$220'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_ready' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:529$218'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_phi_mux_kk_0_i_phi_fu_245_p4' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:521$210'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_phi_mux_jj_phi_fu_233_p4' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:513$202'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_phi_mux_indvar_flatten_phi_fu_222_p4' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:505$194'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_phi_mux_indvar_flatten47_phi_fu_198_p4' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:497$186'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_phi_mux_ii_phi_fu_210_p4' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:489$178'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_idle_pp0' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:481$172'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_idle' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:473$168'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_done' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:465$166'.
No latch inferred for signal `\td_fused_top_tdf5_readInputs41.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:457$164'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln33_14_reg_1101' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:450$158'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln33_15_reg_1106' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:450$158'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln19_13_reg_1040' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln20_11_reg_1053' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln20_15_reg_1079' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\p_cast_i_reg_931' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$766' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\trunc_ln22_reg_937' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\sext_ln22_reg_943' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\p_cast_reg_949' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\or_ln23_11_reg_955' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\p_mid137_reg_960' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\p_cast5_i_reg_965' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\is_padding_reg_971' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\icmp_ln19_reg_978' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\icmp_ln19_reg_978_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\icmp_ln19_reg_978_pp0_iter2_reg' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln20_12_reg_1059_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:414$140'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\empty_87_reg_1067_pp0_iter1_reg' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:414$140'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln20_reg_1047' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln20_12_reg_1059' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\empty_87_reg_1067' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln33_reg_1089' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:399$128'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln33_3_reg_1096' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:399$128'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln25_reg_1084' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:393$120'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln19_reg_982' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\icmp_ln20_reg_987' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\select_ln19_reg_999' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\p_cast5_i_mid1_reg_1004' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\or_ln23_13_reg_1010' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln20_reg_1017' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\or_ln23_15_reg_1023' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln20_3_reg_1030' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\add_ln19_3_reg_1035' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:374$108'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\kk_0_i_reg_241' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:366$94'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\jj_reg_229' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:358$80'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\indvar_flatten_reg_218' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:350$66'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\indvar_flatten47_reg_194' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:342$52'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ii_reg_206' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:334$38'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:322$27'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:296$7'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ap_done_reg' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:284$3'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_readInputs41.\ap_CS_fsm' using process `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:276$1'.
  created $dff cell `$procdff$803' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:0$477'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:711$386'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:633$332'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:633$332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:625$308'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:625$308'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:617$292'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:617$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:609$276'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:609$276'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:595$268'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:595$268'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:581$260'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:581$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:573$248'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:573$248'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:565$236'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:565$236'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:551$228'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:551$228'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:537$220'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:537$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:529$218'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:529$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:521$210'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:521$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:513$202'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:513$202'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:505$194'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:505$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:497$186'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:497$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:489$178'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:489$178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:481$172'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:481$172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:473$168'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:473$168'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:465$166'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:465$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:457$164'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:457$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:450$158'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:450$158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:442$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:431$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:421$144'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:414$140'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:414$140'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:406$134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:399$128'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:399$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:393$120'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:393$120'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:380$114'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:374$108'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:374$108'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:366$94'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:366$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:358$80'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:358$80'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:350$66'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:350$66'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:342$52'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:342$52'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:334$38'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:334$38'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:322$27'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:322$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:308$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:296$7'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:296$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:284$3'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:284$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:276$1'.
Removing empty process `td_fused_top_tdf5_readInputs41.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:276$1'.
Cleaned up 65 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs41.
<suppressed ~317 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs41.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs41'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$576.
    dead port 2/2 on $mux $procmux$582.
    dead port 2/2 on $mux $procmux$600.
    dead port 2/2 on $mux $procmux$558.
    dead port 2/2 on $mux $procmux$594.
    dead port 1/2 on $mux $procmux$574.
    dead port 1/2 on $mux $procmux$592.
    dead port 2/2 on $mux $procmux$552.
    dead port 1/2 on $mux $procmux$550.
    dead port 2/2 on $mux $procmux$486.
    dead port 2/2 on $mux $procmux$540.
    dead port 2/2 on $mux $procmux$534.
    dead port 1/2 on $mux $procmux$484.
    dead port 2/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$501.
    dead port 2/2 on $mux $procmux$510.
    dead port 1/2 on $mux $procmux$532.
Removed 17 multiplexer ports.
<suppressed ~75 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs41.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs41'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$803 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$802 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$750_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$801 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$742_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$814 ($sdff) from module td_fused_top_tdf5_readInputs41 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$800 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$737_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$818 ($sdff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$735_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$799 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$729_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$820 ($sdff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$729_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$797 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$719_Y, Q = \indvar_flatten47_reg_194).
Adding EN signal on $procdff$796 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$714_Y, Q = \indvar_flatten_reg_218).
Adding EN signal on $procdff$795 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$709_Y, Q = \jj_reg_229).
Adding EN signal on $procdff$794 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$704_Y, Q = \kk_0_i_reg_241).
Adding EN signal on $procdff$793 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:667$374_Y, Q = \add_ln19_3_reg_1035).
Adding EN signal on $procdff$792 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:671$376_Y, Q = \add_ln20_3_reg_1030).
Adding EN signal on $procdff$791 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:791$419_Y, Q = \or_ln23_15_reg_1023).
Adding EN signal on $procdff$790 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:673$377_Y, Q = \add_ln20_reg_1017).
Adding EN signal on $procdff$789 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:787$417_Y, Q = \or_ln23_13_reg_1010).
Adding EN signal on $procdff$788 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:803$425_Y, Q = \p_cast5_i_mid1_reg_1004).
Adding EN signal on $procdff$787 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:835$451_Y, Q = \select_ln19_reg_999).
Adding EN signal on $procdff$786 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:757$405_Y, Q = \icmp_ln20_reg_987).
Adding EN signal on $procdff$785 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:669$375_Y, Q = \add_ln19_reg_982).
Adding EN signal on $procdff$784 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:681$381_Y, Q = \add_ln25_reg_1084).
Adding EN signal on $procdff$783 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:685$383_Y, Q = \add_ln33_3_reg_1096).
Adding EN signal on $procdff$782 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:687$384_Y, Q = \add_ln33_reg_1089).
Adding EN signal on $procdff$781 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:847$463_Y [3:0], Q = \empty_87_reg_1067).
Adding EN signal on $procdff$780 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:839$455_Y, Q = \select_ln20_12_reg_1059).
Adding EN signal on $procdff$779 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:847$463_Y, Q = \select_ln20_reg_1047).
Adding SRST signal on $auto$ff.cc:262:slice$850 ($dffe) from module td_fused_top_tdf5_readInputs41 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [4], Q = \select_ln20_reg_1047 [4], rval = 1'0).
Adding EN signal on $procdff$778 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \empty_87_reg_1067, Q = \empty_87_reg_1067_pp0_iter1_reg).
Adding EN signal on $procdff$777 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \select_ln20_12_reg_1059, Q = \select_ln20_12_reg_1059_pp0_iter1_reg).
Adding EN signal on $procdff$776 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \icmp_ln19_reg_978_pp0_iter1_reg, Q = \icmp_ln19_reg_978_pp0_iter2_reg).
Adding EN signal on $procdff$775 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \icmp_ln19_reg_978, Q = \icmp_ln19_reg_978_pp0_iter1_reg).
Adding EN signal on $procdff$774 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:755$403_Y, Q = \icmp_ln19_reg_978).
Adding EN signal on $procdff$773 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:777$414_Y, Q = \is_padding_reg_971).
Adding EN signal on $procdff$772 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:801$424_Y, Q = \p_cast5_i_reg_965).
Adding EN signal on $procdff$771 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:813$430_Y, Q = \p_mid137_reg_960).
Adding EN signal on $procdff$770 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:785$416_Y, Q = \or_ln23_11_reg_955).
Adding EN signal on $procdff$769 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:805$426_Y, Q = \p_cast_reg_949).
Adding EN signal on $procdff$768 ($dff) from module td_fused_top_tdf5_readInputs41 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:679$380_Y }, Q = \sext_ln22_reg_943).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$863 ($dffe) from module td_fused_top_tdf5_readInputs41.
Adding EN signal on $procdff$767 ($dff) from module td_fused_top_tdf5_readInputs41 (D = \j_15 [11:0], Q = \trunc_ln22_reg_937).
Adding EN signal on $procdff$766 ($dff) from module td_fused_top_tdf5_readInputs41 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:743$397_Y }, Q = \p_cast_i_reg_931).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$866 ($dffe) from module td_fused_top_tdf5_readInputs41.
Adding EN signal on $procdff$765 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:845$461_Y, Q = \select_ln20_15_reg_1079).
Adding SRST signal on $auto$ff.cc:262:slice$868 ($dffe) from module td_fused_top_tdf5_readInputs41 (D = \add_ln20_3_reg_1030, Q = \select_ln20_15_reg_1079, rval = 5'00001).
Adding EN signal on $procdff$762 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:853$469_Y, Q = \select_ln33_15_reg_1106).
Adding SRST signal on $auto$ff.cc:262:slice$870 ($dffe) from module td_fused_top_tdf5_readInputs41 (D = \bitcast_ln32_15_fu_886_p1, Q = \select_ln33_15_reg_1106, rval = 16'0000000000000000).
Adding EN signal on $procdff$761 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:851$467_Y, Q = \select_ln33_14_reg_1101).
Adding SRST signal on $auto$ff.cc:262:slice$872 ($dffe) from module td_fused_top_tdf5_readInputs41 (D = \bitcast_ln32_14_fu_865_p1, Q = \select_ln33_14_reg_1101, rval = 16'0000000000000000).
Adding EN signal on $procdff$798 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $procmux$724_Y, Q = \ii_reg_206).
Adding EN signal on $procdff$764 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:837$453_Y, Q = \select_ln20_11_reg_1053).
Adding EN signal on $procdff$763 ($dff) from module td_fused_top_tdf5_readInputs41 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v:823$439_Y, Q = \select_ln19_13_reg_1040).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs41..
Removed 51 unused cells and 683 unused wires.
<suppressed ~58 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs41.
<suppressed ~6 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs41.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs41'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$848 ($dffe) from module td_fused_top_tdf5_readInputs41 (D = \ap_phi_mux_kk_0_i_phi_fu_245_p4 [1:0], Q = \empty_87_reg_1067 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs41..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs41.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_readInputs41..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_readInputs41.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_readInputs41'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_readInputs41..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_readInputs41.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf5_readInputs41 ===

   Number of wires:                281
   Number of wire bits:           1847
   Number of public wires:         203
   Number of public wire bits:    1647
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                204
     $add                          214
     $and                           24
     $dffe                         152
     $eq                            32
     $gt                            89
     $mux                          369
     $not                           11
     $or                            26
     $pmux                           4
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           5
     $sdffce                        40
     $sdffe                          3
     $sub                           18

End of script. Logfile hash: 9dac36fc3b, CPU: user 0.27s system 0.00s, MEM: 17.55 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 24% 5x opt_expr (0 sec), ...
