OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 714235 714235 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25039
Number of terminals:      771
Number of snets:          2
Number of nets:           19436

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 352.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 766477.
[INFO DRT-0033] mcon shape region query size = 502613.
[INFO DRT-0033] met1 shape region query size = 159910.
[INFO DRT-0033] via shape region query size = 34060.
[INFO DRT-0033] met2 shape region query size = 20819.
[INFO DRT-0033] via2 shape region query size = 27248.
[INFO DRT-0033] met3 shape region query size = 20824.
[INFO DRT-0033] via3 shape region query size = 27248.
[INFO DRT-0033] met4 shape region query size = 8216.
[INFO DRT-0033] via4 shape region query size = 1352.
[INFO DRT-0033] met5 shape region query size = 1404.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2872 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11771 groups.
#scanned instances     = 25039
#unique  instances     = 352
#stdCellGenAp          = 12311
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8330
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72135
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:18, elapsed time = 00:02:16, memory = 461.21 (MB), peak = 474.16 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196130

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56232.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54111.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34557.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9911.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2635.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 405.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 528.41 (MB), peak = 528.41 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93424 vertical wires in 3 frboxes and 64427 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15518 vertical wires in 3 frboxes and 18694 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 1115.20 (MB), peak = 1115.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1115.20 (MB), peak = 1115.20 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:20, memory = 1251.60 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:41, memory = 1498.36 (MB).
    Completing 30% with 3206 violations.
    elapsed time = 00:00:48, memory = 1637.17 (MB).
    Completing 40% with 3206 violations.
    elapsed time = 00:01:22, memory = 1759.12 (MB).
    Completing 50% with 3206 violations.
    elapsed time = 00:01:37, memory = 1816.98 (MB).
    Completing 60% with 6272 violations.
    elapsed time = 00:02:01, memory = 1819.91 (MB).
    Completing 70% with 6272 violations.
    elapsed time = 00:02:25, memory = 1853.72 (MB).
    Completing 80% with 9532 violations.
    elapsed time = 00:02:48, memory = 1925.36 (MB).
    Completing 90% with 9532 violations.
    elapsed time = 00:03:18, memory = 1922.36 (MB).
    Completing 100% with 12471 violations.
    elapsed time = 00:03:35, memory = 1876.39 (MB).
[INFO DRT-0199]   Number of violations = 14754.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     35      0      2      0      0      0      0      0      0
Metal Spacing        5      0   2325      0    920    250      0     96      0     64
Min Hole             0      0     20      0      0      0      0      0      0      0
Recheck             34      0   1239      0    633    172      0    131      0     74
Short                4      5   5979     13   2130    506      1     33      5     78
[INFO DRT-0267] cpu time = 00:27:08, elapsed time = 00:03:36, memory = 2033.19 (MB), peak = 2033.19 (MB)
Total wire length = 1050921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276903 um.
Total wire length on LAYER met2 = 434676 um.
Total wire length on LAYER met3 = 213811 um.
Total wire length on LAYER met4 = 108892 um.
Total wire length on LAYER met5 = 16637 um.
Total number of vias = 175295.
Up-via summary (total 175295):

-------------------------
 FR_MASTERSLICE         0
            li1     68312
           met1     85205
           met2     16704
           met3      4474
           met4       600
-------------------------
               175295


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14754 violations.
    elapsed time = 00:00:18, memory = 2081.34 (MB).
    Completing 20% with 14754 violations.
    elapsed time = 00:00:35, memory = 2051.07 (MB).
    Completing 30% with 12785 violations.
    elapsed time = 00:00:44, memory = 2053.07 (MB).
    Completing 40% with 12785 violations.
    elapsed time = 00:01:13, memory = 2069.40 (MB).
    Completing 50% with 12785 violations.
    elapsed time = 00:01:26, memory = 2069.66 (MB).
    Completing 60% with 11028 violations.
    elapsed time = 00:01:43, memory = 2069.66 (MB).
    Completing 70% with 11028 violations.
    elapsed time = 00:02:18, memory = 2147.30 (MB).
    Completing 80% with 8981 violations.
    elapsed time = 00:02:50, memory = 2076.28 (MB).
    Completing 90% with 8981 violations.
    elapsed time = 00:03:24, memory = 2094.71 (MB).
    Completing 100% with 7037 violations.
    elapsed time = 00:03:52, memory = 2094.80 (MB).
[INFO DRT-0199]   Number of violations = 7037.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         13      0      1      0      0      0      0
Metal Spacing        0   1301      0    513     99     15      3
Short                0   4173      2    862     43      7      5
[INFO DRT-0267] cpu time = 00:27:28, elapsed time = 00:03:53, memory = 2051.09 (MB), peak = 2153.30 (MB)
Total wire length = 1042119 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 275112 um.
Total wire length on LAYER met2 = 430844 um.
Total wire length on LAYER met3 = 212933 um.
Total wire length on LAYER met4 = 107870 um.
Total wire length on LAYER met5 = 15358 um.
Total number of vias = 173665.
Up-via summary (total 173665):

-------------------------
 FR_MASTERSLICE         0
            li1     68283
           met1     84225
           met2     16399
           met3      4266
           met4       492
-------------------------
               173665


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7037 violations.
    elapsed time = 00:00:28, memory = 2087.76 (MB).
    Completing 20% with 7037 violations.
    elapsed time = 00:00:53, memory = 2160.22 (MB).
    Completing 30% with 7067 violations.
    elapsed time = 00:01:09, memory = 2224.54 (MB).
    Completing 40% with 7067 violations.
    elapsed time = 00:01:39, memory = 2265.52 (MB).
    Completing 50% with 7067 violations.
    elapsed time = 00:02:02, memory = 2197.91 (MB).
    Completing 60% with 6907 violations.
    elapsed time = 00:02:48, memory = 2202.64 (MB).
    Completing 70% with 6907 violations.
    elapsed time = 00:03:20, memory = 2202.64 (MB).
    Completing 80% with 6910 violations.
    elapsed time = 00:03:50, memory = 2202.64 (MB).
    Completing 90% with 6910 violations.
    elapsed time = 00:04:21, memory = 2208.64 (MB).
    Completing 100% with 6823 violations.
    elapsed time = 00:04:40, memory = 2217.13 (MB).
[INFO DRT-0199]   Number of violations = 6823.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          7      0      1      0      0      0      0
Metal Spacing        0   1285      0    446     94     12      4
Short                0   4108      1    795     50      9     11
[INFO DRT-0267] cpu time = 00:34:29, elapsed time = 00:04:41, memory = 2217.13 (MB), peak = 2265.75 (MB)
Total wire length = 1040962 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 275278 um.
Total wire length on LAYER met2 = 430680 um.
Total wire length on LAYER met3 = 213167 um.
Total wire length on LAYER met4 = 107323 um.
Total wire length on LAYER met5 = 14513 um.
Total number of vias = 173629.
Up-via summary (total 173629):

-------------------------
 FR_MASTERSLICE         0
            li1     68295
           met1     84238
           met2     16482
           met3      4177
           met4       437
-------------------------
               173629


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6823 violations.
    elapsed time = 00:00:17, memory = 2293.29 (MB).
    Completing 20% with 6823 violations.
    elapsed time = 00:00:33, memory = 2311.93 (MB).
    Completing 30% with 5461 violations.
    elapsed time = 00:00:46, memory = 2256.67 (MB).
    Completing 40% with 5461 violations.
    elapsed time = 00:01:11, memory = 2230.78 (MB).
    Completing 50% with 5461 violations.
    elapsed time = 00:01:25, memory = 2252.67 (MB).
    Completing 60% with 4053 violations.
    elapsed time = 00:01:43, memory = 2234.79 (MB).
    Completing 70% with 4053 violations.
    elapsed time = 00:01:56, memory = 2333.69 (MB).
    Completing 80% with 2438 violations.
    elapsed time = 00:02:19, memory = 2283.74 (MB).
    Completing 90% with 2438 violations.
    elapsed time = 00:02:39, memory = 2326.35 (MB).
    Completing 100% with 1009 violations.
    elapsed time = 00:02:53, memory = 2307.84 (MB).
[INFO DRT-0199]   Number of violations = 1009.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          1      0      2      0      0      0      0
Metal Spacing        0    230      0     95      8      1     23
Min Hole             0      1      0      0      0      0      0
Short                0    555      0     82      1      2      8
[INFO DRT-0267] cpu time = 00:20:15, elapsed time = 00:02:54, memory = 2307.84 (MB), peak = 2375.43 (MB)
Total wire length = 1040664 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 269015 um.
Total wire length on LAYER met2 = 426998 um.
Total wire length on LAYER met3 = 218726 um.
Total wire length on LAYER met4 = 111578 um.
Total wire length on LAYER met5 = 14345 um.
Total number of vias = 176682.
Up-via summary (total 176682):

-------------------------
 FR_MASTERSLICE         0
            li1     68312
           met1     85182
           met2     18119
           met3      4639
           met4       430
-------------------------
               176682


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1009 violations.
    elapsed time = 00:00:01, memory = 2307.84 (MB).
    Completing 20% with 1009 violations.
    elapsed time = 00:00:03, memory = 2307.84 (MB).
    Completing 30% with 741 violations.
    elapsed time = 00:00:05, memory = 2307.84 (MB).
    Completing 40% with 741 violations.
    elapsed time = 00:00:07, memory = 2307.84 (MB).
    Completing 50% with 741 violations.
    elapsed time = 00:00:10, memory = 2307.84 (MB).
    Completing 60% with 518 violations.
    elapsed time = 00:00:17, memory = 2307.84 (MB).
    Completing 70% with 518 violations.
    elapsed time = 00:00:18, memory = 2359.70 (MB).
    Completing 80% with 308 violations.
    elapsed time = 00:00:22, memory = 2307.84 (MB).
    Completing 90% with 308 violations.
    elapsed time = 00:00:27, memory = 2307.84 (MB).
    Completing 100% with 89 violations.
    elapsed time = 00:00:33, memory = 2307.84 (MB).
[INFO DRT-0199]   Number of violations = 89.
Viol/Layer        met1    via   met2
Cut Spacing          0      1      0
Metal Spacing       23      0      6
Short               53      0      6
[INFO DRT-0267] cpu time = 00:03:26, elapsed time = 00:00:33, memory = 2307.84 (MB), peak = 2376.46 (MB)
Total wire length = 1040558 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268327 um.
Total wire length on LAYER met2 = 426881 um.
Total wire length on LAYER met3 = 219298 um.
Total wire length on LAYER met4 = 111808 um.
Total wire length on LAYER met5 = 14242 um.
Total number of vias = 176813.
Up-via summary (total 176813):

-------------------------
 FR_MASTERSLICE         0
            li1     68317
           met1     85159
           met2     18245
           met3      4664
           met4       428
-------------------------
               176813


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 89 violations.
    elapsed time = 00:00:00, memory = 2307.84 (MB).
    Completing 20% with 89 violations.
    elapsed time = 00:00:00, memory = 2307.84 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:00, memory = 2307.84 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:00, memory = 2307.84 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 2307.84 (MB).
    Completing 60% with 63 violations.
    elapsed time = 00:00:02, memory = 2307.84 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:02, memory = 2307.84 (MB).
    Completing 80% with 59 violations.
    elapsed time = 00:00:03, memory = 2307.84 (MB).
    Completing 90% with 59 violations.
    elapsed time = 00:00:03, memory = 2307.84 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:08, memory = 2307.84 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        4
Short                5
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:08, memory = 2307.84 (MB), peak = 2376.46 (MB)
Total wire length = 1040549 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268280 um.
Total wire length on LAYER met2 = 426869 um.
Total wire length on LAYER met3 = 219316 um.
Total wire length on LAYER met4 = 111841 um.
Total wire length on LAYER met5 = 14242 um.
Total number of vias = 176821.
Up-via summary (total 176821):

-------------------------
 FR_MASTERSLICE         0
            li1     68314
           met1     85174
           met2     18242
           met3      4663
           met4       428
-------------------------
               176821


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:03, memory = 2334.30 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:05, memory = 2335.07 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:09, memory = 2333.59 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:13, memory = 2363.84 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:15, memory = 2352.33 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:17, memory = 2461.16 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:22, memory = 2609.66 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:30, memory = 2800.30 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:40, memory = 2942.04 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:01:16, memory = 2745.01 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:07:13, elapsed time = 00:01:16, memory = 2745.01 (MB), peak = 2994.45 (MB)
Total wire length = 1040538 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268303 um.
Total wire length on LAYER met2 = 426860 um.
Total wire length on LAYER met3 = 219289 um.
Total wire length on LAYER met4 = 111841 um.
Total wire length on LAYER met5 = 14242 um.
Total number of vias = 176820.
Up-via summary (total 176820):

-------------------------
 FR_MASTERSLICE         0
            li1     68314
           met1     85178
           met2     18237
           met3      4663
           met4       428
-------------------------
               176820


[INFO DRT-0198] Complete detail routing.
Total wire length = 1040538 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268303 um.
Total wire length on LAYER met2 = 426860 um.
Total wire length on LAYER met3 = 219289 um.
Total wire length on LAYER met4 = 111841 um.
Total wire length on LAYER met5 = 14242 um.
Total number of vias = 176820.
Up-via summary (total 176820):

-------------------------
 FR_MASTERSLICE         0
            li1     68314
           met1     85178
           met2     18237
           met3      4663
           met4       428
-------------------------
               176820


[INFO DRT-0267] cpu time = 02:00:20, elapsed time = 00:17:06, memory = 2745.01 (MB), peak = 2994.45 (MB)

[INFO DRT-0180] Post processing.
Took 1173 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 24 antenna violations.
[INFO GRT-0015] Inserted 34 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2872 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11769 groups.
#scanned instances     = 25073
#unique  instances     = 352
#stdCellGenAp          = 12311
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8330
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72135
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:18:56, elapsed time = 00:02:28, memory = 2749.43 (MB), peak = 2994.45 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206436

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56245.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54110.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34534.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9885.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2611.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 391.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2749.43 (MB), peak = 2994.45 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93390 vertical wires in 3 frboxes and 64386 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15449 vertical wires in 3 frboxes and 18766 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2749.43 (MB), peak = 2994.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2749.43 (MB), peak = 2994.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2749.43 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2817.43 (MB).
    Completing 30% with 194 violations.
    elapsed time = 00:00:10, memory = 2749.57 (MB).
    Completing 40% with 194 violations.
    elapsed time = 00:00:16, memory = 2810.01 (MB).
    Completing 50% with 194 violations.
    elapsed time = 00:00:19, memory = 2804.35 (MB).
    Completing 60% with 348 violations.
    elapsed time = 00:00:24, memory = 2782.22 (MB).
    Completing 70% with 348 violations.
    elapsed time = 00:00:28, memory = 2811.96 (MB).
    Completing 80% with 467 violations.
    elapsed time = 00:00:32, memory = 2662.07 (MB).
    Completing 90% with 467 violations.
    elapsed time = 00:00:38, memory = 2708.56 (MB).
    Completing 100% with 553 violations.
    elapsed time = 00:00:41, memory = 2600.85 (MB).
[INFO DRT-0199]   Number of violations = 623.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       23     19     40     10      8
Recheck              4     21     30      8      7
Short              134    169    125     20      5
[INFO DRT-0267] cpu time = 00:05:04, elapsed time = 00:00:41, memory = 2744.31 (MB), peak = 2994.45 (MB)
Total wire length = 1039956 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268187 um.
Total wire length on LAYER met2 = 426738 um.
Total wire length on LAYER met3 = 218125 um.
Total wire length on LAYER met4 = 111940 um.
Total wire length on LAYER met5 = 14963 um.
Total number of vias = 176818.
Up-via summary (total 176818):

-------------------------
 FR_MASTERSLICE         0
            li1     68356
           met1     85137
           met2     18234
           met3      4658
           met4       433
-------------------------
               176818


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 623 violations.
    elapsed time = 00:00:03, memory = 2773.02 (MB).
    Completing 20% with 623 violations.
    elapsed time = 00:00:07, memory = 2775.54 (MB).
    Completing 30% with 568 violations.
    elapsed time = 00:00:10, memory = 2744.57 (MB).
    Completing 40% with 568 violations.
    elapsed time = 00:00:16, memory = 2744.57 (MB).
    Completing 50% with 568 violations.
    elapsed time = 00:00:19, memory = 2744.57 (MB).
    Completing 60% with 416 violations.
    elapsed time = 00:00:23, memory = 2744.57 (MB).
    Completing 70% with 416 violations.
    elapsed time = 00:00:27, memory = 2787.77 (MB).
    Completing 80% with 372 violations.
    elapsed time = 00:00:30, memory = 2744.57 (MB).
    Completing 90% with 372 violations.
    elapsed time = 00:00:35, memory = 2744.57 (MB).
    Completing 100% with 288 violations.
    elapsed time = 00:00:38, memory = 2744.57 (MB).
[INFO DRT-0199]   Number of violations = 288.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       49     23      6      5      3
Short              100     37     44      3     18
[INFO DRT-0267] cpu time = 00:04:48, elapsed time = 00:00:39, memory = 2744.57 (MB), peak = 2994.45 (MB)
Total wire length = 1039904 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268290 um.
Total wire length on LAYER met2 = 426714 um.
Total wire length on LAYER met3 = 218096 um.
Total wire length on LAYER met4 = 111908 um.
Total wire length on LAYER met5 = 14894 um.
Total number of vias = 176801.
Up-via summary (total 176801):

-------------------------
 FR_MASTERSLICE         0
            li1     68354
           met1     85158
           met2     18218
           met3      4642
           met4       429
-------------------------
               176801


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 288 violations.
    elapsed time = 00:00:00, memory = 2744.57 (MB).
    Completing 20% with 288 violations.
    elapsed time = 00:00:01, memory = 2775.02 (MB).
    Completing 30% with 270 violations.
    elapsed time = 00:00:02, memory = 2744.57 (MB).
    Completing 40% with 270 violations.
    elapsed time = 00:00:04, memory = 2744.57 (MB).
    Completing 50% with 270 violations.
    elapsed time = 00:00:05, memory = 2744.57 (MB).
    Completing 60% with 270 violations.
    elapsed time = 00:00:06, memory = 2744.57 (MB).
    Completing 70% with 270 violations.
    elapsed time = 00:00:07, memory = 2777.79 (MB).
    Completing 80% with 257 violations.
    elapsed time = 00:00:08, memory = 2744.57 (MB).
    Completing 90% with 257 violations.
    elapsed time = 00:00:09, memory = 2744.57 (MB).
    Completing 100% with 238 violations.
    elapsed time = 00:00:11, memory = 2744.57 (MB).
[INFO DRT-0199]   Number of violations = 238.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       23      5     14      2     12
Short              103     30     30      4     15
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:11, memory = 2744.57 (MB), peak = 2994.45 (MB)
Total wire length = 1039918 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268283 um.
Total wire length on LAYER met2 = 426725 um.
Total wire length on LAYER met3 = 218086 um.
Total wire length on LAYER met4 = 111925 um.
Total wire length on LAYER met5 = 14896 um.
Total number of vias = 176796.
Up-via summary (total 176796):

-------------------------
 FR_MASTERSLICE         0
            li1     68354
           met1     85156
           met2     18216
           met3      4643
           met4       427
-------------------------
               176796


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 238 violations.
    elapsed time = 00:00:00, memory = 2744.57 (MB).
    Completing 20% with 238 violations.
    elapsed time = 00:00:01, memory = 2744.57 (MB).
    Completing 30% with 159 violations.
    elapsed time = 00:00:05, memory = 2744.57 (MB).
    Completing 40% with 159 violations.
    elapsed time = 00:00:05, memory = 2744.57 (MB).
    Completing 50% with 159 violations.
    elapsed time = 00:00:05, memory = 2744.57 (MB).
    Completing 60% with 135 violations.
    elapsed time = 00:00:15, memory = 2744.57 (MB).
    Completing 70% with 135 violations.
    elapsed time = 00:00:17, memory = 2775.54 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:18, memory = 2744.57 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:20, memory = 2776.82 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:24, memory = 2744.57 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met4   via4   met5
Cut Spacing          0      0      1      0
Metal Spacing        0      3      0      5
Recheck              0      0      0      4
Short                4      0      0      8
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:25, memory = 2747.39 (MB), peak = 2994.45 (MB)
Total wire length = 1039943 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268359 um.
Total wire length on LAYER met2 = 426517 um.
Total wire length on LAYER met3 = 218326 um.
Total wire length on LAYER met4 = 112173 um.
Total wire length on LAYER met5 = 14566 um.
Total number of vias = 176929.
Up-via summary (total 176929):

-------------------------
 FR_MASTERSLICE         0
            li1     68355
           met1     85194
           met2     18279
           met3      4669
           met4       432
-------------------------
               176929


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 2747.39 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 2747.39 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 2747.39 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 2747.39 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:00, memory = 2747.39 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 2747.39 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 2747.39 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:01, memory = 2747.39 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:01, memory = 2747.39 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2747.39 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2747.39 (MB), peak = 2994.45 (MB)
Total wire length = 1039924 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268362 um.
Total wire length on LAYER met2 = 426543 um.
Total wire length on LAYER met3 = 218354 um.
Total wire length on LAYER met4 = 112153 um.
Total wire length on LAYER met5 = 14510 um.
Total number of vias = 176933.
Up-via summary (total 176933):

-------------------------
 FR_MASTERSLICE         0
            li1     68355
           met1     85204
           met2     18287
           met3      4663
           met4       424
-------------------------
               176933


[INFO DRT-0198] Complete detail routing.
Total wire length = 1039924 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268362 um.
Total wire length on LAYER met2 = 426543 um.
Total wire length on LAYER met3 = 218354 um.
Total wire length on LAYER met4 = 112153 um.
Total wire length on LAYER met5 = 14510 um.
Total number of vias = 176933.
Up-via summary (total 176933):

-------------------------
 FR_MASTERSLICE         0
            li1     68355
           met1     85204
           met2     18287
           met3      4663
           met4       424
-------------------------
               176933


[INFO DRT-0267] cpu time = 00:12:42, elapsed time = 00:02:00, memory = 2747.39 (MB), peak = 2994.45 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 3 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 4 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2872 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11769 groups.
#scanned instances     = 25077
#unique  instances     = 352
#stdCellGenAp          = 12311
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8330
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72135
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:19:36, elapsed time = 00:02:34, memory = 2749.39 (MB), peak = 2994.45 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206411

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56246.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54105.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34529.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9879.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2608.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 388.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2749.39 (MB), peak = 2994.45 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93383 vertical wires in 3 frboxes and 64372 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15438 vertical wires in 3 frboxes and 18762 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:07, memory = 2749.39 (MB), peak = 2994.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2749.39 (MB), peak = 2994.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2749.44 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2784.60 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:08, memory = 2749.45 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:13, memory = 2749.45 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:16, memory = 2749.52 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:20, memory = 2749.52 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:24, memory = 2749.52 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:28, memory = 2749.52 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:32, memory = 2782.22 (MB).
    Completing 100% with 43 violations.
    elapsed time = 00:00:35, memory = 2749.52 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      3      1      0
Recheck              0      2      4      5
Short                3     13     19      4
[INFO DRT-0267] cpu time = 00:04:24, elapsed time = 00:00:35, memory = 2777.32 (MB), peak = 2994.45 (MB)
Total wire length = 1039785 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268287 um.
Total wire length on LAYER met2 = 426611 um.
Total wire length on LAYER met3 = 218439 um.
Total wire length on LAYER met4 = 112051 um.
Total wire length on LAYER met5 = 14395 um.
Total number of vias = 176927.
Up-via summary (total 176927):

-------------------------
 FR_MASTERSLICE         0
            li1     68362
           met1     85200
           met2     18284
           met3      4659
           met4       422
-------------------------
               176927


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:03, memory = 2777.32 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:06, memory = 2844.49 (MB).
    Completing 30% with 46 violations.
    elapsed time = 00:00:09, memory = 2777.32 (MB).
    Completing 40% with 46 violations.
    elapsed time = 00:00:14, memory = 2777.32 (MB).
    Completing 50% with 46 violations.
    elapsed time = 00:00:17, memory = 2810.29 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:20, memory = 2777.32 (MB).
    Completing 70% with 28 violations.
    elapsed time = 00:00:24, memory = 2820.54 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:28, memory = 2777.32 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:33, memory = 2777.32 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:37, memory = 2777.32 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                3      1
[INFO DRT-0267] cpu time = 00:04:31, elapsed time = 00:00:37, memory = 2777.32 (MB), peak = 2994.45 (MB)
Total wire length = 1039759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268278 um.
Total wire length on LAYER met2 = 426588 um.
Total wire length on LAYER met3 = 218441 um.
Total wire length on LAYER met4 = 112056 um.
Total wire length on LAYER met5 = 14395 um.
Total number of vias = 176916.
Up-via summary (total 176916):

-------------------------
 FR_MASTERSLICE         0
            li1     68361
           met1     85195
           met2     18280
           met3      4658
           met4       422
-------------------------
               176916


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 2777.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2777.32 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2777.32 (MB), peak = 2994.45 (MB)
Total wire length = 1039765 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268285 um.
Total wire length on LAYER met2 = 426587 um.
Total wire length on LAYER met3 = 218441 um.
Total wire length on LAYER met4 = 112056 um.
Total wire length on LAYER met5 = 14395 um.
Total number of vias = 176919.
Up-via summary (total 176919):

-------------------------
 FR_MASTERSLICE         0
            li1     68362
           met1     85197
           met2     18280
           met3      4658
           met4       422
-------------------------
               176919


[INFO DRT-0198] Complete detail routing.
Total wire length = 1039765 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268285 um.
Total wire length on LAYER met2 = 426587 um.
Total wire length on LAYER met3 = 218441 um.
Total wire length on LAYER met4 = 112056 um.
Total wire length on LAYER met5 = 14395 um.
Total number of vias = 176919.
Up-via summary (total 176919):

-------------------------
 FR_MASTERSLICE         0
            li1     68362
           met1     85197
           met2     18280
           met3      4658
           met4       422
-------------------------
               176919


[INFO DRT-0267] cpu time = 00:08:59, elapsed time = 00:01:14, memory = 2777.32 (MB), peak = 2994.45 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 2 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2872 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 352 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11769 groups.
#scanned instances     = 25079
#unique  instances     = 352
#stdCellGenAp          = 12311
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8330
#stdCellPinNoAp        = 10
#stdCellPinCnt         = 72135
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:21:32, elapsed time = 00:02:48, memory = 2777.32 (MB), peak = 2994.45 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206433

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 103 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 103 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56246.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54106.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34530.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9885.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2612.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 390.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2777.32 (MB), peak = 2994.45 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93388 vertical wires in 3 frboxes and 64381 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15560 vertical wires in 3 frboxes and 18708 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:08, memory = 2777.32 (MB), peak = 2994.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2777.32 (MB), peak = 2994.45 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2810.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2777.32 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:10, memory = 2777.32 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:14, memory = 2777.32 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:17, memory = 2777.32 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:21, memory = 2777.32 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:25, memory = 2777.32 (MB).
    Completing 80% with 32 violations.
    elapsed time = 00:00:28, memory = 2777.32 (MB).
    Completing 90% with 32 violations.
    elapsed time = 00:00:33, memory = 2777.32 (MB).
    Completing 100% with 45 violations.
    elapsed time = 00:00:35, memory = 2777.32 (MB).
[INFO DRT-0199]   Number of violations = 51.
Viol/Layer        met2   met3   met4   met5
Metal Spacing        1      2      0      1
Recheck              1      3      1      1
Short               14     25      1      1
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:36, memory = 2799.35 (MB), peak = 2994.45 (MB)
Total wire length = 1039922 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268311 um.
Total wire length on LAYER met2 = 426591 um.
Total wire length on LAYER met3 = 218439 um.
Total wire length on LAYER met4 = 112122 um.
Total wire length on LAYER met5 = 14457 um.
Total number of vias = 176956.
Up-via summary (total 176956):

-------------------------
 FR_MASTERSLICE         0
            li1     68363
           met1     85205
           met2     18300
           met3      4662
           met4       426
-------------------------
               176956


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:02, memory = 2799.35 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:06, memory = 2799.35 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:08, memory = 2799.35 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:13, memory = 2799.35 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:16, memory = 2799.35 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:20, memory = 2799.35 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:23, memory = 2842.80 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:27, memory = 2799.46 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:31, memory = 2799.46 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:34, memory = 2799.46 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        2      0
Short                1      1
[INFO DRT-0267] cpu time = 00:04:15, elapsed time = 00:00:34, memory = 2799.46 (MB), peak = 2994.45 (MB)
Total wire length = 1039912 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268322 um.
Total wire length on LAYER met2 = 426571 um.
Total wire length on LAYER met3 = 218427 um.
Total wire length on LAYER met4 = 112144 um.
Total wire length on LAYER met5 = 14446 um.
Total number of vias = 176951.
Up-via summary (total 176951):

-------------------------
 FR_MASTERSLICE         0
            li1     68364
           met1     85205
           met2     18292
           met3      4664
           met4       426
-------------------------
               176951


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 2799.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2799.46 (MB), peak = 2994.45 (MB)
Total wire length = 1039910 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268313 um.
Total wire length on LAYER met2 = 426571 um.
Total wire length on LAYER met3 = 218434 um.
Total wire length on LAYER met4 = 112144 um.
Total wire length on LAYER met5 = 14446 um.
Total number of vias = 176951.
Up-via summary (total 176951):

-------------------------
 FR_MASTERSLICE         0
            li1     68364
           met1     85203
           met2     18294
           met3      4664
           met4       426
-------------------------
               176951


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2799.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 2799.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 2799.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 2799.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 2799.46 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 2799.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 2799.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 2799.46 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2799.46 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:06, memory = 2799.46 (MB), peak = 2994.45 (MB)
Total wire length = 1039911 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268314 um.
Total wire length on LAYER met2 = 426571 um.
Total wire length on LAYER met3 = 218434 um.
Total wire length on LAYER met4 = 112144 um.
Total wire length on LAYER met5 = 14446 um.
Total number of vias = 176953.
Up-via summary (total 176953):

-------------------------
 FR_MASTERSLICE         0
            li1     68364
           met1     85205
           met2     18294
           met3      4664
           met4       426
-------------------------
               176953


[INFO DRT-0198] Complete detail routing.
Total wire length = 1039911 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268314 um.
Total wire length on LAYER met2 = 426571 um.
Total wire length on LAYER met3 = 218434 um.
Total wire length on LAYER met4 = 112144 um.
Total wire length on LAYER met5 = 14446 um.
Total number of vias = 176953.
Up-via summary (total 176953):

-------------------------
 FR_MASTERSLICE         0
            li1     68364
           met1     85205
           met2     18294
           met3      4664
           met4       426
-------------------------
               176953


[INFO DRT-0267] cpu time = 00:09:30, elapsed time = 00:01:18, memory = 2799.46 (MB), peak = 2994.45 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 33:53.54[h:]min:sec. CPU time: user 14399.92 sys 40.17 (710%). Peak memory: 3066320KB.
