#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jul 25 16:06:03 2020
# Process ID: 4008
# Current directory: C:/Users/Sonny/Desktop/projects/rtl-project-2020/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1900 C:\Users\Sonny\Desktop\projects\rtl-project-2020\src\rtl-project.xpr
# Log file: C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/vivado.log
# Journal file: C:/Users/Sonny/Desktop/projects/rtl-project-2020/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Sonny/rtl-project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Sonny/Desktop/projects/rtl-project-2020/Desktop/10569180.vhd', nor could it be found using path 'C:/Users/Sonny/Desktop/10569180.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
remove_files  C:/Users/Sonny/Desktop/projects/rtl-project-2020/Desktop/10569180.vhd
file mkdir C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new
close [ open C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new/10569180.vhd w ]
add_files C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new/10569180.vhd
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project_reti_logiche' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj project_reti_logiche_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new/10569180.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b0a3f4239132447db9699d96de90dcc1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_reti_logiche_behav xil_defaultlib.project_reti_logiche -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche
Built simulation snapshot project_reti_logiche_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.sim/sim_1/behav/xsim.dir/project_reti_logiche_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 25 16:16:35 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 838.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_reti_logiche_behav -key {Behavioral:sim_1:Functional:project_reti_logiche} -tclbatch {project_reti_logiche.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source project_reti_logiche.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_reti_logiche_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 838.594 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/Users/Sonny/Desktop/projects/rtl-project-2020/testbench/tb_pfrl_2020_in_wz.vhd C:/Users/Sonny/Desktop/projects/rtl-project-2020/testbench/tb_pfrl_2020_no_wz.vhd}
add_bp {C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new/10569180.vhd} 59
remove_bps -file {C:/Users/Sonny/Desktop/projects/rtl-project-2020/src/rtl-project.srcs/sources_1/new/10569180.vhd} -line 59
config_webtalk -user on
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 881.168 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 25 17:34:18 2020...
