C:\Synopsys\fpga_G201209SP1\bin64\m_xilinx.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1  -part XC3S5000FG676-4   -maxfan 500  -m1  -pipe   -fixgatedclocks 1 -fixgeneratedclocks 1 -verification_mode 0   -overilog "MasterSlave_TRI.vm"   -summaryfile C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synlog\report\MasterSlave_TRI_premap.xml -RWCheckOnRam 1   -reporting_ctd 1  -preserve_slash_names -top_level_module  MasterSlave_TRI  -ta_num_paths 0  -ta_num_points 0  -oedif  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI.edf  -conchk_prepass  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI_cck_prepass.rpt  -autoconstraint  -freq 1.000  -tcl  C:\Users\morpack\Documents\morpack_fpga\hydra\MasterSlave_TRI.sdc  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_compiler.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_premap.srd  -qsap  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI.sap  -devicelib  C:\Synopsys\fpga_G201209SP1\lib\xilinx\unisim_m10i.v  -devicelib  C:\Synopsys\fpga_G201209SP1\lib\xilinx\unisim.v  -ologparam  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\syntmp\MasterSlave_TRI.plg  -osyn  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_premap.srd  -prjdir  C:\Users\morpack\Documents\morpack_fpga\hydra\  -prjname  MasterSlave_TRI  -log  C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synlog\MasterSlave_TRI_premap.srr 
rc:1 success:1
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI.edf|o|0|0
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI_cck_prepass.rpt|o|0|0
C:\Users\morpack\Documents\morpack_fpga\hydra\MasterSlave_TRI.sdc|i|1369889519|0
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_compiler.srs|i|1370949424|967169
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_premap.srd|o|1370949472|334356
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\MasterSlave_TRI.sap|o|1370949473|32999
C:\Synopsys\fpga_G201209SP1\lib\xilinx\unisim_m10i.v|i|1353940546|948675
C:\Synopsys\fpga_G201209SP1\lib\xilinx\unisim.v|i|1353940546|1220040
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\syntmp\MasterSlave_TRI.plg|o|1370949471|0
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synwork\MasterSlave_TRI_premap.srd|o|1370949472|334356
C:\Users\morpack\Documents\morpack_fpga\hydra\hydra_1\synlog\MasterSlave_TRI_premap.srr|o|1370949473|3762
C:\Synopsys\fpga_G201209SP1\bin64\m_xilinx.exe|i|1354115078|23484416
C:\Synopsys\fpga_G201209SP1\bin\m_xilinx.exe|i|1354115052|20130816
